Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 22:56:59 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.689        0.000                      0                 1560        0.035        0.000                      0                 1560       54.305        0.000                       0                   580  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.689        0.000                      0                 1556        0.035        0.000                      0                 1556       54.305        0.000                       0                   580  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.169        0.000                      0                    4        0.417        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.209ns  (logic 60.528ns (57.531%)  route 44.681ns (42.469%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.146     7.811    sm/D_states_q[5]
    SLICE_X36Y4          LUT3 (Prop_lut3_I2_O)        0.152     7.963 f  sm/ram_reg_i_75__0/O
                         net (fo=1, routed)           1.240     9.203    sm/ram_reg_i_75__0_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.424     9.954    sm/ram_reg_i_61_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.078 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.735    11.813    L_reg/M_sm_ra1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.937 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.112    13.049    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150    13.199 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.977    14.176    sm/M_alum_a[31]
    SLICE_X56Y13         LUT2 (Prop_lut2_I1_O)        0.328    14.504 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    14.504    alum/S[0]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.017 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    15.017    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.134 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    15.134    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.251 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.251    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.368 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    15.368    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.485 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.485    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.602 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.602    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.719 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.719    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    15.836    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.090 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.133    17.223    alum/temp_out0[31]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.367    17.590 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    17.590    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.102 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.102    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.216    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.330 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.330    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.444 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.444    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.558 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.558    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.672 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.672    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.786 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.009    18.795    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.097    20.049    alum/temp_out0[30]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.378 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.378    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.911 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.911    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.145    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.262    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.379    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.613    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    21.739    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.896 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.921    22.817    alum/temp_out0[29]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    23.149 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    23.149    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.699 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    23.699    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.813 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.813    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.927 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.927    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.041 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.041    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.269 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.269    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.383 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.009    24.506    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.663 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.971    25.633    alum/temp_out0[28]
    SLICE_X57Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.962 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.512 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.512    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.626 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.626    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.740 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.740    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.854    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.968 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.968    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.082 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    27.091    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.205 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.205    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.319 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.319    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.476 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.121    28.598    alum/temp_out0[27]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.383 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.497    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.611 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.611    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.725 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.725    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.839 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.839    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.953 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.962    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.076 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.076    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.190 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.190    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.347 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.312    31.659    alum/temp_out0[26]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.329    31.988 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.988    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.538 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.994    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.108 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.108    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.222 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    33.231    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.345 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.345    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.502 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.965    34.467    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.796 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.346 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.346    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.460 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.460    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.574 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.574    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.688 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.802 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.802    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.916 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.925    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.039    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.153    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.310 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.133    37.443    alum/temp_out0[24]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    38.807    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.921 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.921    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.035 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    40.187    alum/temp_out0[23]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    40.516 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.516    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.066 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.066    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.180    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.294    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.408    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.522 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.522    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.636 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.636    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.750 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    41.759    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.873 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.873    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.030 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.863    42.893    alum/temp_out0[22]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.222 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.755 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.755    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.872 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.872    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.989 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.998    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.115 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.115    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.232 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.232    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.349    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.466    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.583    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.059    45.799    alum/temp_out0[21]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.131 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.664 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.664    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.781 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.781    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.898 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.015 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.015    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.132 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.249 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.249    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.366 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.375    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.492 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.492    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.649 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.180    48.829    alum/temp_out0[20]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    49.161 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.161    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.694 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.811 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.811    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.928 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.045    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.162    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.279    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.396 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.396    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.513 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.513    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.670 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.731    51.402    alum/temp_out0[19]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    51.734 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    51.734    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.110 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.110    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.227 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.227    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.344 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.353    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.587 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.938 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.095 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.143    54.237    alum/temp_out0[18]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.025 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.025    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.139 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.139    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.253 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.262    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.376 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.376    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.490 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.490    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.604 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.604    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.718 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.718    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.832 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.989 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.102    57.092    alum/temp_out0[17]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    57.421 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.421    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.954 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.954    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.071 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.071    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.188 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.197    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.314 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.314    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.431 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.431    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.548 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.548    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.665 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.665    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.782 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.782    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.939 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    60.037    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    60.369 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.919    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.033    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.147    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.261    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.375 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.375    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.489 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.489    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.603 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.612    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.726    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.883 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.949    62.832    alum/temp_out0[15]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.161 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.161    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.711 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.711    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.825    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.939    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.053 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.053    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.167 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.167    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.281 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    64.290    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.404    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.675 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.144    65.819    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    66.148 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.681 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.681    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.798 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.798    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.915 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.915    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.032 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.032    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.149    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.266 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.266    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.383 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.383    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.036    68.693    alum/temp_out0[13]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.025 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.025    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.575 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.575    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.031 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.145 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.145    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.259 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.259    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.373 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.373    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.530 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.148    71.678    alum/temp_out0[12]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.463 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.463    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.577 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.577    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.691 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.691    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.805 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.805    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.919 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.919    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.147 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.147    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.261 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.418 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.935    74.353    alum/temp_out0[11]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    74.682 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.682    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.232 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.232    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.346 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.346    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.460 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.187 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.101    alum/temp_out0[10]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    77.430 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.980 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.980    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.094 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.094    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.208 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.322 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.322    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.436 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.436    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.550 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.550    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.664 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.935 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.159    80.094    alum/temp_out0[9]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.879 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.879    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.107 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.221 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.221    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.335 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.449 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.449    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.563 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.677 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.677    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.834 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.864    82.698    alum/temp_out0[8]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.498 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.615 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.615    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.732 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.732    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.849 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.849    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.966 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.083 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.083    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.200 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.200    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.317 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.317    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.474 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.159    85.633    alum/temp_out0[7]
    SLICE_X48Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.421 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.421    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.535 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.535    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.649 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.649    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.763 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.763    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.877 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.991 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.105 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.219 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.219    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.376 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.063    88.439    alum/temp_out0[6]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.768 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.768    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.318 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.318    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.432 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.432    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.546 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.546    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.660 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.660    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.774 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.774    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.888    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.002    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.116    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.273 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.072    91.345    alum/temp_out0[5]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.674 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.674    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.207 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.207    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.324 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.324    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.441 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.558 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.558    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.675 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.792 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.792    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.909 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.183 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.099    94.282    alum/temp_out0[4]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    94.614 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.164 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.164    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.278 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.278    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.392 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.392    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.506 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.620 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.620    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.734 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.734    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.848 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.848    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.962 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.962    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.119 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.990    97.108    alum/temp_out0[3]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.893 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.007 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.007    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.121 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.121    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.235 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.235    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.349 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.349    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.463 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.463    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.577 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.577    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.691 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.691    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.848 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.058    99.906    alum/temp_out0[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.691 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.805 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.805    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.919    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.033    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.147    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.261    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.375    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.489    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.646 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.901   102.548    alum/temp_out0[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329   102.877 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.877    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.410 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.410    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.527 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.527    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.644 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.644    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.761 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.761    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.878 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.878    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.995 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.995    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.112 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.112    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.229 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.229    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.386 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.430   104.816    sm/temp_out0[0]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.332   105.148 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.639   105.787    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.124   105.911 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.565   106.477    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124   106.601 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.594   108.195    sm/M_alum_out[0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.152   108.347 f  sm/D_states_q[3]_i_15/O
                         net (fo=1, routed)           0.570   108.916    sm/D_states_q[3]_i_15_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.326   109.242 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.298   109.540    sm/D_states_q[3]_i_5_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.326   109.866 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.490   110.356    sm/D_states_d__0[3]
    SLICE_X37Y8          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X37Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X37Y8          FDSE (Setup_fdse_C_D)       -0.067   116.045    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -110.356    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.891ns  (logic 60.292ns (57.480%)  route 44.599ns (42.520%))
  Logic Levels:           322  (CARRY4=288 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.146     7.811    sm/D_states_q[5]
    SLICE_X36Y4          LUT3 (Prop_lut3_I2_O)        0.152     7.963 f  sm/ram_reg_i_75__0/O
                         net (fo=1, routed)           1.240     9.203    sm/ram_reg_i_75__0_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.424     9.954    sm/ram_reg_i_61_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.078 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.735    11.813    L_reg/M_sm_ra1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.937 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.112    13.049    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150    13.199 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.977    14.176    sm/M_alum_a[31]
    SLICE_X56Y13         LUT2 (Prop_lut2_I1_O)        0.328    14.504 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    14.504    alum/S[0]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.017 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    15.017    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.134 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    15.134    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.251 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.251    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.368 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    15.368    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.485 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.485    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.602 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.602    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.719 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.719    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    15.836    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.090 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.133    17.223    alum/temp_out0[31]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.367    17.590 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    17.590    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.102 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.102    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.216    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.330 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.330    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.444 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.444    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.558 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.558    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.672 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.672    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.786 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.009    18.795    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.097    20.049    alum/temp_out0[30]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.378 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.378    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.911 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.911    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.145    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.262    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.379    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.613    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    21.739    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.896 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.921    22.817    alum/temp_out0[29]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    23.149 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    23.149    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.699 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    23.699    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.813 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.813    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.927 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.927    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.041 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.041    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.269 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.269    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.383 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.009    24.506    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.663 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.971    25.633    alum/temp_out0[28]
    SLICE_X57Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.962 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.512 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.512    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.626 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.626    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.740 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.740    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.854    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.968 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.968    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.082 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    27.091    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.205 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.205    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.319 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.319    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.476 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.121    28.598    alum/temp_out0[27]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.383 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.497    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.611 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.611    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.725 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.725    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.839 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.839    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.953 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.962    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.076 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.076    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.190 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.190    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.347 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.312    31.659    alum/temp_out0[26]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.329    31.988 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.988    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.538 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.994    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.108 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.108    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.222 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    33.231    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.345 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.345    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.502 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.965    34.467    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.796 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.346 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.346    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.460 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.460    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.574 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.574    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.688 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.802 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.802    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.916 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.925    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.039    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.153    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.310 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.133    37.443    alum/temp_out0[24]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    38.807    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.921 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.921    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.035 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    40.187    alum/temp_out0[23]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    40.516 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.516    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.066 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.066    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.180    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.294    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.408    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.522 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.522    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.636 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.636    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.750 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    41.759    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.873 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.873    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.030 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.863    42.893    alum/temp_out0[22]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.222 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.755 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.755    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.872 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.872    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.989 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.998    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.115 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.115    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.232 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.232    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.349    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.466    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.583    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.059    45.799    alum/temp_out0[21]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.131 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.664 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.664    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.781 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.781    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.898 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.015 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.015    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.132 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.249 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.249    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.366 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.375    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.492 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.492    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.649 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.180    48.829    alum/temp_out0[20]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    49.161 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.161    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.694 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.811 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.811    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.928 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.045    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.162    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.279    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.396 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.396    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.513 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.513    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.670 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.731    51.402    alum/temp_out0[19]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    51.734 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    51.734    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.110 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.110    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.227 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.227    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.344 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.353    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.587 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.938 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.095 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.143    54.237    alum/temp_out0[18]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.025 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.025    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.139 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.139    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.253 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.262    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.376 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.376    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.490 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.490    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.604 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.604    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.718 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.718    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.832 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.989 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.102    57.092    alum/temp_out0[17]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    57.421 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.421    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.954 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.954    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.071 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.071    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.188 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.197    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.314 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.314    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.431 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.431    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.548 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.548    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.665 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.665    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.782 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.782    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.939 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    60.037    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    60.369 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.919    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.033    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.147    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.261    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.375 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.375    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.489 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.489    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.603 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.612    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.726    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.883 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.949    62.832    alum/temp_out0[15]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.161 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.161    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.711 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.711    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.825    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.939    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.053 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.053    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.167 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.167    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.281 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    64.290    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.404    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.675 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.144    65.819    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    66.148 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.681 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.681    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.798 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.798    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.915 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.915    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.032 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.032    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.149    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.266 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.266    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.383 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.383    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.036    68.693    alum/temp_out0[13]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.025 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.025    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.575 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.575    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.031 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.145 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.145    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.259 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.259    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.373 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.373    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.530 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.148    71.678    alum/temp_out0[12]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.463 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.463    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.577 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.577    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.691 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.691    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.805 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.805    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.919 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.919    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.147 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.147    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.261 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.418 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.935    74.353    alum/temp_out0[11]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    74.682 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.682    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.232 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.232    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.346 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.346    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.460 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.187 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.101    alum/temp_out0[10]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    77.430 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.980 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.980    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.094 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.094    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.208 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.322 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.322    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.436 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.436    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.550 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.550    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.664 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.935 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.159    80.094    alum/temp_out0[9]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.879 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.879    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.107 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.221 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.221    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.335 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.449 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.449    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.563 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.677 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.677    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.834 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.864    82.698    alum/temp_out0[8]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.498 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.615 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.615    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.732 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.732    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.849 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.849    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.966 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.083 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.083    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.200 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.200    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.317 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.317    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.474 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.159    85.633    alum/temp_out0[7]
    SLICE_X48Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.421 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.421    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.535 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.535    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.649 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.649    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.763 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.763    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.877 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.991 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.105 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.219 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.219    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.376 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.063    88.439    alum/temp_out0[6]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.768 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.768    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.318 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.318    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.432 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.432    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.546 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.546    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.660 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.660    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.774 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.774    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.888    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.002    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.116    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.273 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.072    91.345    alum/temp_out0[5]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.674 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.674    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.207 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.207    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.324 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.324    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.441 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.558 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.558    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.675 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.792 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.792    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.909 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.183 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.099    94.282    alum/temp_out0[4]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    94.614 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.164 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.164    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.278 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.278    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.392 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.392    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.506 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.620 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.620    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.734 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.734    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.848 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.848    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.962 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.962    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.119 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.990    97.108    alum/temp_out0[3]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.893 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.007 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.007    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.121 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.121    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.235 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.235    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.349 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.349    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.463 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.463    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.577 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.577    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.691 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.691    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.848 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.058    99.906    alum/temp_out0[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.691 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.805 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.805    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.919    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.033    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.147    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.261    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.375    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.489    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.646 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.901   102.548    alum/temp_out0[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329   102.877 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.877    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.410 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.410    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.527 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.527    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.644 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.644    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.761 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.761    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.878 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.878    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.995 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.995    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.112 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.112    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.229 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.229    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.386 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.430   104.816    sm/temp_out0[0]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.332   105.148 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.639   105.787    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.124   105.911 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.565   106.477    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124   106.601 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.372   107.972    sm/M_alum_out[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.118   108.090 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.471   108.561    sm/D_states_q[4]_i_18_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.326   108.887 f  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.648   109.535    sm/D_states_q[2]_i_6_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I5_O)        0.124   109.659 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.379   110.038    sm/D_states_d__0[2]
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X37Y7          FDRE (Setup_fdre_C_D)       -0.067   116.045    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -110.039    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.884ns  (logic 60.096ns (57.298%)  route 44.788ns (42.702%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.146     7.811    sm/D_states_q[5]
    SLICE_X36Y4          LUT3 (Prop_lut3_I2_O)        0.152     7.963 f  sm/ram_reg_i_75__0/O
                         net (fo=1, routed)           1.240     9.203    sm/ram_reg_i_75__0_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.424     9.954    sm/ram_reg_i_61_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.078 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.735    11.813    L_reg/M_sm_ra1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.937 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.112    13.049    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150    13.199 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.977    14.176    sm/M_alum_a[31]
    SLICE_X56Y13         LUT2 (Prop_lut2_I1_O)        0.328    14.504 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    14.504    alum/S[0]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.017 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    15.017    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.134 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    15.134    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.251 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.251    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.368 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    15.368    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.485 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.485    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.602 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.602    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.719 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.719    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    15.836    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.090 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.133    17.223    alum/temp_out0[31]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.367    17.590 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    17.590    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.102 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.102    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.216    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.330 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.330    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.444 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.444    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.558 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.558    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.672 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.672    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.786 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.009    18.795    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.097    20.049    alum/temp_out0[30]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.378 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.378    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.911 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.911    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.145    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.262    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.379    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.613    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    21.739    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.896 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.921    22.817    alum/temp_out0[29]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    23.149 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    23.149    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.699 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    23.699    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.813 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.813    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.927 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.927    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.041 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.041    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.269 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.269    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.383 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.009    24.506    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.663 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.971    25.633    alum/temp_out0[28]
    SLICE_X57Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.962 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.512 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.512    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.626 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.626    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.740 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.740    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.854    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.968 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.968    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.082 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    27.091    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.205 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.205    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.319 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.319    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.476 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.121    28.598    alum/temp_out0[27]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.383 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.497    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.611 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.611    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.725 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.725    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.839 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.839    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.953 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.962    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.076 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.076    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.190 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.190    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.347 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.312    31.659    alum/temp_out0[26]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.329    31.988 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.988    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.538 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.994    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.108 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.108    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.222 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    33.231    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.345 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.345    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.502 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.965    34.467    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.796 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.346 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.346    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.460 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.460    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.574 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.574    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.688 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.802 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.802    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.916 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.925    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.039    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.153    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.310 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.133    37.443    alum/temp_out0[24]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    38.807    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.921 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.921    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.035 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    40.187    alum/temp_out0[23]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    40.516 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.516    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.066 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.066    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.180    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.294    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.408    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.522 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.522    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.636 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.636    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.750 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    41.759    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.873 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.873    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.030 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.863    42.893    alum/temp_out0[22]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.222 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.755 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.755    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.872 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.872    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.989 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.998    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.115 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.115    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.232 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.232    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.349    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.466    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.583    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.059    45.799    alum/temp_out0[21]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.131 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.664 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.664    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.781 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.781    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.898 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.015 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.015    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.132 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.249 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.249    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.366 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.375    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.492 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.492    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.649 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.180    48.829    alum/temp_out0[20]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    49.161 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.161    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.694 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.811 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.811    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.928 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.045    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.162    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.279    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.396 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.396    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.513 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.513    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.670 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.731    51.402    alum/temp_out0[19]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    51.734 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    51.734    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.110 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.110    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.227 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.227    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.344 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.353    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.587 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.938 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.095 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.143    54.237    alum/temp_out0[18]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.025 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.025    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.139 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.139    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.253 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.262    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.376 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.376    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.490 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.490    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.604 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.604    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.718 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.718    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.832 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.989 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.102    57.092    alum/temp_out0[17]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    57.421 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.421    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.954 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.954    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.071 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.071    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.188 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.197    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.314 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.314    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.431 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.431    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.548 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.548    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.665 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.665    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.782 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.782    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.939 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    60.037    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    60.369 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.919    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.033    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.147    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.261    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.375 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.375    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.489 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.489    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.603 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.612    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.726    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.883 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.949    62.832    alum/temp_out0[15]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.161 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.161    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.711 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.711    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.825    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.939    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.053 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.053    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.167 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.167    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.281 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    64.290    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.404    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.675 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.144    65.819    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    66.148 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.681 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.681    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.798 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.798    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.915 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.915    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.032 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.032    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.149    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.266 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.266    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.383 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.383    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.036    68.693    alum/temp_out0[13]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.025 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.025    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.575 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.575    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.031 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.145 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.145    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.259 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.259    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.373 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.373    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.530 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.148    71.678    alum/temp_out0[12]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.463 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.463    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.577 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.577    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.691 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.691    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.805 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.805    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.919 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.919    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.147 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.147    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.261 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.418 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.935    74.353    alum/temp_out0[11]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    74.682 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.682    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.232 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.232    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.346 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.346    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.460 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.187 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.101    alum/temp_out0[10]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    77.430 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.980 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.980    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.094 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.094    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.208 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.322 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.322    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.436 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.436    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.550 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.550    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.664 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.935 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.159    80.094    alum/temp_out0[9]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.879 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.879    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.107 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.221 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.221    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.335 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.449 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.449    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.563 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.677 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.677    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.834 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.864    82.698    alum/temp_out0[8]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.498 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.615 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.615    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.732 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.732    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.849 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.849    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.966 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.083 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.083    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.200 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.200    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.317 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.317    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.474 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.159    85.633    alum/temp_out0[7]
    SLICE_X48Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.421 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.421    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.535 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.535    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.649 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.649    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.763 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.763    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.877 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.991 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.105 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.219 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.219    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.376 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.063    88.439    alum/temp_out0[6]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.768 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.768    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.318 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.318    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.432 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.432    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.546 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.546    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.660 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.660    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.774 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.774    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.888    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.002    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.116    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.273 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.072    91.345    alum/temp_out0[5]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.674 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.674    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.207 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.207    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.324 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.324    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.441 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.558 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.558    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.675 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.792 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.792    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.909 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.183 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.099    94.282    alum/temp_out0[4]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    94.614 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.164 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.164    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.278 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.278    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.392 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.392    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.506 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.620 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.620    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.734 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.734    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.848 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.848    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.962 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.962    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.119 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.990    97.108    alum/temp_out0[3]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.893 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.007 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.007    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.121 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.121    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.235 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.235    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.349 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.349    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.463 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.463    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.577 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.577    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.691 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.691    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.848 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.058    99.906    alum/temp_out0[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.691 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.805 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.805    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.919    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.033    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.147    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.261    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.375    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.489    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.646 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.901   102.548    alum/temp_out0[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329   102.877 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.877    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.410 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.410    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.527 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.527    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.644 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.644    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.761 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.761    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.878 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.878    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.995 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.995    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.112 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.112    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.229 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.229    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.386 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.430   104.816    sm/temp_out0[0]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.332   105.148 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.639   105.787    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.124   105.911 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.565   106.477    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124   106.601 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.134   107.734    sm/M_alum_out[0]
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.124   107.858 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.667   108.526    sm/D_states_q[1]_i_20_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I1_O)        0.124   108.650 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.670   109.320    sm/D_states_q[1]_i_6_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I4_O)        0.124   109.444 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.587   110.031    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X38Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X38Y11         FDRE (Setup_fdre_C_D)       -0.016   116.094    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.094    
                         arrival time                        -110.031    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.188ns  (logic 60.168ns (57.750%)  route 44.020ns (42.250%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=24 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.146     7.811    sm/D_states_q[5]
    SLICE_X36Y4          LUT3 (Prop_lut3_I2_O)        0.152     7.963 f  sm/ram_reg_i_75__0/O
                         net (fo=1, routed)           1.240     9.203    sm/ram_reg_i_75__0_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.424     9.954    sm/ram_reg_i_61_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.078 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.735    11.813    L_reg/M_sm_ra1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.937 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.112    13.049    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150    13.199 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.977    14.176    sm/M_alum_a[31]
    SLICE_X56Y13         LUT2 (Prop_lut2_I1_O)        0.328    14.504 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    14.504    alum/S[0]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.017 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    15.017    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.134 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    15.134    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.251 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.251    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.368 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    15.368    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.485 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.485    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.602 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.602    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.719 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.719    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    15.836    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.090 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.133    17.223    alum/temp_out0[31]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.367    17.590 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    17.590    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.102 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.102    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.216    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.330 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.330    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.444 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.444    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.558 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.558    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.672 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.672    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.786 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.009    18.795    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.097    20.049    alum/temp_out0[30]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.378 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.378    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.911 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.911    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.145    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.262    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.379    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.613    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    21.739    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.896 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.921    22.817    alum/temp_out0[29]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    23.149 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    23.149    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.699 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    23.699    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.813 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.813    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.927 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.927    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.041 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.041    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.269 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.269    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.383 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.009    24.506    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.663 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.971    25.633    alum/temp_out0[28]
    SLICE_X57Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.962 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.512 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.512    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.626 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.626    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.740 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.740    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.854    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.968 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.968    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.082 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    27.091    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.205 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.205    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.319 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.319    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.476 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.121    28.598    alum/temp_out0[27]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.383 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.497    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.611 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.611    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.725 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.725    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.839 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.839    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.953 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.962    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.076 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.076    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.190 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.190    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.347 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.312    31.659    alum/temp_out0[26]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.329    31.988 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.988    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.538 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.994    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.108 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.108    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.222 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    33.231    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.345 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.345    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.502 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.965    34.467    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.796 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.346 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.346    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.460 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.460    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.574 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.574    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.688 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.802 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.802    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.916 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.925    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.039    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.153    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.310 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.133    37.443    alum/temp_out0[24]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    38.807    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.921 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.921    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.035 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    40.187    alum/temp_out0[23]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    40.516 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.516    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.066 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.066    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.180    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.294    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.408    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.522 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.522    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.636 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.636    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.750 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    41.759    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.873 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.873    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.030 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.863    42.893    alum/temp_out0[22]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.222 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.755 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.755    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.872 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.872    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.989 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.998    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.115 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.115    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.232 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.232    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.349    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.466    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.583    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.059    45.799    alum/temp_out0[21]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.131 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.664 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.664    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.781 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.781    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.898 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.015 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.015    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.132 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.249 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.249    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.366 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.375    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.492 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.492    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.649 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.180    48.829    alum/temp_out0[20]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    49.161 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.161    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.694 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.811 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.811    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.928 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.045    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.162    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.279    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.396 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.396    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.513 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.513    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.670 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.731    51.402    alum/temp_out0[19]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    51.734 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    51.734    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.110 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.110    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.227 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.227    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.344 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.353    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.587 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.938 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.095 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.143    54.237    alum/temp_out0[18]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.025 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.025    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.139 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.139    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.253 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.262    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.376 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.376    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.490 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.490    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.604 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.604    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.718 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.718    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.832 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.989 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.102    57.092    alum/temp_out0[17]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    57.421 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.421    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.954 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.954    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.071 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.071    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.188 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.197    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.314 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.314    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.431 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.431    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.548 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.548    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.665 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.665    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.782 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.782    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.939 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    60.037    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    60.369 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.919    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.033    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.147    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.261    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.375 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.375    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.489 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.489    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.603 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.612    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.726    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.883 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.949    62.832    alum/temp_out0[15]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.161 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.161    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.711 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.711    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.825    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.939    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.053 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.053    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.167 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.167    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.281 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    64.290    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.404    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.675 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.144    65.819    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    66.148 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.681 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.681    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.798 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.798    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.915 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.915    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.032 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.032    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.149    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.266 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.266    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.383 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.383    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.036    68.693    alum/temp_out0[13]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.025 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.025    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.575 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.575    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.031 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.145 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.145    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.259 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.259    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.373 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.373    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.530 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.148    71.678    alum/temp_out0[12]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.463 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.463    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.577 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.577    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.691 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.691    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.805 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.805    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.919 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.919    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.147 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.147    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.261 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.418 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.935    74.353    alum/temp_out0[11]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    74.682 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.682    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.232 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.232    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.346 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.346    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.460 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.187 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.101    alum/temp_out0[10]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    77.430 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.980 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.980    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.094 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.094    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.208 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.322 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.322    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.436 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.436    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.550 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.550    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.664 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.935 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.159    80.094    alum/temp_out0[9]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.879 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.879    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.107 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.221 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.221    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.335 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.449 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.449    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.563 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.677 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.677    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.834 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.864    82.698    alum/temp_out0[8]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.498 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.615 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.615    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.732 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.732    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.849 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.849    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.966 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.083 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.083    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.200 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.200    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.317 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.317    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.474 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.159    85.633    alum/temp_out0[7]
    SLICE_X48Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.421 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.421    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.535 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.535    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.649 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.649    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.763 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.763    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.877 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.991 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.105 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.219 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.219    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.376 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.063    88.439    alum/temp_out0[6]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.768 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.768    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.318 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.318    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.432 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.432    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.546 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.546    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.660 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.660    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.774 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.774    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.888    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.002    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.116    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.273 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.072    91.345    alum/temp_out0[5]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.674 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.674    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.207 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.207    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.324 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.324    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.441 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.558 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.558    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.675 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.792 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.792    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.909 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.183 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.099    94.282    alum/temp_out0[4]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    94.614 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.164 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.164    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.278 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.278    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.392 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.392    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.506 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.620 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.620    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.734 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.734    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.848 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.848    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.962 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.962    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.119 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.990    97.108    alum/temp_out0[3]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.893 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.007 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.007    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.121 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.121    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.235 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.235    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.349 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.349    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.463 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.463    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.577 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.577    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.691 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.691    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.848 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.058    99.906    alum/temp_out0[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.691 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.805 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.805    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.919    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.033    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.147    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.261    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.375    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.489    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.646 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.901   102.548    alum/temp_out0[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329   102.877 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.877    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.410 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.410    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.527 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.527    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.644 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.644    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.761 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.761    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.878 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.878    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.995 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.995    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.112 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.112    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.229 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.229    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.386 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.430   104.816    sm/temp_out0[0]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.332   105.148 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.639   105.787    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.124   105.911 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.565   106.477    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124   106.601 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.045   107.645    sm/M_alum_out[0]
    SLICE_X51Y10         LUT5 (Prop_lut5_I4_O)        0.118   107.763 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.608   108.371    gamecounter/override_address[0]
    SLICE_X48Y6          LUT4 (Prop_lut4_I0_O)        0.326   108.697 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.638   109.335    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -109.335    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.137ns  (logic 60.168ns (57.778%)  route 43.969ns (42.222%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.146     7.811    sm/D_states_q[5]
    SLICE_X36Y4          LUT3 (Prop_lut3_I2_O)        0.152     7.963 f  sm/ram_reg_i_75__0/O
                         net (fo=1, routed)           1.240     9.203    sm/ram_reg_i_75__0_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.424     9.954    sm/ram_reg_i_61_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.078 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.735    11.813    L_reg/M_sm_ra1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.937 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.112    13.049    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150    13.199 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.977    14.176    sm/M_alum_a[31]
    SLICE_X56Y13         LUT2 (Prop_lut2_I1_O)        0.328    14.504 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    14.504    alum/S[0]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.017 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    15.017    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.134 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    15.134    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.251 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.251    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.368 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    15.368    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.485 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.485    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.602 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.602    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.719 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.719    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    15.836    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.090 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.133    17.223    alum/temp_out0[31]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.367    17.590 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    17.590    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.102 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.102    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.216    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.330 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.330    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.444 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.444    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.558 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.558    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.672 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.672    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.786 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.009    18.795    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.097    20.049    alum/temp_out0[30]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.378 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.378    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.911 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.911    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.145    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.262    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.379    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.613    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    21.739    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.896 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.921    22.817    alum/temp_out0[29]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    23.149 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    23.149    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.699 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    23.699    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.813 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.813    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.927 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.927    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.041 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.041    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.269 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.269    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.383 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.009    24.506    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.663 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.971    25.633    alum/temp_out0[28]
    SLICE_X57Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.962 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.512 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.512    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.626 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.626    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.740 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.740    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.854    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.968 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.968    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.082 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    27.091    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.205 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.205    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.319 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.319    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.476 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.121    28.598    alum/temp_out0[27]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.383 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.497    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.611 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.611    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.725 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.725    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.839 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.839    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.953 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.962    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.076 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.076    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.190 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.190    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.347 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.312    31.659    alum/temp_out0[26]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.329    31.988 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.988    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.538 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.994    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.108 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.108    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.222 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    33.231    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.345 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.345    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.502 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.965    34.467    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.796 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.346 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.346    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.460 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.460    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.574 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.574    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.688 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.802 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.802    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.916 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.925    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.039    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.153    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.310 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.133    37.443    alum/temp_out0[24]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    38.807    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.921 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.921    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.035 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    40.187    alum/temp_out0[23]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    40.516 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.516    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.066 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.066    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.180    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.294    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.408    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.522 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.522    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.636 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.636    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.750 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    41.759    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.873 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.873    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.030 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.863    42.893    alum/temp_out0[22]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.222 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.755 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.755    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.872 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.872    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.989 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.998    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.115 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.115    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.232 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.232    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.349    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.466    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.583    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.059    45.799    alum/temp_out0[21]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.131 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.664 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.664    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.781 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.781    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.898 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.015 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.015    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.132 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.249 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.249    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.366 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.375    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.492 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.492    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.649 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.180    48.829    alum/temp_out0[20]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    49.161 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.161    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.694 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.811 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.811    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.928 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.045    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.162    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.279    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.396 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.396    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.513 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.513    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.670 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.731    51.402    alum/temp_out0[19]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    51.734 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    51.734    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.110 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.110    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.227 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.227    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.344 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.353    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.587 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.938 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.095 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.143    54.237    alum/temp_out0[18]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.025 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.025    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.139 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.139    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.253 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.262    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.376 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.376    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.490 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.490    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.604 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.604    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.718 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.718    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.832 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.989 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.102    57.092    alum/temp_out0[17]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    57.421 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.421    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.954 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.954    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.071 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.071    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.188 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.197    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.314 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.314    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.431 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.431    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.548 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.548    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.665 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.665    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.782 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.782    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.939 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    60.037    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    60.369 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.919    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.033    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.147    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.261    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.375 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.375    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.489 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.489    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.603 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.612    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.726    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.883 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.949    62.832    alum/temp_out0[15]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.161 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.161    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.711 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.711    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.825    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.939    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.053 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.053    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.167 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.167    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.281 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    64.290    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.404    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.675 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.144    65.819    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    66.148 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.681 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.681    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.798 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.798    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.915 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.915    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.032 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.032    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.149    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.266 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.266    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.383 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.383    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.036    68.693    alum/temp_out0[13]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.025 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.025    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.575 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.575    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.031 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.145 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.145    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.259 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.259    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.373 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.373    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.530 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.148    71.678    alum/temp_out0[12]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.463 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.463    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.577 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.577    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.691 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.691    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.805 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.805    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.919 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.919    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.147 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.147    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.261 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.418 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.935    74.353    alum/temp_out0[11]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    74.682 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.682    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.232 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.232    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.346 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.346    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.460 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.187 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.101    alum/temp_out0[10]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    77.430 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.980 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.980    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.094 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.094    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.208 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.322 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.322    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.436 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.436    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.550 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.550    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.664 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.935 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.159    80.094    alum/temp_out0[9]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.879 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.879    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.107 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.221 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.221    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.335 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.449 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.449    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.563 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.677 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.677    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.834 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.864    82.698    alum/temp_out0[8]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.498 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.615 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.615    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.732 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.732    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.849 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.849    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.966 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.083 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.083    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.200 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.200    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.317 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.317    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.474 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.159    85.633    alum/temp_out0[7]
    SLICE_X48Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.421 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.421    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.535 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.535    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.649 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.649    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.763 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.763    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.877 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.991 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.105 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.219 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.219    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.376 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.063    88.439    alum/temp_out0[6]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.768 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.768    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.318 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.318    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.432 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.432    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.546 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.546    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.660 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.660    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.774 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.774    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.888    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.002    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.116    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.273 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.072    91.345    alum/temp_out0[5]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.674 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.674    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.207 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.207    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.324 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.324    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.441 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.558 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.558    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.675 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.792 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.792    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.909 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.183 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.099    94.282    alum/temp_out0[4]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    94.614 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.164 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.164    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.278 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.278    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.392 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.392    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.506 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.620 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.620    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.734 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.734    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.848 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.848    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.962 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.962    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.119 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.990    97.108    alum/temp_out0[3]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.893 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.007 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.007    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.121 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.121    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.235 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.235    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.349 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.349    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.463 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.463    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.577 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.577    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.691 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.691    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.848 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.058    99.906    alum/temp_out0[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.691 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.805 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.805    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.919    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.033    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.147    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.261    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.375    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.489    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.646 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.901   102.548    alum/temp_out0[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329   102.877 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.877    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.410 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.410    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.527 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.527    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.644 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.644    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.761 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.761    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.878 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.878    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.995 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.995    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.112 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.112    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.229 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.229    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.386 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.430   104.816    sm/temp_out0[0]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.332   105.148 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.639   105.787    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.124   105.911 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.565   106.477    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124   106.601 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.045   107.645    sm/M_alum_out[0]
    SLICE_X51Y10         LUT5 (Prop_lut5_I4_O)        0.118   107.763 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.605   108.368    sm/D_bram_addr_q_reg[4][0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I3_O)        0.326   108.694 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.590   109.284    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -109.285    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.398ns  (logic 60.106ns (57.574%)  route 44.292ns (42.426%))
  Logic Levels:           321  (CARRY4=288 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.595     8.200    sm/D_states_q_reg[2]_0[2]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.152     8.352 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.482     9.833    sm/ram_reg_i_92_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.326    10.159 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.665    11.824    L_reg/M_sm_ra1[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.948 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.112    13.060    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150    13.210 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.977    14.187    sm/M_alum_a[31]
    SLICE_X56Y13         LUT2 (Prop_lut2_I1_O)        0.328    14.515 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    14.515    alum/S[0]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.028 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    15.028    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.145 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    15.145    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.262 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.379 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    15.379    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.496 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.496    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.613 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.613    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.730 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.730    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.847 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    15.847    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.101 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.133    17.234    alum/temp_out0[31]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.367    17.601 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    17.601    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.999 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.999    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.113 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.113    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.227 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.227    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.341    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.455    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.569    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.009    18.806    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.963 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.097    20.060    alum/temp_out0[30]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.389 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.922 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.922    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.039    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.156    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.273    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.390    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.507    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.624    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    21.750    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.907 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.921    22.828    alum/temp_out0[29]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    23.160 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    23.160    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.710 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    23.710    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.824 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.824    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.938 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.052 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.052    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.166 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.166    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.280 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.280    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.394 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.508 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.009    24.517    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.674 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.971    25.644    alum/temp_out0[28]
    SLICE_X57Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    27.102    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.216 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.216    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.330 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.330    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.487 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.121    28.609    alum/temp_out0[27]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.394 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.394    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.508 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.508    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.622 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.622    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.736 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.736    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.850 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.850    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.964 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.973    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.087    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.201 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.201    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.358 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.312    31.670    alum/temp_out0[26]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.329    31.999 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.999    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.549 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.549    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.663    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.891 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.891    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.005 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.005    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.119 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.119    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.233 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    33.242    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.356 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.356    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.513 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.965    34.478    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.807 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    34.807    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.357 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.357    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.471    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.585    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.699    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.813 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.813    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.927 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.936    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.050    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.164    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.321 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.133    37.454    alum/temp_out0[24]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.239 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.239    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.353 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.353    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.467 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.581 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.581    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.695 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.695    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    38.818    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.046 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.046    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.203 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    40.198    alum/temp_out0[23]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    40.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    41.770    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.884    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.041 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.863    42.904    alum/temp_out0[22]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.233 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.233    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.766 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.766    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.883 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.883    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.000 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    44.009    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.126 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.126    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.243 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.243    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.360 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.360    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.477 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.477    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.594 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.594    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.751 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.059    45.810    alum/temp_out0[21]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.386    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.503 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.180    48.840    alum/temp_out0[20]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    49.172 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.172    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.705 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.705    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.822 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.822    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.056 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.056    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.173 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.290 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.290    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.407 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.407    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.524 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.524    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.681 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.731    51.413    alum/temp_out0[19]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    51.745 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    51.745    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.121 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.121    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.238 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.238    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.364    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.481 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.481    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.598 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.598    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.715 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.715    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.832 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.832    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.949 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.949    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.106 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.143    54.248    alum/temp_out0[18]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.036 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.036    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.150 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.150    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.264 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.273    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.387 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.387    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.501 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.501    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.615 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.615    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.729 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.729    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.843 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.843    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.000 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.102    57.102    alum/temp_out0[17]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    57.431 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.431    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.964 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.964    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.081 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.198 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.207    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.324 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.324    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.441 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.441    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.558 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.558    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.675 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.675    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.792 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.792    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.949 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    60.048    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    60.380 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.930 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.930    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.044 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.623    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.737 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.737    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.894 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.949    62.843    alum/temp_out0[15]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.172 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.722 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.722    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.836 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.836    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.950 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.950    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.064 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.064    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.178 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.178    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.292 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    64.301    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.415 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.529 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.529    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.686 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.144    65.830    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    66.159 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.159    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.809 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.926 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.926    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.043 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.043    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.160 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.160    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.277 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.277    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.394 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.511 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.511    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.668 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.036    68.704    alum/temp_out0[13]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.036 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.036    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.586 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.586    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.700 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.700    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.814 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.814    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.928 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.928    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.042 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.042    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.156 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.541 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.148    71.689    alum/temp_out0[12]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.474 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.474    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.588 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.588    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.702 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.702    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.816 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.816    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.930 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.930    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.044 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.044    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.158 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.158    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.935    74.364    alum/temp_out0[11]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    74.693 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.693    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.243 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.357 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.357    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.471 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.471    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.585 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.585    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.699 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.699    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.813 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.813    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.927 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.198 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.112    alum/temp_out0[10]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    77.441 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.441    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.991 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.991    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.105    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.219 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.219    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.333 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.333    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.447 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.561 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.561    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.675 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.675    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.789 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.789    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.946 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.159    80.105    alum/temp_out0[9]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.890 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.890    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.004    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.118    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.232    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.346    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.460 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.460    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.574 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.574    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.688 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.688    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.845 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.864    82.709    alum/temp_out0[8]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.509 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.509    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.626 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.743 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.743    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.860 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.860    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.977 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.977    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.094 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.094    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.211 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.211    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.328 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.328    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.485 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.159    85.644    alum/temp_out0[7]
    SLICE_X48Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.432 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.432    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.546 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.546    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.660 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.660    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.774 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.774    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.888 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.888    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.002 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.002    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.116 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.387 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.063    88.450    alum/temp_out0[6]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.779 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.779    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.329 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.329    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.557 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.557    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.671 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.671    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.785 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.785    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.899 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.899    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.013 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.013    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.127 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.127    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.284 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.072    91.356    alum/temp_out0[5]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.685 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.685    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.218 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.218    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.335 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.335    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.452 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.452    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.569 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.569    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.686 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.803 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.803    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.920 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.920    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.037 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.037    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.194 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.099    94.293    alum/temp_out0[4]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    94.625 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.625    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.175 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.175    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.289 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.403 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.403    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.517 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.517    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.631 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.631    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.745 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.745    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.859 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.859    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.973 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.973    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.130 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.990    97.119    alum/temp_out0[3]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.904 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.904    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.018 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.018    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.132 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.132    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.246 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.360 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.360    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.474 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.859 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.058    99.917    alum/temp_out0[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.702 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.702    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.816 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.816    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.930 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.930    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.044 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.044    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.158 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.158    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.272 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.272    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.386 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.500 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.500    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.657 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.901   102.559    alum/temp_out0[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329   102.888 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.888    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.421 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.421    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.538 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.538    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.655 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.655    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.772 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.772    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.889 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.889    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.006 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.006    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.123 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.240 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.240    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.397 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.430   104.827    sm/temp_out0[0]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.332   105.159 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.639   105.798    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.124   105.922 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.565   106.488    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124   106.612 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.372   107.983    sm/M_alum_out[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.118   108.101 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.592   108.693    sm/D_states_q[4]_i_18_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.326   109.019 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.403   109.422    sm/D_states_q[4]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124   109.546 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   109.546    sm/D_states_d__0[4]
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X35Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X35Y9          FDSE (Setup_fdse_C_D)        0.029   116.139    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -109.546    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.257ns  (logic 60.018ns (57.567%)  route 44.239ns (42.433%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.595     8.200    sm/D_states_q_reg[2]_0[2]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.152     8.352 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.482     9.833    sm/ram_reg_i_92_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.326    10.159 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.665    11.824    L_reg/M_sm_ra1[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.948 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.112    13.060    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150    13.210 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.977    14.187    sm/M_alum_a[31]
    SLICE_X56Y13         LUT2 (Prop_lut2_I1_O)        0.328    14.515 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    14.515    alum/S[0]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.028 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    15.028    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.145 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    15.145    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.262 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.379 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    15.379    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.496 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.496    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.613 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.613    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.730 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.730    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.847 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    15.847    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.101 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.133    17.234    alum/temp_out0[31]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.367    17.601 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    17.601    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.999 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.999    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.113 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.113    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.227 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.227    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.341    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.455    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.569    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.009    18.806    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.963 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.097    20.060    alum/temp_out0[30]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.389 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.922 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.922    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.039    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.156    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.273    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.390    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.507    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.624    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    21.750    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.907 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.921    22.828    alum/temp_out0[29]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    23.160 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    23.160    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.710 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    23.710    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.824 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.824    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.938 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.052 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.052    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.166 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.166    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.280 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.280    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.394 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.508 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.009    24.517    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.674 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.971    25.644    alum/temp_out0[28]
    SLICE_X57Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    27.102    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.216 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.216    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.330 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.330    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.487 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.121    28.609    alum/temp_out0[27]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.394 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.394    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.508 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.508    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.622 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.622    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.736 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.736    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.850 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.850    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.964 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.973    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.087    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.201 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.201    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.358 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.312    31.670    alum/temp_out0[26]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.329    31.999 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.999    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.549 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.549    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.663    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.891 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.891    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.005 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.005    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.119 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.119    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.233 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    33.242    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.356 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.356    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.513 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.965    34.478    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.807 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    34.807    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.357 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.357    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.471    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.585    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.699    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.813 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.813    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.927 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.936    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.050    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.164    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.321 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.133    37.454    alum/temp_out0[24]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.239 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.239    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.353 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.353    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.467 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.581 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.581    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.695 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.695    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    38.818    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.046 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.046    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.203 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    40.198    alum/temp_out0[23]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    40.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    41.770    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.884    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.041 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.863    42.904    alum/temp_out0[22]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.233 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.233    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.766 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.766    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.883 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.883    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.000 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    44.009    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.126 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.126    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.243 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.243    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.360 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.360    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.477 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.477    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.594 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.594    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.751 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.059    45.810    alum/temp_out0[21]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.386    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.503 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.180    48.840    alum/temp_out0[20]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    49.172 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.172    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.705 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.705    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.822 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.822    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.056 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.056    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.173 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.290 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.290    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.407 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.407    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.524 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.524    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.681 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.731    51.413    alum/temp_out0[19]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    51.745 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    51.745    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.121 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.121    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.238 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.238    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.364    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.481 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.481    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.598 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.598    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.715 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.715    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.832 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.832    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.949 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.949    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.106 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.143    54.248    alum/temp_out0[18]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.036 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.036    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.150 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.150    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.264 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.273    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.387 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.387    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.501 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.501    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.615 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.615    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.729 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.729    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.843 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.843    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.000 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.102    57.102    alum/temp_out0[17]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    57.431 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.431    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.964 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.964    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.081 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.198 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.207    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.324 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.324    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.441 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.441    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.558 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.558    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.675 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.675    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.792 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.792    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.949 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    60.048    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    60.380 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.930 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.930    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.044 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.623    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.737 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.737    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.894 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.949    62.843    alum/temp_out0[15]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.172 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.722 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.722    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.836 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.836    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.950 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.950    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.064 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.064    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.178 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.178    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.292 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    64.301    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.415 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.529 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.529    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.686 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.144    65.830    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    66.159 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.159    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.809 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.926 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.926    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.043 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.043    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.160 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.160    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.277 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.277    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.394 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.511 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.511    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.668 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.036    68.704    alum/temp_out0[13]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.036 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.036    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.586 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.586    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.700 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.700    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.814 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.814    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.928 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.928    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.042 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.042    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.156 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.541 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.148    71.689    alum/temp_out0[12]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.474 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.474    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.588 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.588    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.702 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.702    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.816 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.816    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.930 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.930    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.044 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.044    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.158 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.158    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.935    74.364    alum/temp_out0[11]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    74.693 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.693    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.243 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.357 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.357    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.471 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.471    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.585 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.585    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.699 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.699    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.813 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.813    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.927 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.198 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.112    alum/temp_out0[10]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    77.441 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.441    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.991 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.991    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.105    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.219 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.219    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.333 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.333    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.447 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.561 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.561    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.675 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.675    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.789 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.789    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.946 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.159    80.105    alum/temp_out0[9]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.890 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.890    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.004    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.118    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.232    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.346    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.460 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.460    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.574 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.574    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.688 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.688    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.845 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.864    82.709    alum/temp_out0[8]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.509 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.509    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.626 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.743 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.743    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.860 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.860    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.977 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.977    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.094 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.094    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.211 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.211    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.328 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.328    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.485 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.159    85.644    alum/temp_out0[7]
    SLICE_X48Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.432 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.432    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.546 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.546    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.660 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.660    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.774 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.774    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.888 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.888    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.002 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.002    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.116 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.387 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.063    88.450    alum/temp_out0[6]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.779 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.779    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.329 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.329    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.557 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.557    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.671 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.671    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.785 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.785    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.899 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.899    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.013 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.013    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.127 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.127    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.284 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.072    91.356    alum/temp_out0[5]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.685 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.685    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.218 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.218    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.335 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.335    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.452 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.452    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.569 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.569    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.686 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.803 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.803    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.920 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.920    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.037 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.037    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.194 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.099    94.293    alum/temp_out0[4]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    94.625 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.625    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.175 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.175    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.289 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.403 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.403    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.517 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.517    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.631 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.631    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.745 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.745    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.859 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.859    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.973 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.973    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.130 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.990    97.119    alum/temp_out0[3]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.904 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.904    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.018 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.018    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.132 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.132    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.246 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.360 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.360    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.474 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.859 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.058    99.917    alum/temp_out0[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.702 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.702    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.816 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.816    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.930 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.930    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.044 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.044    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.158 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.158    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.272 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.272    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.386 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.500 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.500    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.657 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.901   102.559    alum/temp_out0[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329   102.888 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.888    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.421 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.421    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.538 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.538    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.655 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.655    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.772 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.772    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.889 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.889    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.006 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.006    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.123 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.240 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.240    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.397 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.430   104.827    sm/temp_out0[0]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.332   105.159 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.639   105.798    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.124   105.922 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.565   106.488    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124   106.612 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.496   108.107    sm/M_alum_out[0]
    SLICE_X33Y8          LUT5 (Prop_lut5_I4_O)        0.153   108.260 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.316   108.577    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.327   108.904 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.502   109.405    sm/D_states_d__0[7]
    SLICE_X35Y8          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X35Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X35Y8          FDSE (Setup_fdse_C_D)       -0.067   116.044    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                        -109.405    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.104ns  (logic 60.018ns (57.652%)  route 44.086ns (42.348%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         2.595     8.200    sm/D_states_q_reg[2]_0[2]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.152     8.352 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.482     9.833    sm/ram_reg_i_92_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.326    10.159 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.665    11.824    L_reg/M_sm_ra1[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.948 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.112    13.060    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150    13.210 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.977    14.187    sm/M_alum_a[31]
    SLICE_X56Y13         LUT2 (Prop_lut2_I1_O)        0.328    14.515 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    14.515    alum/S[0]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.028 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    15.028    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.145 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    15.145    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.262 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.379 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    15.379    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.496 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.496    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.613 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.613    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.730 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.730    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.847 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    15.847    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.101 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.133    17.234    alum/temp_out0[31]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.367    17.601 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    17.601    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.999 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.999    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.113 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.113    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.227 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.227    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.341    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.455    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.569    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.683    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.009    18.806    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.963 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.097    20.060    alum/temp_out0[30]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.389 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.389    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.922 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.922    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.039    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.156    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.273    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.390    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.507    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.624    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    21.750    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.907 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.921    22.828    alum/temp_out0[29]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    23.160 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    23.160    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.710 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    23.710    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.824 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.824    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.938 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.938    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.052 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.052    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.166 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.166    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.280 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.280    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.394 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.394    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.508 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.009    24.517    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.674 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.971    25.644    alum/temp_out0[28]
    SLICE_X57Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.973 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.973    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.523 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.979 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.979    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.093 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    27.102    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.216 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.216    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.330 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.330    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.487 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.121    28.609    alum/temp_out0[27]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.394 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.394    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.508 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.508    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.622 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.622    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.736 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.736    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.850 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.850    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.964 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.973    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.087    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.201 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.201    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.358 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.312    31.670    alum/temp_out0[26]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.329    31.999 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.999    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.549 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.549    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.663    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.777    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.891 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.891    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.005 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.005    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.119 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.119    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.233 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    33.242    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.356 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.356    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.513 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.965    34.478    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.807 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    34.807    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.357 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.357    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.471    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.585    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.699    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.813 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.813    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.927 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.936    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.050    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.164    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.321 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.133    37.454    alum/temp_out0[24]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.239 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.239    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.353 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.353    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.467 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.467    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.581 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.581    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.695 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.695    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    38.818    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.932 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.932    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.046 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.046    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.203 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    40.198    alum/temp_out0[23]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    40.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    41.770    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.884    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.041 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.863    42.904    alum/temp_out0[22]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.233 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.233    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.766 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.766    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.883 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.883    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.000 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    44.009    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.126 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.126    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.243 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.243    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.360 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.360    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.477 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.477    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.594 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.594    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.751 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.059    45.810    alum/temp_out0[21]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.142 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.142    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.675 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.675    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.792 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.792    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.909 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.909    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.026 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.026    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.143 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.143    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.260 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.260    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.377 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.386    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.503 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.503    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.660 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.180    48.840    alum/temp_out0[20]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    49.172 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.172    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.705 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.705    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.822 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.822    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.056 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.056    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.173 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.173    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.290 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.290    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.407 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.407    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.524 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.524    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.681 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.731    51.413    alum/temp_out0[19]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    51.745 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    51.745    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.121 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.121    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.238 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.238    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.355 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.364    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.481 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.481    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.598 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.598    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.715 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.715    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.832 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.832    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.949 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.949    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.106 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.143    54.248    alum/temp_out0[18]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.036 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.036    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.150 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.150    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.264 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.273    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.387 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.387    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.501 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.501    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.615 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.615    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.729 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.729    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.843 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.843    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.000 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.102    57.102    alum/temp_out0[17]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    57.431 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.431    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.964 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.964    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.081 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.198 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.207    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.324 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.324    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.441 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.441    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.558 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.558    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.675 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.675    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.792 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.792    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.949 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    60.048    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    60.380 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.380    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.930 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.930    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.044 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.044    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.158 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.158    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.272 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.272    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.386 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.386    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.500 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.500    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.614 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.623    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.737 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.737    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.894 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.949    62.843    alum/temp_out0[15]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.172 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.172    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.722 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.722    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.836 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.836    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.950 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.950    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.064 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.064    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.178 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.178    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.292 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    64.301    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.415 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.415    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.529 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.529    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.686 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.144    65.830    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    66.159 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.159    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.692 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.692    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.809 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.809    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.926 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.926    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.043 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.043    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.160 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.160    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.277 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.277    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.394 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.394    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.511 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.511    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.668 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.036    68.704    alum/temp_out0[13]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.036 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.036    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.586 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.586    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.700 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.700    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.814 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.814    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.928 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.928    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.042 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.042    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.156 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.541 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.148    71.689    alum/temp_out0[12]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.474 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.474    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.588 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.588    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.702 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.702    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.816 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.816    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.930 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.930    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.044 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.044    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.158 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.158    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.935    74.364    alum/temp_out0[11]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    74.693 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.693    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.243 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.243    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.357 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.357    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.471 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.471    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.585 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.585    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.699 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.699    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.813 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.813    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.927 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.927    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.041 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.041    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.198 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.112    alum/temp_out0[10]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    77.441 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.441    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.991 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.991    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.105 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.105    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.219 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.219    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.333 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.333    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.447 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.561 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.561    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.675 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.675    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.789 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.789    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.946 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.159    80.105    alum/temp_out0[9]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.890 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.890    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.004 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.004    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.118 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.118    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.232 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.232    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.346 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.346    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.460 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.460    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.574 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.574    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.688 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.688    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.845 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.864    82.709    alum/temp_out0[8]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.509 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.509    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.626 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.626    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.743 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.743    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.860 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.860    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.977 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.977    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.094 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.094    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.211 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.211    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.328 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.328    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.485 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.159    85.644    alum/temp_out0[7]
    SLICE_X48Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.432 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.432    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.546 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.546    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.660 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.660    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.774 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.774    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.888 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.888    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.002 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.002    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.116 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.387 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.063    88.450    alum/temp_out0[6]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.779 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.779    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.329 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.329    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.557 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.557    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.671 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.671    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.785 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.785    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.899 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.899    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.013 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.013    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.127 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.127    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.284 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.072    91.356    alum/temp_out0[5]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.685 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.685    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.218 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.218    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.335 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.335    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.452 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.452    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.569 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.569    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.686 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.686    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.803 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.803    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.920 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.920    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.037 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.037    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.194 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.099    94.293    alum/temp_out0[4]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    94.625 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.625    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.175 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.175    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.289 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.289    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.403 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.403    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.517 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.517    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.631 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.631    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.745 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.745    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.859 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.859    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.973 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.973    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.130 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.990    97.119    alum/temp_out0[3]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.904 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.904    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.018 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.018    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.132 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.132    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.246 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.360 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.360    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.474 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.474    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.588 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.702 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.702    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.859 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.058    99.917    alum/temp_out0[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.702 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.702    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.816 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.816    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.930 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.930    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.044 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.044    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.158 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.158    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.272 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.272    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.386 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.386    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.500 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.500    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.657 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.901   102.559    alum/temp_out0[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329   102.888 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.888    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.421 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.421    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.538 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.538    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.655 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.655    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.772 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.772    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.889 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.889    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.006 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.006    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.123 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.123    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.240 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.240    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.397 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.430   104.827    sm/temp_out0[0]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.332   105.159 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.639   105.798    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.124   105.922 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.565   106.488    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124   106.612 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.496   108.107    sm/M_alum_out[0]
    SLICE_X33Y8          LUT5 (Prop_lut5_I4_O)        0.153   108.260 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.333   108.594    sm/D_states_q[7]_i_11_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.327   108.921 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.332   109.252    sm/D_states_d__0[6]
    SLICE_X34Y8          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)       -0.045   116.066    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                        -109.253    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.088ns  (logic 60.096ns (57.736%)  route 43.992ns (42.264%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.146     7.811    sm/D_states_q[5]
    SLICE_X36Y4          LUT3 (Prop_lut3_I2_O)        0.152     7.963 f  sm/ram_reg_i_75__0/O
                         net (fo=1, routed)           1.240     9.203    sm/ram_reg_i_75__0_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.424     9.954    sm/ram_reg_i_61_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.078 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.735    11.813    L_reg/M_sm_ra1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.937 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.112    13.049    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150    13.199 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.977    14.176    sm/M_alum_a[31]
    SLICE_X56Y13         LUT2 (Prop_lut2_I1_O)        0.328    14.504 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    14.504    alum/S[0]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.017 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    15.017    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.134 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    15.134    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.251 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.251    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.368 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    15.368    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.485 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.485    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.602 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.602    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.719 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.719    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    15.836    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.090 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.133    17.223    alum/temp_out0[31]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.367    17.590 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    17.590    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.102 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.102    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.216    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.330 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.330    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.444 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.444    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.558 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.558    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.672 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.672    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.786 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.009    18.795    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.097    20.049    alum/temp_out0[30]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.378 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.378    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.911 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.911    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.145    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.262    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.379    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.613    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    21.739    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.896 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.921    22.817    alum/temp_out0[29]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    23.149 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    23.149    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.699 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    23.699    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.813 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.813    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.927 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.927    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.041 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.041    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.269 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.269    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.383 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.009    24.506    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.663 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.971    25.633    alum/temp_out0[28]
    SLICE_X57Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.962 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.512 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.512    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.626 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.626    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.740 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.740    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.854    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.968 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.968    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.082 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    27.091    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.205 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.205    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.319 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.319    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.476 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.121    28.598    alum/temp_out0[27]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.383 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.497    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.611 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.611    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.725 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.725    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.839 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.839    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.953 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.962    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.076 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.076    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.190 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.190    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.347 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.312    31.659    alum/temp_out0[26]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.329    31.988 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.988    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.538 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.994    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.108 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.108    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.222 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    33.231    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.345 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.345    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.502 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.965    34.467    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.796 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.346 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.346    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.460 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.460    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.574 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.574    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.688 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.802 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.802    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.916 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.925    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.039    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.153    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.310 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.133    37.443    alum/temp_out0[24]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    38.807    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.921 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.921    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.035 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    40.187    alum/temp_out0[23]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    40.516 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.516    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.066 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.066    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.180    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.294    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.408    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.522 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.522    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.636 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.636    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.750 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    41.759    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.873 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.873    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.030 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.863    42.893    alum/temp_out0[22]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.222 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.755 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.755    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.872 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.872    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.989 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.998    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.115 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.115    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.232 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.232    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.349    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.466    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.583    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.059    45.799    alum/temp_out0[21]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.131 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.664 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.664    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.781 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.781    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.898 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.015 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.015    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.132 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.249 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.249    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.366 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.375    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.492 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.492    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.649 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.180    48.829    alum/temp_out0[20]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    49.161 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.161    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.694 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.811 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.811    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.928 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.045    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.162    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.279    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.396 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.396    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.513 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.513    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.670 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.731    51.402    alum/temp_out0[19]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    51.734 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    51.734    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.110 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.110    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.227 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.227    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.344 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.353    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.587 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.938 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.095 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.143    54.237    alum/temp_out0[18]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.025 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.025    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.139 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.139    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.253 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.262    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.376 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.376    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.490 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.490    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.604 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.604    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.718 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.718    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.832 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.989 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.102    57.092    alum/temp_out0[17]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    57.421 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.421    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.954 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.954    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.071 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.071    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.188 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.197    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.314 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.314    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.431 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.431    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.548 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.548    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.665 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.665    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.782 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.782    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.939 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    60.037    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    60.369 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.919    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.033    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.147    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.261    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.375 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.375    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.489 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.489    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.603 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.612    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.726    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.883 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.949    62.832    alum/temp_out0[15]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.161 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.161    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.711 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.711    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.825    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.939    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.053 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.053    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.167 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.167    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.281 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    64.290    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.404    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.675 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.144    65.819    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    66.148 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.681 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.681    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.798 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.798    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.915 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.915    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.032 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.032    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.149    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.266 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.266    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.383 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.383    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.036    68.693    alum/temp_out0[13]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.025 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.025    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.575 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.575    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.031 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.145 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.145    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.259 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.259    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.373 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.373    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.530 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.148    71.678    alum/temp_out0[12]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.463 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.463    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.577 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.577    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.691 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.691    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.805 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.805    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.919 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.919    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.147 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.147    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.261 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.418 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.935    74.353    alum/temp_out0[11]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    74.682 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.682    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.232 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.232    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.346 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.346    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.460 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.187 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.101    alum/temp_out0[10]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    77.430 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.980 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.980    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.094 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.094    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.208 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.322 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.322    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.436 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.436    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.550 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.550    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.664 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.935 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.159    80.094    alum/temp_out0[9]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.879 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.879    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.107 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.221 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.221    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.335 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.449 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.449    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.563 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.677 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.677    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.834 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.864    82.698    alum/temp_out0[8]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.498 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.615 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.615    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.732 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.732    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.849 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.849    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.966 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.083 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.083    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.200 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.200    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.317 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.317    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.474 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.159    85.633    alum/temp_out0[7]
    SLICE_X48Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.421 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.421    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.535 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.535    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.649 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.649    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.763 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.763    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.877 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.991 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.105 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.219 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.219    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.376 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.063    88.439    alum/temp_out0[6]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.768 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.768    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.318 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.318    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.432 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.432    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.546 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.546    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.660 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.660    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.774 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.774    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.888    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.002    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.116    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.273 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.072    91.345    alum/temp_out0[5]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.674 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.674    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.207 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.207    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.324 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.324    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.441 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.558 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.558    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.675 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.792 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.792    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.909 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.183 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.099    94.282    alum/temp_out0[4]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    94.614 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.164 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.164    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.278 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.278    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.392 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.392    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.506 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.620 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.620    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.734 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.734    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.848 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.848    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.962 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.962    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.119 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.990    97.108    alum/temp_out0[3]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.893 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.007 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.007    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.121 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.121    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.235 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.235    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.349 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.349    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.463 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.463    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.577 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.577    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.691 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.691    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.848 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.058    99.906    alum/temp_out0[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.691 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.805 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.805    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.919    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.033    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.147    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.261    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.375    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.489    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.646 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.901   102.548    alum/temp_out0[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329   102.877 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.877    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.410 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.410    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.527 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.527    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.644 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.644    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.761 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.761    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.878 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.878    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.995 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.995    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.112 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.112    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.229 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.229    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.386 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.430   104.816    sm/temp_out0[0]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.332   105.148 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.639   105.787    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.124   105.911 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.565   106.477    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124   106.601 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.134   107.734    sm/M_alum_out[0]
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.124   107.858 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.667   108.526    sm/D_states_q[1]_i_20_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I1_O)        0.124   108.650 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.461   109.111    sm/D_states_q[1]_i_6_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I4_O)        0.124   109.235 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   109.235    sm/D_states_d__0[1]
    SLICE_X38Y11         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.145    
                         clock uncertainty           -0.035   116.110    
    SLICE_X38Y11         FDRE (Setup_fdre_C_D)        0.077   116.187    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.187    
                         arrival time                        -109.235    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.197ns  (logic 59.848ns (57.994%)  route 43.349ns (42.006%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         2.146     7.811    sm/D_states_q[5]
    SLICE_X36Y4          LUT3 (Prop_lut3_I2_O)        0.152     7.963 f  sm/ram_reg_i_75__0/O
                         net (fo=1, routed)           1.240     9.203    sm/ram_reg_i_75__0_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.424     9.954    sm/ram_reg_i_61_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.078 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.735    11.813    L_reg/M_sm_ra1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.937 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.112    13.049    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X60Y15         LUT3 (Prop_lut3_I2_O)        0.150    13.199 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.977    14.176    sm/M_alum_a[31]
    SLICE_X56Y13         LUT2 (Prop_lut2_I1_O)        0.328    14.504 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    14.504    alum/S[0]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.017 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    15.017    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.134 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    15.134    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.251 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    15.251    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.368 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    15.368    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.485 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.485    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.602 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    15.602    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.719 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    15.719    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.836 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    15.836    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.090 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.133    17.223    alum/temp_out0[31]
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.367    17.590 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    17.590    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.988 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.988    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.102 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.102    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.216    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.330 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.330    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.444 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.444    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.558 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.558    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.672 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.672    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.786 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.009    18.795    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.097    20.049    alum/temp_out0[30]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.329    20.378 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.378    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.911 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.911    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.028 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.028    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.145 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.145    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.262 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.262    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.379 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.379    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.496 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.496    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.613 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.613    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.730 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    21.739    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.896 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.921    22.817    alum/temp_out0[29]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    23.149 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    23.149    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.699 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    23.699    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.813 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.813    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.927 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.927    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.041 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.041    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.155 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.155    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.269 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.269    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.383 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.009    24.506    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.663 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.971    25.633    alum/temp_out0[28]
    SLICE_X57Y19         LUT3 (Prop_lut3_I0_O)        0.329    25.962 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.962    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.512 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.512    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.626 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.626    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.740 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.740    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.854    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.968 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.968    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.082 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    27.091    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.205 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.205    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.319 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.319    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.476 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.121    28.598    alum/temp_out0[27]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.383 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.497    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.611 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    29.611    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.725 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.725    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.839 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.839    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.953 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.962    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.076 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.076    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.190 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.190    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.347 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.312    31.659    alum/temp_out0[26]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.329    31.988 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.988    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.538 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.652 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.652    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.766 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.766    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.880 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.880    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.994 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.994    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.108 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.108    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.222 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    33.231    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.345 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.345    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.502 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.965    34.467    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.796 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.346 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.346    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.460 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.460    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.574 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    35.574    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.688 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.802 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.802    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.916 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.925    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.039 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.039    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.153 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.153    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.310 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.133    37.443    alum/temp_out0[24]
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.228 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.228    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.342 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.342    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.456 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    38.456    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.570 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.570    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.684 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.684    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.798 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    38.807    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.921 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.921    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.035 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.035    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.192 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    40.187    alum/temp_out0[23]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    40.516 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.516    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.066 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.066    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.180 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.180    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.294 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.294    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.408 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.408    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.522 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.522    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.636 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.636    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.750 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    41.759    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.873 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.873    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.030 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.863    42.893    alum/temp_out0[22]
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.329    43.222 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.222    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.755 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.755    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.872 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.872    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.989 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    43.998    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.115 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.115    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.232 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.232    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.349    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.466    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.583    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.059    45.799    alum/temp_out0[21]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.332    46.131 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.131    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.664 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.664    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.781 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.781    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.898 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.898    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.015 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.015    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.132 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.132    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.249 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.249    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.366 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    47.375    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.492 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.492    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.649 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.180    48.829    alum/temp_out0[20]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    49.161 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.161    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.694 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.811 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.811    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.928 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.928    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.045    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.162    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.279    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.396 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.396    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.513 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.513    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.670 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.731    51.402    alum/temp_out0[19]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.332    51.734 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    51.734    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.110 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.110    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.227 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.227    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.344 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.353    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.587 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.704 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.704    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.821 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.821    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.938 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.095 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.143    54.237    alum/temp_out0[18]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    55.025 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.025    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.139 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.139    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.253 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.262    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.376 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.376    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.490 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.490    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.604 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.604    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.718 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.718    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.832 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.832    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.989 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.102    57.092    alum/temp_out0[17]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    57.421 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.421    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.954 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.954    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.071 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.071    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.188 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    58.197    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.314 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.314    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.431 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.431    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.548 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.548    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.665 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.665    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.782 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.782    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.939 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    60.037    alum/temp_out0[16]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.332    60.369 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.919    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.033    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.147    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.261    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.375 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.375    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.489 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.489    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.603 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.612    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.726 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.726    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.883 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.949    62.832    alum/temp_out0[15]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    63.161 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.161    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.711 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.711    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.825 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.825    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.939 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.939    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.053 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.053    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.167 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.167    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.281 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    64.290    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.404    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.675 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.144    65.819    alum/temp_out0[14]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    66.148 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.148    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.681 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    66.681    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.798 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    66.798    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.915 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    66.915    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.032 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.032    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.149    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.266 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.266    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.383 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.383    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.036    68.693    alum/temp_out0[13]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    69.025 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.025    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.575 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.575    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.689 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.689    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.803 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    69.803    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.917 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    69.917    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.031 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.031    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.145 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.145    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.259 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.259    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.373 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.373    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.530 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.148    71.678    alum/temp_out0[12]
    SLICE_X40Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.463 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.463    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.577 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.577    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.691 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.691    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.805 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.805    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.919 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.919    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.033 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.033    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.147 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.147    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.261 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.261    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.418 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.935    74.353    alum/temp_out0[11]
    SLICE_X36Y15         LUT3 (Prop_lut3_I0_O)        0.329    74.682 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.682    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.232 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.232    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.346 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.346    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.460 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.460    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.574 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.574    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.688 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.688    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.802 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.802    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.916 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.916    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.030 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.030    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.187 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.101    alum/temp_out0[10]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    77.430 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.980 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.980    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.094 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.094    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.208 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.208    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.322 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.322    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.436 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.436    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.550 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.550    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.664 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.935 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.159    80.094    alum/temp_out0[9]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.879 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.879    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.993 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.993    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.107 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.107    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.221 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.221    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.335 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.335    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.449 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.449    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.563 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.563    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.677 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.677    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.834 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.864    82.698    alum/temp_out0[8]
    SLICE_X46Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    83.498 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.615 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.615    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.732 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.732    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.849 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.849    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.966 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.966    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.083 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.083    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.200 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.200    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.317 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.317    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.474 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.159    85.633    alum/temp_out0[7]
    SLICE_X48Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.421 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.421    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.535 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.535    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.649 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.649    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.763 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.763    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.877 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.991 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.105 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.219 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.219    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.376 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.063    88.439    alum/temp_out0[6]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.768 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.768    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.318 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.318    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.432 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.432    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.546 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.546    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.660 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.660    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.774 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.774    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.888 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.888    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.002 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.002    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.116 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.116    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.273 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.072    91.345    alum/temp_out0[5]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.329    91.674 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.674    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.207 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.207    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.324 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.324    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.441 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.441    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.558 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.558    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.675 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.792 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.792    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.909 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.909    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.026 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.026    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.183 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.099    94.282    alum/temp_out0[4]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.332    94.614 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.164 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.164    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.278 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.278    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.392 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.392    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.506 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.506    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.620 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.620    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.734 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.734    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.848 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.848    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.962 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.962    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.119 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.990    97.108    alum/temp_out0[3]
    SLICE_X45Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    97.893 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.893    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.007 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.007    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.121 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.121    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.235 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.235    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.349 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.349    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.463 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.463    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.577 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.577    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.691 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.691    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.848 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.058    99.906    alum/temp_out0[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.691 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.691    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.805 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.805    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.919 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.919    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.033 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.033    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.147 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.147    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.261 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.261    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.375 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.375    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.489 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.489    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.646 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.901   102.548    alum/temp_out0[1]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329   102.877 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.877    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.410 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.410    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.527 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.527    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.644 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.644    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.761 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.761    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.878 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.878    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.995 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.995    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.112 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.112    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   104.229 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.229    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.386 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.430   104.816    sm/temp_out0[0]
    SLICE_X45Y21         LUT5 (Prop_lut5_I4_O)        0.332   105.148 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.639   105.787    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X48Y22         LUT4 (Prop_lut4_I1_O)        0.124   105.911 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.565   106.477    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124   106.601 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.911   107.512    sm/M_alum_out[0]
    SLICE_X53Y9          LUT6 (Prop_lut6_I4_O)        0.124   107.636 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.708   108.344    L_reg/D[0]
    SLICE_X57Y9          FDRE                                         r  L_reg/D_registers_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.451   115.967    L_reg/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  L_reg/D_registers_q_reg[5][0]/C
                         clock pessimism              0.187   116.154    
                         clock uncertainty           -0.035   116.119    
    SLICE_X57Y9          FDRE (Setup_fdre_C_D)       -0.067   116.052    L_reg/D_registers_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                        116.052    
                         arrival time                        -108.344    
  -------------------------------------------------------------------
                         slack                                  7.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.876    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y4          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.921    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X33Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.921    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y6    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y6    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y5    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y12   D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y11   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y13   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y4    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.169ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.897ns (16.495%)  route 4.541ns (83.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.478     5.624 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.649     8.273    sm/D_states_q_reg[1]_rep_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.295     8.568 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.418     9.986    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.110 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.474    10.584    fifo_reset_cond/AS[0]
    SLICE_X35Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y6          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                105.169    

Slack (MET) :             105.169ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.897ns (16.495%)  route 4.541ns (83.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.478     5.624 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.649     8.273    sm/D_states_q_reg[1]_rep_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.295     8.568 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.418     9.986    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.110 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.474    10.584    fifo_reset_cond/AS[0]
    SLICE_X35Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y6          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                105.169    

Slack (MET) :             105.169ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.897ns (16.495%)  route 4.541ns (83.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.478     5.624 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.649     8.273    sm/D_states_q_reg[1]_rep_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.295     8.568 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.418     9.986    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.110 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.474    10.584    fifo_reset_cond/AS[0]
    SLICE_X35Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y6          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                105.169    

Slack (MET) :             105.169ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.897ns (16.495%)  route 4.541ns (83.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.478     5.624 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.649     8.273    sm/D_states_q_reg[1]_rep_0
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.295     8.568 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.418     9.986    sm/D_stage_q[3]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.110 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.474    10.584    fifo_reset_cond/AS[0]
    SLICE_X35Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y6          FDPE (Recov_fdpe_C_PRE)     -0.359   115.753    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.753    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                105.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.754%)  route 0.400ns (68.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         0.242     1.888    sm/D_states_q_reg[2]_0[2]
    SLICE_X36Y6          LUT6 (Prop_lut6_I4_O)        0.045     1.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.158     2.091    fifo_reset_cond/AS[0]
    SLICE_X35Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.754%)  route 0.400ns (68.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         0.242     1.888    sm/D_states_q_reg[2]_0[2]
    SLICE_X36Y6          LUT6 (Prop_lut6_I4_O)        0.045     1.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.158     2.091    fifo_reset_cond/AS[0]
    SLICE_X35Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.754%)  route 0.400ns (68.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         0.242     1.888    sm/D_states_q_reg[2]_0[2]
    SLICE_X36Y6          LUT6 (Prop_lut6_I4_O)        0.045     1.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.158     2.091    fifo_reset_cond/AS[0]
    SLICE_X35Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.754%)  route 0.400ns (68.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_states_q_reg[2]/Q
                         net (fo=246, routed)         0.242     1.888    sm/D_states_q_reg[2]_0[2]
    SLICE_X36Y6          LUT6 (Prop_lut6_I4_O)        0.045     1.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.158     2.091    fifo_reset_cond/AS[0]
    SLICE_X35Y6          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y6          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.417    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.219ns  (logic 11.640ns (31.273%)  route 25.580ns (68.727%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.925     7.660    L_reg/M_sm_timer[13]
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.150     7.810 f  L_reg/L_745c7368_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.617     8.428    L_reg/L_745c7368_remainder0_carry_i_23__1_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.326     8.754 f  L_reg/L_745c7368_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.839     9.592    L_reg/L_745c7368_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.152     9.744 f  L_reg/L_745c7368_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.428    L_reg/L_745c7368_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.802 r  L_reg/L_745c7368_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.646    L_reg/L_745c7368_remainder0_carry_i_10__1_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.974 r  L_reg/L_745c7368_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.974    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.524 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.524    timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.638    timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__0_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.078    14.049    L_reg/L_745c7368_remainder0_3[9]
    SLICE_X47Y2          LUT5 (Prop_lut5_I1_O)        0.303    14.352 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.074    15.427    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.551 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.878    16.428    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.552 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.756    17.308    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.456 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.873    18.329    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.328    18.657 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.803    19.461    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X44Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.585 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.801    20.385    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.509 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.509    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.907 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.907    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.146 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    21.990    L_reg/L_745c7368_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X52Y2          LUT5 (Prop_lut5_I1_O)        0.302    22.292 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.432    22.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.425    24.273    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.397 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.781    25.178    L_reg/i__carry_i_13__3_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.328 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.825    26.153    L_reg/i__carry_i_23__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.481 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.303    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.455 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.569    28.024    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.350 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.350    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.900 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.900    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.139 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.961    30.100    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.302    30.402 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    30.992    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.116 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.345    31.461    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.585 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.658    32.243    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.367 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.253    33.621    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.150    33.771 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.903    38.674    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.437 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.437    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.991ns  (logic 12.111ns (32.741%)  route 24.880ns (67.259%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.439     7.111    L_reg/M_sm_pbc[7]
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.152     7.263 r  L_reg/L_745c7368_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.662     7.925    L_reg/L_745c7368_remainder0_carry_i_27__0_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.332     8.257 f  L_reg/L_745c7368_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.840     9.097    L_reg/L_745c7368_remainder0_carry_i_13__0_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I1_O)        0.152     9.249 f  L_reg/L_745c7368_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.849    10.098    L_reg/L_745c7368_remainder0_carry_i_19__0_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I3_O)        0.376    10.474 r  L_reg/L_745c7368_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.943    11.417    L_reg/L_745c7368_remainder0_carry_i_10__0_n_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I1_O)        0.326    11.743 r  L_reg/L_745c7368_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.743    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.167 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_carry/O[1]
                         net (fo=7, routed)           1.513    13.680    L_reg/L_745c7368_remainder0_1[1]
    SLICE_X57Y7          LUT3 (Prop_lut3_I2_O)        0.303    13.983 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=6, routed)           1.073    15.056    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.180 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.727    15.907    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.057 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.014    17.071    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.374    17.445 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.391    18.836    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.354    19.190 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.365    20.556    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.326    20.882 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.663    21.544    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.051 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.051    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.165 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.165    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.499 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.833    23.333    L_reg/L_745c7368_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X56Y7          LUT5 (Prop_lut5_I4_O)        0.303    23.636 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.922    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y7          LUT5 (Prop_lut5_I0_O)        0.124    24.046 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.213    25.259    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.149    25.408 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.693    26.100    L_reg/i__carry_i_13__1_0
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.358    26.458 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.863    27.321    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326    27.647 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.476    28.123    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I1_O)        0.150    28.273 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.515    28.788    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X54Y4          LUT5 (Prop_lut5_I0_O)        0.328    29.116 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.116    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.649 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.649    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.766 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.766    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.883 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.883    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.102 f  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.008    31.110    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y6          LUT6 (Prop_lut6_I5_O)        0.295    31.405 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.589    31.994    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.118 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.740    32.858    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    32.982 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.007    33.988    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I5_O)        0.124    34.112 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.899    35.011    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.152    35.163 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.280    38.443    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.702    42.146 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.146    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.914ns  (logic 11.406ns (30.900%)  route 25.508ns (69.100%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.925     7.660    L_reg/M_sm_timer[13]
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.150     7.810 f  L_reg/L_745c7368_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.617     8.428    L_reg/L_745c7368_remainder0_carry_i_23__1_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.326     8.754 f  L_reg/L_745c7368_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.839     9.592    L_reg/L_745c7368_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.152     9.744 f  L_reg/L_745c7368_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.428    L_reg/L_745c7368_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.802 r  L_reg/L_745c7368_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.646    L_reg/L_745c7368_remainder0_carry_i_10__1_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.974 r  L_reg/L_745c7368_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.974    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.524 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.524    timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.638    timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__0_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.078    14.049    L_reg/L_745c7368_remainder0_3[9]
    SLICE_X47Y2          LUT5 (Prop_lut5_I1_O)        0.303    14.352 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.074    15.427    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.551 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.878    16.428    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.552 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.756    17.308    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.456 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.873    18.329    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.328    18.657 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.803    19.461    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X44Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.585 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.801    20.385    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.509 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.509    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.907 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.907    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.146 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    21.990    L_reg/L_745c7368_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X52Y2          LUT5 (Prop_lut5_I1_O)        0.302    22.292 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.432    22.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.425    24.273    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.397 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.781    25.178    L_reg/i__carry_i_13__3_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.328 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.825    26.153    L_reg/i__carry_i_23__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.481 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.303    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.455 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.569    28.024    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.350 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.350    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.900 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.900    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.139 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.961    30.100    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.302    30.402 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    30.992    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.116 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.636    31.752    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.876 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    32.163    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.287 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.439    33.726    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124    33.850 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.726    38.576    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.131 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.131    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.942ns  (logic 11.891ns (32.188%)  route 25.051ns (67.812%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.439     7.111    L_reg/M_sm_pbc[7]
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.152     7.263 r  L_reg/L_745c7368_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.662     7.925    L_reg/L_745c7368_remainder0_carry_i_27__0_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.332     8.257 f  L_reg/L_745c7368_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.840     9.097    L_reg/L_745c7368_remainder0_carry_i_13__0_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I1_O)        0.152     9.249 f  L_reg/L_745c7368_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.849    10.098    L_reg/L_745c7368_remainder0_carry_i_19__0_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I3_O)        0.376    10.474 r  L_reg/L_745c7368_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.943    11.417    L_reg/L_745c7368_remainder0_carry_i_10__0_n_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I1_O)        0.326    11.743 r  L_reg/L_745c7368_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.743    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.167 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_carry/O[1]
                         net (fo=7, routed)           1.513    13.680    L_reg/L_745c7368_remainder0_1[1]
    SLICE_X57Y7          LUT3 (Prop_lut3_I2_O)        0.303    13.983 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=6, routed)           1.073    15.056    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.180 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.727    15.907    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.057 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.014    17.071    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.374    17.445 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.391    18.836    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.354    19.190 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.365    20.556    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.326    20.882 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.663    21.544    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.051 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.051    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.165 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.165    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.499 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.833    23.333    L_reg/L_745c7368_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X56Y7          LUT5 (Prop_lut5_I4_O)        0.303    23.636 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.922    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y7          LUT5 (Prop_lut5_I0_O)        0.124    24.046 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.213    25.259    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.149    25.408 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.693    26.100    L_reg/i__carry_i_13__1_0
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.358    26.458 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.863    27.321    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326    27.647 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.476    28.123    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I1_O)        0.150    28.273 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.515    28.788    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X54Y4          LUT5 (Prop_lut5_I0_O)        0.328    29.116 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.116    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.649 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.649    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.766 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.766    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.883 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.883    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.102 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.008    31.110    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y6          LUT6 (Prop_lut6_I5_O)        0.295    31.405 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.589    31.994    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.118 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.740    32.858    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    32.982 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.007    33.988    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I5_O)        0.124    34.112 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.067    35.179    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y4          LUT3 (Prop_lut3_I0_O)        0.124    35.303 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.283    38.586    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    42.096 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.096    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.714ns  (logic 11.404ns (31.062%)  route 25.310ns (68.938%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.925     7.660    L_reg/M_sm_timer[13]
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.150     7.810 f  L_reg/L_745c7368_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.617     8.428    L_reg/L_745c7368_remainder0_carry_i_23__1_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.326     8.754 f  L_reg/L_745c7368_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.839     9.592    L_reg/L_745c7368_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.152     9.744 f  L_reg/L_745c7368_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.428    L_reg/L_745c7368_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.802 r  L_reg/L_745c7368_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.646    L_reg/L_745c7368_remainder0_carry_i_10__1_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.974 r  L_reg/L_745c7368_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.974    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.524 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.524    timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.638    timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__0_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.078    14.049    L_reg/L_745c7368_remainder0_3[9]
    SLICE_X47Y2          LUT5 (Prop_lut5_I1_O)        0.303    14.352 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.074    15.427    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.551 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.878    16.428    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.552 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.756    17.308    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.456 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.873    18.329    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.328    18.657 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.803    19.461    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X44Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.585 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.801    20.385    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.509 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.509    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.907 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.907    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.146 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    21.990    L_reg/L_745c7368_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X52Y2          LUT5 (Prop_lut5_I1_O)        0.302    22.292 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.432    22.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.425    24.273    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.397 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.781    25.178    L_reg/i__carry_i_13__3_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.328 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.825    26.153    L_reg/i__carry_i_23__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.481 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.303    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.455 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.569    28.024    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.350 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.350    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.900 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.900    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.139 f  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.961    30.100    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.302    30.402 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    30.992    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.116 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.636    31.752    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.876 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    32.163    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.287 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.458    33.745    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y3          LUT3 (Prop_lut3_I2_O)        0.124    33.869 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.509    38.378    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.932 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.932    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.600ns  (logic 11.652ns (31.836%)  route 24.948ns (68.164%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.925     7.660    L_reg/M_sm_timer[13]
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.150     7.810 f  L_reg/L_745c7368_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.617     8.428    L_reg/L_745c7368_remainder0_carry_i_23__1_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.326     8.754 f  L_reg/L_745c7368_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.839     9.592    L_reg/L_745c7368_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.152     9.744 f  L_reg/L_745c7368_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.428    L_reg/L_745c7368_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.802 r  L_reg/L_745c7368_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.646    L_reg/L_745c7368_remainder0_carry_i_10__1_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.974 r  L_reg/L_745c7368_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.974    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.524 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.524    timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.638    timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__0_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.078    14.049    L_reg/L_745c7368_remainder0_3[9]
    SLICE_X47Y2          LUT5 (Prop_lut5_I1_O)        0.303    14.352 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.074    15.427    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.551 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.878    16.428    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.552 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.756    17.308    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.456 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.873    18.329    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.328    18.657 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.803    19.461    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X44Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.585 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.801    20.385    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.509 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.509    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.907 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.907    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.146 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    21.990    L_reg/L_745c7368_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X52Y2          LUT5 (Prop_lut5_I1_O)        0.302    22.292 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.432    22.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.425    24.273    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.397 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.781    25.178    L_reg/i__carry_i_13__3_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.328 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.825    26.153    L_reg/i__carry_i_23__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.481 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.303    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.455 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.569    28.024    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.350 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.350    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.900 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.900    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.139 f  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.961    30.100    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.302    30.402 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    30.992    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.116 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.345    31.461    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.585 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.658    32.243    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.367 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.243    33.611    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I0_O)        0.152    33.763 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.282    38.044    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.817 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.817    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.599ns  (logic 12.116ns (33.104%)  route 24.483ns (66.896%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.439     7.111    L_reg/M_sm_pbc[7]
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.152     7.263 r  L_reg/L_745c7368_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.662     7.925    L_reg/L_745c7368_remainder0_carry_i_27__0_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.332     8.257 f  L_reg/L_745c7368_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.840     9.097    L_reg/L_745c7368_remainder0_carry_i_13__0_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I1_O)        0.152     9.249 f  L_reg/L_745c7368_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.849    10.098    L_reg/L_745c7368_remainder0_carry_i_19__0_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I3_O)        0.376    10.474 r  L_reg/L_745c7368_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.943    11.417    L_reg/L_745c7368_remainder0_carry_i_10__0_n_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I1_O)        0.326    11.743 r  L_reg/L_745c7368_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.743    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.167 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_carry/O[1]
                         net (fo=7, routed)           1.513    13.680    L_reg/L_745c7368_remainder0_1[1]
    SLICE_X57Y7          LUT3 (Prop_lut3_I2_O)        0.303    13.983 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=6, routed)           1.073    15.056    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.180 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.727    15.907    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.057 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.014    17.071    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.374    17.445 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.391    18.836    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.354    19.190 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.365    20.556    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.326    20.882 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.663    21.544    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.051 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.051    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.165 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.165    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.499 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.833    23.333    L_reg/L_745c7368_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X56Y7          LUT5 (Prop_lut5_I4_O)        0.303    23.636 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.922    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y7          LUT5 (Prop_lut5_I0_O)        0.124    24.046 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.213    25.259    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.149    25.408 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.693    26.100    L_reg/i__carry_i_13__1_0
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.358    26.458 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.863    27.321    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326    27.647 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.476    28.123    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I1_O)        0.150    28.273 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.515    28.788    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X54Y4          LUT5 (Prop_lut5_I0_O)        0.328    29.116 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.116    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.649 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.649    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.766 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.766    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.883 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.883    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.102 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.008    31.110    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y6          LUT6 (Prop_lut6_I5_O)        0.295    31.405 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.589    31.994    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.118 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.740    32.858    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    32.982 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.007    33.988    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I5_O)        0.124    34.112 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.894    35.006    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.150    35.156 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.888    38.045    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.753 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.753    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.394ns  (logic 11.395ns (31.310%)  route 24.999ns (68.690%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.925     7.660    L_reg/M_sm_timer[13]
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.150     7.810 f  L_reg/L_745c7368_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.617     8.428    L_reg/L_745c7368_remainder0_carry_i_23__1_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.326     8.754 f  L_reg/L_745c7368_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.839     9.592    L_reg/L_745c7368_remainder0_carry_i_12__1_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.152     9.744 f  L_reg/L_745c7368_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.428    L_reg/L_745c7368_remainder0_carry_i_20__1_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.374    10.802 r  L_reg/L_745c7368_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.844    11.646    L_reg/L_745c7368_remainder0_carry_i_10__1_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.328    11.974 r  L_reg/L_745c7368_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.974    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.524 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.524    timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.638    timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__0_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.972 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.078    14.049    L_reg/L_745c7368_remainder0_3[9]
    SLICE_X47Y2          LUT5 (Prop_lut5_I1_O)        0.303    14.352 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.074    15.427    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.551 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.878    16.428    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.552 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.756    17.308    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.456 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.873    18.329    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.328    18.657 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.803    19.461    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X44Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.585 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.801    20.385    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.509 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.509    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.907 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.907    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.146 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.844    21.990    L_reg/L_745c7368_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X52Y2          LUT5 (Prop_lut5_I1_O)        0.302    22.292 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.432    22.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.425    24.273    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_0
    SLICE_X54Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.397 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.781    25.178    L_reg/i__carry_i_13__3_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.328 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.825    26.153    L_reg/i__carry_i_23__3_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.481 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.822    27.303    L_reg/i__carry_i_13__3_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.455 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.569    28.024    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.350 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.350    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.900 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.900    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.139 r  timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.961    30.100    timerseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y2          LUT6 (Prop_lut6_I4_O)        0.302    30.402 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.590    30.992    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.116 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.345    31.461    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.585 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.658    32.243    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.367 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.243    33.611    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y3          LUT4 (Prop_lut4_I1_O)        0.124    33.735 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.333    38.068    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.612 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.612    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.397ns  (logic 11.652ns (32.013%)  route 24.745ns (67.987%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=3 LUT4=5 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          2.307     7.918    L_reg/M_sm_pac[7]
    SLICE_X64Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.042 r  L_reg/L_745c7368_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.794     8.835    L_reg/L_745c7368_remainder0_carry__1_i_8_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.959 f  L_reg/L_745c7368_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.739     9.699    L_reg/L_745c7368_remainder0_carry__1_i_7_n_0
    SLICE_X65Y7          LUT3 (Prop_lut3_I2_O)        0.150     9.849 f  L_reg/L_745c7368_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.140    10.989    L_reg/L_745c7368_remainder0_carry_i_20_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.326    11.315 r  L_reg/L_745c7368_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.803    12.118    L_reg/L_745c7368_remainder0_carry_i_10_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.242 r  L_reg/L_745c7368_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.242    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.820 r  aseg_driver/decimal_renderer/L_745c7368_remainder0_carry/O[2]
                         net (fo=1, routed)           0.644    13.464    L_reg/L_745c7368_remainder0[2]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.327    13.791 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.236    15.027    L_reg/i__carry_i_13__0_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.326    15.353 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.626    15.979    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.116    16.095 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.854    16.949    L_reg/i__carry__1_i_9_n_0
    SLICE_X63Y6          LUT5 (Prop_lut5_I4_O)        0.356    17.305 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.957    18.262    L_reg/i__carry_i_19_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I1_O)        0.326    18.588 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.702    19.290    L_reg/i__carry__0_i_11_n_0
    SLICE_X64Y5          LUT4 (Prop_lut4_I3_O)        0.124    19.414 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.806    20.220    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X62Y5          LUT6 (Prop_lut6_I2_O)        0.124    20.344 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.344    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.742 r  aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.742    aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.076 r  aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.996    22.072    L_reg/L_745c7368_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.375 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.809    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.933 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.816    23.749    aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.149    23.898 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.629    24.526    L_reg/i__carry_i_13_0
    SLICE_X63Y0          LUT5 (Prop_lut5_I0_O)        0.358    24.884 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.791    25.675    L_reg/i__carry_i_23_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.001 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.824    26.826    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.978 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    27.679    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.005 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.005    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.555    aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.669    aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.783    aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.005 r  aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.826    aseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.125 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.699    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.823 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.583    31.406    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.530 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.725    32.255    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.379 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.103    33.482    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.152    33.634 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.140    37.774    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.551 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.551    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.313ns  (logic 11.895ns (32.757%)  route 24.418ns (67.243%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.439     7.111    L_reg/M_sm_pbc[7]
    SLICE_X61Y9          LUT5 (Prop_lut5_I0_O)        0.152     7.263 r  L_reg/L_745c7368_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.662     7.925    L_reg/L_745c7368_remainder0_carry_i_27__0_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I5_O)        0.332     8.257 f  L_reg/L_745c7368_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.840     9.097    L_reg/L_745c7368_remainder0_carry_i_13__0_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I1_O)        0.152     9.249 f  L_reg/L_745c7368_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.849    10.098    L_reg/L_745c7368_remainder0_carry_i_19__0_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I3_O)        0.376    10.474 r  L_reg/L_745c7368_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.943    11.417    L_reg/L_745c7368_remainder0_carry_i_10__0_n_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I1_O)        0.326    11.743 r  L_reg/L_745c7368_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.743    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.167 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_carry/O[1]
                         net (fo=7, routed)           1.513    13.680    L_reg/L_745c7368_remainder0_1[1]
    SLICE_X57Y7          LUT3 (Prop_lut3_I2_O)        0.303    13.983 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=6, routed)           1.073    15.056    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.180 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.727    15.907    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.057 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.014    17.071    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.374    17.445 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.391    18.836    L_reg/i__carry_i_19__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.354    19.190 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.365    20.556    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I1_O)        0.326    20.882 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.663    21.544    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X55Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.051 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.051    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.165 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.165    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.499 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.833    23.333    L_reg/L_745c7368_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X56Y7          LUT5 (Prop_lut5_I4_O)        0.303    23.636 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.922    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y7          LUT5 (Prop_lut5_I0_O)        0.124    24.046 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.213    25.259    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y4          LUT2 (Prop_lut2_I0_O)        0.149    25.408 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.693    26.100    L_reg/i__carry_i_13__1_0
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.358    26.458 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.863    27.321    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326    27.647 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.476    28.123    L_reg/i__carry_i_13__1_n_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I1_O)        0.150    28.273 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.515    28.788    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X54Y4          LUT5 (Prop_lut5_I0_O)        0.328    29.116 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.116    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.649 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.649    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.766 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.766    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.883 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.883    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.102 r  bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.008    31.110    bseg_driver/decimal_renderer/L_745c7368_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y6          LUT6 (Prop_lut6_I5_O)        0.295    31.405 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.589    31.994    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.118 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.740    32.858    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    32.982 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.007    33.988    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I5_O)        0.124    34.112 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.736    34.848    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y5          LUT4 (Prop_lut4_I1_O)        0.124    34.972 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.982    37.954    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.468 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.468    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.407ns (61.588%)  route 0.878ns (38.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.878     2.523    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.789 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.789    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.407ns (59.836%)  route 0.945ns (40.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.945     2.590    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.857 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.857    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.383ns (58.479%)  route 0.982ns (41.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.590     1.534    display/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.982     2.657    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.898 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.898    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.409ns (57.924%)  route 1.024ns (42.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.024     2.675    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.943 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.943    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.373ns (56.758%)  route 1.046ns (43.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.591     1.535    display/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          1.046     2.722    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.953 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.953    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.433ns (58.882%)  route 1.001ns (41.118%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.393     2.072    bseg_driver/ctr/S[0]
    SLICE_X65Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.117 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.725    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.972 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.972    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.420ns (57.305%)  route 1.058ns (42.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.058     2.709    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.988 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.988    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.383ns (55.483%)  route 1.110ns (44.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=7, routed)           1.110     2.783    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.002 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.002    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.373ns (54.775%)  route 1.133ns (45.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.133     2.804    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.012 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.012    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.408ns (56.041%)  route 1.104ns (43.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.104     2.754    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     4.021 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.021    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 1.643ns (31.190%)  route 3.624ns (68.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.955     4.474    reset_cond/butt_reset_IBUF
    SLICE_X51Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.598 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.669     5.267    reset_cond/M_reset_cond_in
    SLICE_X50Y13         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y13         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 1.643ns (31.190%)  route 3.624ns (68.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.955     4.474    reset_cond/butt_reset_IBUF
    SLICE_X51Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.598 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.669     5.267    reset_cond/M_reset_cond_in
    SLICE_X50Y13         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y13         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 1.643ns (31.190%)  route 3.624ns (68.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.955     4.474    reset_cond/butt_reset_IBUF
    SLICE_X51Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.598 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.669     5.267    reset_cond/M_reset_cond_in
    SLICE_X50Y13         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y13         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 1.643ns (31.190%)  route 3.624ns (68.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.955     4.474    reset_cond/butt_reset_IBUF
    SLICE_X51Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.598 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.669     5.267    reset_cond/M_reset_cond_in
    SLICE_X50Y13         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y13         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.950ns  (logic 1.474ns (29.774%)  route 3.476ns (70.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.476     4.950    butt_cond/sync/D[0]
    SLICE_X45Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.441     4.846    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.998ns  (logic 1.641ns (41.055%)  route 2.357ns (58.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.357     3.874    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.998 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.998    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X31Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.444     4.849    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X31Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.932ns  (logic 1.630ns (41.460%)  route 2.302ns (58.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.302     3.808    forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.932 r  forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.932    forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X35Y25         FDRE                                         r  forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.427     4.832    forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 1.640ns (41.954%)  route 2.269ns (58.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.269     3.785    forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.909 r  forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.909    forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X30Y25         FDRE                                         r  forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.428     4.833    forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.639ns (42.641%)  route 2.204ns (57.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.204     3.719    forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.843 r  forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.843    forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.430     4.835    forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.658ns (46.184%)  route 1.932ns (53.816%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.932     3.467    forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.591 r  forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.591    forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.442     4.847    forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1957523016[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.313ns (26.637%)  route 0.862ns (73.363%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.862     1.129    forLoop_idx_0_1957523016[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.174 r  forLoop_idx_0_1957523016[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.174    forLoop_idx_0_1957523016[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_1957523016[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.822     2.012    forLoop_idx_0_1957523016[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  forLoop_idx_0_1957523016[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1957523016[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.341ns (28.630%)  route 0.851ns (71.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.851     1.147    forLoop_idx_0_1957523016[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  forLoop_idx_0_1957523016[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.192    forLoop_idx_0_1957523016[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1957523016[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.821     2.011    forLoop_idx_0_1957523016[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1957523016[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.347ns (27.956%)  route 0.893ns (72.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.893     1.195    forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.240 r  forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.240    forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.828     2.018    forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_1957523016[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.327ns (24.698%)  route 0.997ns (75.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.997     1.279    forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.324 r  forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.324    forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.817     2.007    forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  forLoop_idx_0_897206995[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.329ns (24.525%)  route 1.011ns (75.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.011     1.295    forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.340 r  forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.340    forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X30Y25         FDRE                                         r  forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.816     2.006    forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  forLoop_idx_0_897206995[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.319ns (23.694%)  route 1.027ns (76.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.027     1.301    forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.346 r  forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.346    forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X35Y25         FDRE                                         r  forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.815     2.005    forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  forLoop_idx_0_1957523016[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.330ns (24.018%)  route 1.044ns (75.982%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.329    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.374 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.374    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X31Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     2.021    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X31Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.242ns (13.717%)  route 1.520ns (86.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.762    butt_cond/sync/D[0]
    SLICE_X45Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.827     2.017    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.331ns (17.514%)  route 1.560ns (82.486%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.323     1.610    reset_cond/butt_reset_IBUF
    SLICE_X51Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.655 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.237     1.892    reset_cond/M_reset_cond_in
    SLICE_X50Y13         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y13         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.331ns (17.514%)  route 1.560ns (82.486%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.323     1.610    reset_cond/butt_reset_IBUF
    SLICE_X51Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.655 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.237     1.892    reset_cond/M_reset_cond_in
    SLICE_X50Y13         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y13         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





