{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691257805137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691257805144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 06 01:50:05 2023 " "Processing started: Sun Aug 06 01:50:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691257805144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257805144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257805144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691257805753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691257805753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/ip/hex/synthesis/hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/ip/hex/synthesis/hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "../ip/hex/synthesis/hex.v" "" { Text "D:/southampton/graduate_project/code/quartus/ip/hex/synthesis/hex.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/ip/hex/synthesis/hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/ip/hex/synthesis/hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "../ip/hex/synthesis/hex.v" "" { Text "D:/southampton/graduate_project/code/quartus/ip/hex/synthesis/hex.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/ip/hex/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/ip/hex/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "../ip/hex/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/southampton/graduate_project/code/quartus/ip/hex/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/xy_coodinate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/xy_coodinate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xy_coordinate " "Found entity 1: xy_coordinate" {  } { { "../rtl/rtl/xy_coodinate.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/xy_coodinate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_tx " "Found entity 1: uart_byte_tx" {  } { { "../rtl/rtl/uart_byte_tx.v" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/uart_byte_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/router33.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/router33.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router22_tb " "Found entity 1: router22_tb" {  } { { "../rtl/rtl/router33.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router33.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router22 " "Found entity 1: router22" {  } { { "../rtl/rtl/router22.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/router_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/router_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router_top_tb " "Found entity 1: router_top_tb" {  } { { "../rtl/rtl/router_top_tb.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_top.sv(47) " "Verilog HDL information at router_top.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/rtl/router_top.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691257816084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router_top " "Found entity 1: router_top" {  } { { "../rtl/rtl/router_top.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/router_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/router_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router_tb " "Found entity 1: router_tb" {  } { { "../rtl/rtl/router_tb.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816087 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_send.sv(48) " "Verilog HDL information at router_send.sv(48): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/rtl/router_send.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_send.sv" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691257816090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/router_send.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/router_send.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router_send " "Found entity 1: router_send" {  } { { "../rtl/rtl/router_send.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_send.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/router_receive.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/router_receive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router_receive " "Found entity 1: router_receive" {  } { { "../rtl/rtl/router_receive.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_receive.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/receive_packet.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/receive_packet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receive_packet " "Found entity 1: receive_packet" {  } { { "../rtl/rtl/receive_packet.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/receive_packet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/rtl/key_filter.v" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/globe_def.sv 0 0 " "Found 0 design units, including 0 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/globe_def.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/fifo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/fifo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tb " "Found entity 1: fifo_tb" {  } { { "../rtl/rtl/fifo_tb.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/fifo_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/rtl/fifo.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fake_ip.sv(173) " "Verilog HDL information at fake_ip.sv(173): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/rtl/fake_ip.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/fake_ip.sv" 173 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691257816112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/fake_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/fake_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_ip " "Found entity 1: fake_ip" {  } { { "../rtl/rtl/fake_ip.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/fake_ip.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/southampton/graduate_project/code/quartus/rtl/rtl/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /southampton/graduate_project/code/quartus/rtl/rtl/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/rtl/counter.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257816115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257816115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_en_data router_top.sv(43) " "Verilog HDL Implicit Net warning at router_top.sv(43): created implicit net for \"send_en_data\"" {  } { { "../rtl/rtl/router_top.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_top_east router.sv(73) " "Verilog HDL Implicit Net warning at router.sv(73): created implicit net for \"rd_en_top_east\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_top_west router.sv(74) " "Verilog HDL Implicit Net warning at router.sv(74): created implicit net for \"rd_en_top_west\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_top_north router.sv(75) " "Verilog HDL Implicit Net warning at router.sv(75): created implicit net for \"rd_en_top_north\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_top_south router.sv(76) " "Verilog HDL Implicit Net warning at router.sv(76): created implicit net for \"rd_en_top_south\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_top_ip router.sv(77) " "Verilog HDL Implicit Net warning at router.sv(77): created implicit net for \"rd_en_top_ip\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_top_east router.sv(78) " "Verilog HDL Implicit Net warning at router.sv(78): created implicit net for \"empty_top_east\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_top_west router.sv(79) " "Verilog HDL Implicit Net warning at router.sv(79): created implicit net for \"empty_top_west\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_top_north router.sv(80) " "Verilog HDL Implicit Net warning at router.sv(80): created implicit net for \"empty_top_north\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_top_south router.sv(81) " "Verilog HDL Implicit Net warning at router.sv(81): created implicit net for \"empty_top_south\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_top_ip router.sv(82) " "Verilog HDL Implicit Net warning at router.sv(82): created implicit net for \"empty_top_ip\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_bottom_east router.sv(99) " "Verilog HDL Implicit Net warning at router.sv(99): created implicit net for \"rd_en_bottom_east\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_bottom_west router.sv(100) " "Verilog HDL Implicit Net warning at router.sv(100): created implicit net for \"rd_en_bottom_west\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_bottom_north router.sv(101) " "Verilog HDL Implicit Net warning at router.sv(101): created implicit net for \"rd_en_bottom_north\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_bottom_south router.sv(102) " "Verilog HDL Implicit Net warning at router.sv(102): created implicit net for \"rd_en_bottom_south\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_bottom_ip router.sv(103) " "Verilog HDL Implicit Net warning at router.sv(103): created implicit net for \"rd_en_bottom_ip\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_bottom_east router.sv(104) " "Verilog HDL Implicit Net warning at router.sv(104): created implicit net for \"empty_bottom_east\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_bottom_west router.sv(105) " "Verilog HDL Implicit Net warning at router.sv(105): created implicit net for \"empty_bottom_west\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_bottom_north router.sv(106) " "Verilog HDL Implicit Net warning at router.sv(106): created implicit net for \"empty_bottom_north\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_bottom_south router.sv(107) " "Verilog HDL Implicit Net warning at router.sv(107): created implicit net for \"empty_bottom_south\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_bottom_ip router.sv(108) " "Verilog HDL Implicit Net warning at router.sv(108): created implicit net for \"empty_bottom_ip\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_left_east router.sv(125) " "Verilog HDL Implicit Net warning at router.sv(125): created implicit net for \"rd_en_left_east\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_left_west router.sv(126) " "Verilog HDL Implicit Net warning at router.sv(126): created implicit net for \"rd_en_left_west\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_left_north router.sv(127) " "Verilog HDL Implicit Net warning at router.sv(127): created implicit net for \"rd_en_left_north\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_left_south router.sv(128) " "Verilog HDL Implicit Net warning at router.sv(128): created implicit net for \"rd_en_left_south\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_left_ip router.sv(129) " "Verilog HDL Implicit Net warning at router.sv(129): created implicit net for \"rd_en_left_ip\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_left_east router.sv(130) " "Verilog HDL Implicit Net warning at router.sv(130): created implicit net for \"empty_left_east\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_left_west router.sv(131) " "Verilog HDL Implicit Net warning at router.sv(131): created implicit net for \"empty_left_west\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_left_north router.sv(132) " "Verilog HDL Implicit Net warning at router.sv(132): created implicit net for \"empty_left_north\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_left_south router.sv(133) " "Verilog HDL Implicit Net warning at router.sv(133): created implicit net for \"empty_left_south\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_left_ip router.sv(134) " "Verilog HDL Implicit Net warning at router.sv(134): created implicit net for \"empty_left_ip\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_right_east router.sv(150) " "Verilog HDL Implicit Net warning at router.sv(150): created implicit net for \"rd_en_right_east\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_right_west router.sv(151) " "Verilog HDL Implicit Net warning at router.sv(151): created implicit net for \"rd_en_right_west\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_right_north router.sv(152) " "Verilog HDL Implicit Net warning at router.sv(152): created implicit net for \"rd_en_right_north\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_right_south router.sv(153) " "Verilog HDL Implicit Net warning at router.sv(153): created implicit net for \"rd_en_right_south\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_right_ip router.sv(154) " "Verilog HDL Implicit Net warning at router.sv(154): created implicit net for \"rd_en_right_ip\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_right_east router.sv(155) " "Verilog HDL Implicit Net warning at router.sv(155): created implicit net for \"empty_right_east\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_right_west router.sv(156) " "Verilog HDL Implicit Net warning at router.sv(156): created implicit net for \"empty_right_west\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_right_north router.sv(157) " "Verilog HDL Implicit Net warning at router.sv(157): created implicit net for \"empty_right_north\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_right_south router.sv(158) " "Verilog HDL Implicit Net warning at router.sv(158): created implicit net for \"empty_right_south\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_right_ip router.sv(159) " "Verilog HDL Implicit Net warning at router.sv(159): created implicit net for \"empty_right_ip\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_ip_east router.sv(175) " "Verilog HDL Implicit Net warning at router.sv(175): created implicit net for \"rd_en_ip_east\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_ip_west router.sv(176) " "Verilog HDL Implicit Net warning at router.sv(176): created implicit net for \"rd_en_ip_west\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_ip_north router.sv(177) " "Verilog HDL Implicit Net warning at router.sv(177): created implicit net for \"rd_en_ip_north\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_ip_south router.sv(178) " "Verilog HDL Implicit Net warning at router.sv(178): created implicit net for \"rd_en_ip_south\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_ip_east router.sv(180) " "Verilog HDL Implicit Net warning at router.sv(180): created implicit net for \"empty_ip_east\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_ip_west router.sv(181) " "Verilog HDL Implicit Net warning at router.sv(181): created implicit net for \"empty_ip_west\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_ip_north router.sv(182) " "Verilog HDL Implicit Net warning at router.sv(182): created implicit net for \"empty_ip_north\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty_ip_south router.sv(183) " "Verilog HDL Implicit Net warning at router.sv(183): created implicit net for \"empty_ip_south\"" {  } { { "../rtl/rtl/router.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_top " "Elaborating entity \"router_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691257816171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 router_top.sv(61) " "Verilog HDL assignment warning at router_top.sv(61): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/rtl/router_top.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691257816172 "|router_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:hex_0 " "Elaborating entity \"hex\" for hierarchy \"hex:hex_0\"" {  } { { "../rtl/rtl/router_top.sv" "hex_0" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top hex:hex_0\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "../ip/hex/synthesis/hex.v" "in_system_sources_probes_0" { Text "D:/southampton/graduate_project/code/quartus/ip/hex/synthesis/hex.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "../ip/hex/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "D:/southampton/graduate_project/code/quartus/ip/hex/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "../ip/hex/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/southampton/graduate_project/code/quartus/ip/hex/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 32 " "Parameter \"probe_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257816231 ""}  } { { "../ip/hex/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/southampton/graduate_project/code/quartus/ip/hex/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691257816231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "f:/interlfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/interlfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257816922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "f:/interlfpga/18.0/quartus/libraries/megafunctions/altsource_probe.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "f:/interlfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hex:hex_0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "f:/interlfpga/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router22 router22:router22_0 " "Elaborating entity \"router22\" for hierarchy \"router22:router22_0\"" {  } { { "../rtl/rtl/router_top.sv" "router22_0" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "add_flag router22.sv(52) " "Verilog HDL or VHDL warning at router22.sv(52): object \"add_flag\" assigned a value but never read" {  } { { "../rtl/rtl/router22.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691257817223 "|router_top|router22:router22_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 router22.sv(149) " "Verilog HDL assignment warning at router22.sv(149): truncated value with size 10 to match size of target (7)" {  } { { "../rtl/rtl/router22.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691257817225 "|router_top|router22:router22_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 router22.sv(150) " "Verilog HDL assignment warning at router22.sv(150): truncated value with size 10 to match size of target (7)" {  } { { "../rtl/rtl/router22.sv" "" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691257817225 "|router_top|router22:router22_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_ip router22:router22_0\|fake_ip:router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip " "Elaborating entity \"fake_ip\" for hierarchy \"router22:router22_0\|fake_ip:router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router22:router22_0\|router:router_generation\[0\].router_total\[0\].router_00.router " "Elaborating entity \"router\" for hierarchy \"router22:router22_0\|router:router_generation\[0\].router_total\[0\].router_00.router\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[0\].router_total\[0\].router_00.router" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_receive router22:router22_0\|router:router_generation\[0\].router_total\[0\].router_00.router\|router_receive:router_receive_top " "Elaborating entity \"router_receive\" for hierarchy \"router22:router22_0\|router:router_generation\[0\].router_total\[0\].router_00.router\|router_receive:router_receive_top\"" {  } { { "../rtl/rtl/router.sv" "router_receive_top" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo router22:router22_0\|router:router_generation\[0\].router_total\[0\].router_00.router\|router_receive:router_receive_top\|fifo:fifo_0 " "Elaborating entity \"fifo\" for hierarchy \"router22:router22_0\|router:router_generation\[0\].router_total\[0\].router_00.router\|router_receive:router_receive_top\|fifo:fifo_0\"" {  } { { "../rtl/rtl/router_receive.sv" "fifo_0" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_receive.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xy_coordinate router22:router22_0\|router:router_generation\[0\].router_total\[0\].router_00.router\|router_receive:router_receive_top\|xy_coordinate:xy_coordinate_0 " "Elaborating entity \"xy_coordinate\" for hierarchy \"router22:router22_0\|router:router_generation\[0\].router_total\[0\].router_00.router\|router_receive:router_receive_top\|xy_coordinate:xy_coordinate_0\"" {  } { { "../rtl/rtl/router_receive.sv" "xy_coordinate_0" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_receive.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_send router22:router22_0\|router:router_generation\[0\].router_total\[0\].router_00.router\|router_send:router_send_east " "Elaborating entity \"router_send\" for hierarchy \"router22:router22_0\|router:router_generation\[0\].router_total\[0\].router_00.router\|router_send:router_send_east\"" {  } { { "../rtl/rtl/router.sv" "router_send_east" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_ip router22:router22_0\|fake_ip:router_generation\[0\].router_total\[1\].fake_ip.fake_ip " "Elaborating entity \"fake_ip\" for hierarchy \"router22:router22_0\|fake_ip:router_generation\[0\].router_total\[1\].fake_ip.fake_ip\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[0\].router_total\[1\].fake_ip.fake_ip" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router22:router22_0\|router:router_generation\[0\].router_total\[1\].router_0X.router " "Elaborating entity \"router\" for hierarchy \"router22:router22_0\|router:router_generation\[0\].router_total\[1\].router_0X.router\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[0\].router_total\[1\].router_0X.router" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_receive router22:router22_0\|router:router_generation\[0\].router_total\[1\].router_0X.router\|router_receive:router_receive_top " "Elaborating entity \"router_receive\" for hierarchy \"router22:router22_0\|router:router_generation\[0\].router_total\[1\].router_0X.router\|router_receive:router_receive_top\"" {  } { { "../rtl/rtl/router.sv" "router_receive_top" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_ip router22:router22_0\|fake_ip:router_generation\[0\].router_total\[2\].fake_ip.fake_ip " "Elaborating entity \"fake_ip\" for hierarchy \"router22:router22_0\|fake_ip:router_generation\[0\].router_total\[2\].fake_ip.fake_ip\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[0\].router_total\[2\].fake_ip.fake_ip" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router22:router22_0\|router:router_generation\[0\].router_total\[2\].router_02.router " "Elaborating entity \"router\" for hierarchy \"router22:router22_0\|router:router_generation\[0\].router_total\[2\].router_02.router\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[0\].router_total\[2\].router_02.router" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_receive router22:router22_0\|router:router_generation\[0\].router_total\[2\].router_02.router\|router_receive:router_receive_top " "Elaborating entity \"router_receive\" for hierarchy \"router22:router22_0\|router:router_generation\[0\].router_total\[2\].router_02.router\|router_receive:router_receive_top\"" {  } { { "../rtl/rtl/router.sv" "router_receive_top" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_ip router22:router22_0\|fake_ip:router_generation\[1\].router_total\[0\].fake_ip.fake_ip " "Elaborating entity \"fake_ip\" for hierarchy \"router22:router22_0\|fake_ip:router_generation\[1\].router_total\[0\].fake_ip.fake_ip\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[1\].router_total\[0\].fake_ip.fake_ip" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router22:router22_0\|router:router_generation\[1\].router_total\[0\].router_X0.router " "Elaborating entity \"router\" for hierarchy \"router22:router22_0\|router:router_generation\[1\].router_total\[0\].router_X0.router\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[1\].router_total\[0\].router_X0.router" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_receive router22:router22_0\|router:router_generation\[1\].router_total\[0\].router_X0.router\|router_receive:router_receive_top " "Elaborating entity \"router_receive\" for hierarchy \"router22:router22_0\|router:router_generation\[1\].router_total\[0\].router_X0.router\|router_receive:router_receive_top\"" {  } { { "../rtl/rtl/router.sv" "router_receive_top" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_ip router22:router22_0\|fake_ip:router_generation\[1\].router_total\[1\].fake_ip.fake_ip " "Elaborating entity \"fake_ip\" for hierarchy \"router22:router22_0\|fake_ip:router_generation\[1\].router_total\[1\].fake_ip.fake_ip\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[1\].router_total\[1\].fake_ip.fake_ip" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router22:router22_0\|router:router_generation\[1\].router_total\[1\].router_regular.router " "Elaborating entity \"router\" for hierarchy \"router22:router22_0\|router:router_generation\[1\].router_total\[1\].router_regular.router\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[1\].router_total\[1\].router_regular.router" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_receive router22:router22_0\|router:router_generation\[1\].router_total\[1\].router_regular.router\|router_receive:router_receive_top " "Elaborating entity \"router_receive\" for hierarchy \"router22:router22_0\|router:router_generation\[1\].router_total\[1\].router_regular.router\|router_receive:router_receive_top\"" {  } { { "../rtl/rtl/router.sv" "router_receive_top" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257817983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_ip router22:router22_0\|fake_ip:router_generation\[1\].router_total\[2\].fake_ip.fake_ip " "Elaborating entity \"fake_ip\" for hierarchy \"router22:router22_0\|fake_ip:router_generation\[1\].router_total\[2\].fake_ip.fake_ip\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[1\].router_total\[2\].fake_ip.fake_ip" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router22:router22_0\|router:router_generation\[1\].router_total\[2\].router_X2.router " "Elaborating entity \"router\" for hierarchy \"router22:router22_0\|router:router_generation\[1\].router_total\[2\].router_X2.router\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[1\].router_total\[2\].router_X2.router" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_receive router22:router22_0\|router:router_generation\[1\].router_total\[2\].router_X2.router\|router_receive:router_receive_top " "Elaborating entity \"router_receive\" for hierarchy \"router22:router22_0\|router:router_generation\[1\].router_total\[2\].router_X2.router\|router_receive:router_receive_top\"" {  } { { "../rtl/rtl/router.sv" "router_receive_top" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_ip router22:router22_0\|fake_ip:router_generation\[2\].router_total\[0\].fake_ip.fake_ip " "Elaborating entity \"fake_ip\" for hierarchy \"router22:router22_0\|fake_ip:router_generation\[2\].router_total\[0\].fake_ip.fake_ip\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[2\].router_total\[0\].fake_ip.fake_ip" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router22:router22_0\|router:router_generation\[2\].router_total\[0\].router_30.router " "Elaborating entity \"router\" for hierarchy \"router22:router22_0\|router:router_generation\[2\].router_total\[0\].router_30.router\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[2\].router_total\[0\].router_30.router" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_receive router22:router22_0\|router:router_generation\[2\].router_total\[0\].router_30.router\|router_receive:router_receive_top " "Elaborating entity \"router_receive\" for hierarchy \"router22:router22_0\|router:router_generation\[2\].router_total\[0\].router_30.router\|router_receive:router_receive_top\"" {  } { { "../rtl/rtl/router.sv" "router_receive_top" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_ip router22:router22_0\|fake_ip:router_generation\[2\].router_total\[1\].fake_ip.fake_ip " "Elaborating entity \"fake_ip\" for hierarchy \"router22:router22_0\|fake_ip:router_generation\[2\].router_total\[1\].fake_ip.fake_ip\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[2\].router_total\[1\].fake_ip.fake_ip" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router22:router22_0\|router:router_generation\[2\].router_total\[1\].router_3X.router " "Elaborating entity \"router\" for hierarchy \"router22:router22_0\|router:router_generation\[2\].router_total\[1\].router_3X.router\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[2\].router_total\[1\].router_3X.router" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_receive router22:router22_0\|router:router_generation\[2\].router_total\[1\].router_3X.router\|router_receive:router_receive_top " "Elaborating entity \"router_receive\" for hierarchy \"router22:router22_0\|router:router_generation\[2\].router_total\[1\].router_3X.router\|router_receive:router_receive_top\"" {  } { { "../rtl/rtl/router.sv" "router_receive_top" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_ip router22:router22_0\|fake_ip:router_generation\[2\].router_total\[2\].fake_ip.fake_ip " "Elaborating entity \"fake_ip\" for hierarchy \"router22:router22_0\|fake_ip:router_generation\[2\].router_total\[2\].fake_ip.fake_ip\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[2\].router_total\[2\].fake_ip.fake_ip" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router22:router22_0\|router:router_generation\[2\].router_total\[2\].router_32.router " "Elaborating entity \"router\" for hierarchy \"router22:router22_0\|router:router_generation\[2\].router_total\[2\].router_32.router\"" {  } { { "../rtl/rtl/router22.sv" "router_generation\[2\].router_total\[2\].router_32.router" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router22.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_receive router22:router22_0\|router:router_generation\[2\].router_total\[2\].router_32.router\|router_receive:router_receive_top " "Elaborating entity \"router_receive\" for hierarchy \"router22:router22_0\|router:router_generation\[2\].router_total\[2\].router_32.router\|router_receive:router_receive_top\"" {  } { { "../rtl/rtl/router.sv" "router_receive_top" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_0 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_0\"" {  } { { "../rtl/rtl/router_top.sv" "key_filter_0" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_tx uart_byte_tx:uart_byte_tx " "Elaborating entity \"uart_byte_tx\" for hierarchy \"uart_byte_tx:uart_byte_tx\"" {  } { { "../rtl/rtl/router_top.sv" "uart_byte_tx" { Text "D:/southampton/graduate_project/code/quartus/rtl/rtl/router_top.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257818655 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1691257820761 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.08.06.01:50:25 Progress: Loading sld8ff75319/alt_sld_fab_wrapper_hw.tcl " "2023.08.06.01:50:25 Progress: Loading sld8ff75319/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257825176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257828345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257828560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257832256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257832374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257832514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257832682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257832688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257832689 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1691257833399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ff75319/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ff75319/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8ff75319/alt_sld_fab.v" "" { Text "D:/southampton/graduate_project/code/quartus/prj/db/ip/sld8ff75319/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257833635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257833635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/southampton/graduate_project/code/quartus/prj/db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257833747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257833747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/southampton/graduate_project/code/quartus/prj/db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257833750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257833750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/southampton/graduate_project/code/quartus/prj/db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257833827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257833827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/southampton/graduate_project/code/quartus/prj/db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257833942 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/southampton/graduate_project/code/quartus/prj/db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257833942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257833942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/southampton/graduate_project/code/quartus/prj/db/ip/sld8ff75319/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257834036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257834036 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "router22:router22_0\|fake_ip:router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip\|memory_rtl_0 " "Inferred RAM node \"router22:router22_0\|fake_ip:router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1691257866654 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "router22:router22_0\|fake_ip:router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"router22:router22_0\|fake_ip:router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691257873499 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1691257873499 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1691257873499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "router22:router22_0\|fake_ip:router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"router22:router22_0\|fake_ip:router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257873590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "router22:router22_0\|fake_ip:router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"router22:router22_0\|fake_ip:router_generation\[0\].router_total\[0\].fake_ip_00.fake_ip\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691257873590 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691257873590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ji1 " "Found entity 1: altsyncram_8ji1" {  } { { "db/altsyncram_8ji1.tdf" "" { Text "D:/southampton/graduate_project/code/quartus/prj/db/altsyncram_8ji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691257873643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257873643 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1691257873977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257881328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "665 " "665 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691257885319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/southampton/graduate_project/code/quartus/prj/output_files/router_top.map.smsg " "Generated suppressed messages file D:/southampton/graduate_project/code/quartus/prj/output_files/router_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257886700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691257888187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691257888187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14233 " "Implemented 14233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691257890528 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691257890528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14187 " "Implemented 14187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691257890528 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1691257890528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691257890528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5447 " "Peak virtual memory: 5447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691257890685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 06 01:51:30 2023 " "Processing ended: Sun Aug 06 01:51:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691257890685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691257890685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691257890685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691257890685 ""}
