# VHDL-Programs
Program 1:
->  To realise and simulate all basic gates using Data Flow Modelling.

Program 2:
->  To realise and simulate Half Adder using Behavioural (BM).
->  To realise and simulate Half Adder using Data Flow (DFM).
->  To realise and simulate Half Adder Structural Modelling (SM).

Program 7:
->  D flip flop with synchronous reset
->  D flip flop with asynchronous reset

Program 8:
->  Design a SR flip flop
->  Design a JK flip flop
->  Design a T flip flop