#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct  8 15:21:24 2019
# Process ID: 7860
# Current directory: C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab1_2/solution2/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/lab1_2/xsim_script.tcl}
# Log file: C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab1_2/solution2/sim/verilog/xsim.log
# Journal file: C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab1_2/solution2/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/lab1_2/xsim_script.tcl
# xsim {lab1_2} -autoloadwcfg -tclbatch {lab1_2.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab1_2.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_group [add_wave_group out(memory) -into $coutputgroup]
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/out_r_d0 -into $out_group -radix hex
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/out_r_we0 -into $out_group -color #ffff00 -radix hex
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/out_r_ce0 -into $out_group -color #ffff00 -radix hex
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/out_r_address0 -into $out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set c_group [add_wave_group c(wire) -into $cinputgroup]
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/c -into $c_group -radix hex
## set b_group [add_wave_group b(wire) -into $cinputgroup]
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/b -into $b_group -radix hex
## set a_group [add_wave_group a(wire) -into $cinputgroup]
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/a -into $a_group -radix hex
## set in_group [add_wave_group in(memory) -into $cinputgroup]
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/in_r_q0 -into $in_group -radix hex
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/in_r_ce0 -into $in_group -color #ffff00 -radix hex
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/in_r_address0 -into $in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/ap_start -into $blocksiggroup
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/ap_done -into $blocksiggroup
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/ap_idle -into $blocksiggroup
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab1_2_top/AESL_inst_lab1_2/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab1_2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_2_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_2_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_2_top/LENGTH_in_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_2_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_2_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_2_top/LENGTH_c -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_2_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_group [add_wave_group out(memory) -into $tbcoutputgroup]
## add_wave /apatb_lab1_2_top/out_r_d0 -into $tb_out_group -radix hex
## add_wave /apatb_lab1_2_top/out_r_we0 -into $tb_out_group -color #ffff00 -radix hex
## add_wave /apatb_lab1_2_top/out_r_ce0 -into $tb_out_group -color #ffff00 -radix hex
## add_wave /apatb_lab1_2_top/out_r_address0 -into $tb_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_c_group [add_wave_group c(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_2_top/c -into $tb_c_group -radix hex
## set tb_b_group [add_wave_group b(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_2_top/b -into $tb_b_group -radix hex
## set tb_a_group [add_wave_group a(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_2_top/a -into $tb_a_group -radix hex
## set tb_in_group [add_wave_group in(memory) -into $tbcinputgroup]
## add_wave /apatb_lab1_2_top/in_r_q0 -into $tb_in_group -radix hex
## add_wave /apatb_lab1_2_top/in_r_ce0 -into $tb_in_group -color #ffff00 -radix hex
## add_wave /apatb_lab1_2_top/in_r_address0 -into $tb_in_group -radix hex
## save_wave_config lab1_2.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
// RTL Simulation : 1 / 3 [100.00%] @ "275000"
// RTL Simulation : 2 / 3 [100.00%] @ "415000"
// RTL Simulation : 3 / 3 [100.00%] @ "555000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 595 ns : File "C:/Users/Yaroslav/AppData/Roaming/Xilinx/Vivado/lab1_2/solution2/sim/verilog/lab1_2.autotb.v" Line 445
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct  8 15:21:32 2019...
