{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750921766775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750921766775 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HighPass_FIR 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"HighPass_FIR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1750921766791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750921766805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750921766805 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de10_lite_adc:adc_inst\|de10_lite_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"de10_lite_adc:adc_inst\|de10_lite_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de10_lite_adc:adc_inst\|de10_lite_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for de10_lite_adc:adc_inst\|de10_lite_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/MAX10_ADC_PLL_altpll.v" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/db/MAX10_ADC_PLL_altpll.v" 46 -1 0 } } { "" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 2609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1750921766841 ""}  } { { "db/MAX10_ADC_PLL_altpll.v" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/db/MAX10_ADC_PLL_altpll.v" 46 -1 0 } } { "" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 2609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1750921766841 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750921766965 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750921766968 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750921767041 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750921767041 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1750921767048 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1750921767048 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1750921767048 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1750921767048 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1750921767048 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1750921767048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1750921767048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750921767050 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1750921767351 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1750921768126 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1750921768126 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1750921768126 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HighPass_FIR.SDC " "Synopsys Design Constraints File file not found: 'HighPass_FIR.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750921768139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750921768139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750921768139 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1750921768140 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_inst\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: de10_lite_adc:adc_inst\|de10_lite_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc_inst\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: de10_lite_adc:adc_inst\|de10_lite_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1750921768151 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1750921768151 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1750921768159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1750921768160 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1750921768160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1750921768484 ""}  } { { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 16669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1750921768484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750921768941 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750921768943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750921768943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750921768946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750921768950 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750921768954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750921768954 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750921768955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750921769081 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1750921769084 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750921769084 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "de10_lite_adc:adc_inst\|de10_lite_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"de10_lite_adc:adc_inst\|de10_lite_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/MAX10_ADC_PLL_altpll.v" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/db/MAX10_ADC_PLL_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/mount/hanz/Data/PKT/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "de10_lite_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } } { "de10_lite_adc/synthesis/submodules/de10_lite_adc_adc_mega_0.v" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/submodules/de10_lite_adc_adc_mega_0.v" 58 0 0 } } { "de10_lite_adc/synthesis/de10_lite_adc.v" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/de10_lite_adc/synthesis/de10_lite_adc.v" 41 0 0 } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 124 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1750921769125 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750921769436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750921769436 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750921769436 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1750921769436 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750921769436 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1750921769444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750921770265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750921770785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750921770814 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750921777612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750921777612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750921778345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750921780175 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750921780175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750921782197 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750921782197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750921782198 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.90 " "Total time spent on timing analysis during the Fitter is 1.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750921782340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750921782365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750921783230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750921783232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750921784313 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750921784982 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1750921785414 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 MAX 10 " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1750921785434 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1750921785434 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently enabled " "Pin ARDUINO_IO\[1\] has a permanently enabled output enable" {  } { { "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mount/hanz/Data/PKT/quartus/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/mount/hanz/Data/PKT/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "HighPass_FIR.vhd" "" { Text "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/mount/hanz/Data/PKT/project/HighPass_FIR/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1750921785435 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1750921785435 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.fit.smsg " "Generated suppressed messages file /mount/hanz/Data/PKT/project/HighPass_FIR/HighPass_FIR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750921785624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1995 " "Peak virtual memory: 1995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750921786197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 26 14:09:46 2025 " "Processing ended: Thu Jun 26 14:09:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750921786197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750921786197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750921786197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750921786197 ""}
