// Seed: 1447922081
module module_0 #(
    parameter id_7 = 32'd24
) (
    input tri1 id_0,
    input tri0 id_1
    , id_3#(
        .id_4(1 * -1'b0), .id_5(1), .id_6(-1'b0), ._id_7(1)
    )
);
  assign id_3 = id_3;
  assign id_6[{1{id_7}} : (1)] = -1;
  always id_3 = id_4;
  always id_4 <= 1 & -1;
  wire id_8;
endmodule
macromodule module_1 #(
    parameter id_4 = 32'd59,
    parameter id_8 = 32'd63
) (
    input uwire id_0,
    input wand id_1,
    output wire id_2,
    input wor id_3,
    output tri _id_4,
    output supply0 id_5,
    input uwire id_6,
    input wor id_7,
    output wor _id_8,
    output uwire id_9,
    input uwire id_10,
    input uwire id_11
);
  assign id_5 = -1;
  logic [1 : !  id_8] id_13;
  ;
  wire id_14;
  logic [id_4 : 1] id_15;
  ;
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
