{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 07:52:03 2015 " "Info: Processing started: Fri Mar 13 07:52:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drum -c drum " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drum -c drum" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Info: Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/fei/testbench.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drum.v(204) " "Warning (10268): Verilog HDL information at drum.v(204): always construct contains both blocking and non-blocking assignments" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 204 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drum.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file drum.v" { { "Info" "ISGN_ENTITY_NAME" "1 drum " "Info: Found entity 1: drum" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 drum_node " "Info: Found entity 2: drum_node" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 105 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_rom " "Info: Found entity 1: sync_rom" {  } { { "sync_rom.v" "" { Text "C:/fei/sync_rom.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/fei/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/fei/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/fei/DDS.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 signed_mult " "Info: Found entity 2: signed_mult" {  } { { "DDS.v" "" { Text "C:/fei/DDS.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 test_node " "Info: Found entity 3: test_node" {  } { { "DDS.v" "" { Text "C:/fei/DDS.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 AV_Config " "Info: Found entity 1: AV_Config" {  } { { "AV_Config.v" "" { Text "C:/fei/AV_Config.v" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL " "Info: Found entity 1: Audio_PLL" {  } { { "Audio_PLL.v" "" { Text "C:/fei/Audio_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_dac_adc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_ADC " "Info: Found entity 1: AUDIO_DAC_ADC" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/fei/AUDIO_DAC_ADC.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../qw77_lab3/projects2/org_node.v " "Warning: Can't analyze file -- file ../qw77_lab3/projects2/org_node.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m9kblock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file m9kblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 m9kblock " "Info: Found entity 1: m9kblock" {  } { { "m9kblock.v" "" { Text "C:/fei/m9kblock.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_inL drum.v(59) " "Warning (10236): Verilog HDL Implicit Net warning at drum.v(59): created implicit net for \"audio_inL\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_inR drum.v(60) " "Warning (10236): Verilog HDL Implicit Net warning at drum.v(60): created implicit net for \"audio_inR\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "drum " "Info: Elaborating entity \"drum\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_out_out drum.v(76) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(76): object \"u_out_out\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK drum.v(25) " "Warning (10665): Bidirectional port \"AUD_DACLRCK\" at drum.v(25) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 25 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Warning: Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/fei/reset_delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "drum.v" "r0" { Text "C:/fei/drum.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(10) " "Warning (10230): Verilog HDL assignment warning at reset_delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/fei/reset_delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_PLL Audio_PLL:p1 " "Info: Elaborating entity \"Audio_PLL\" for hierarchy \"Audio_PLL:p1\"" {  } { { "drum.v" "p1" { Text "C:/fei/drum.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "altpll_component" { Text "C:/fei/Audio_PLL.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "" { Text "C:/fei/Audio_PLL.v" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_PLL:p1\|altpll:altpll_component " "Info: Instantiated megafunction \"Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Info: Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Audio_PLL.v" "" { Text "C:/fei/Audio_PLL.v" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/audio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL_altpll " "Info: Found entity 1: Audio_PLL_altpll" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/fei/db/audio_pll_altpll.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_PLL_altpll Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated " "Info: Elaborating entity \"Audio_PLL_altpll\" for hierarchy \"Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "drum.v" "u3" { Text "C:/fei/drum.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "C:/fei/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "C:/fei/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/fei/I2C_AV_Config.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/fei/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/fei/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/fei/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC_ADC AUDIO_DAC_ADC:u4 " "Info: Elaborating entity \"AUDIO_DAC_ADC\" for hierarchy \"AUDIO_DAC_ADC:u4\"" {  } { { "drum.v" "u4" { Text "C:/fei/drum.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_ADC.v(77) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(77): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/fei/AUDIO_DAC_ADC.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC_ADC.v(105) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(105): truncated value with size 32 to match size of target (9)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/fei/AUDIO_DAC_ADC.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC_ADC.v(113) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(113): truncated value with size 32 to match size of target (8)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/fei/AUDIO_DAC_ADC.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC_ADC.v(121) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(121): truncated value with size 32 to match size of target (7)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/fei/AUDIO_DAC_ADC.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_ADC.v(140) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(140): truncated value with size 32 to match size of target (4)" {  } { { "AUDIO_DAC_ADC.v" "" { Text "C:/fei/AUDIO_DAC_ADC.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[0\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[0\].node\"" {  } { { "drum.v" "d\[0\].node" { Text "C:/fei/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9kblock drum_node:d\[0\].node\|m9kblock:d_n_m9k_1 " "Info: Elaborating entity \"m9kblock\" for hierarchy \"drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\"" {  } { { "drum.v" "d_n_m9k_1" { Text "C:/fei/drum.v" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component\"" {  } { { "m9kblock.v" "altsyncram_component" { Text "C:/fei/m9kblock.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component\"" {  } { { "m9kblock.v" "" { Text "C:/fei/m9kblock.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100 " "Info: Parameter \"numwords_a\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 100 " "Info: Parameter \"numwords_b\" = \"100\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Info: Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Info: Parameter \"width_a\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Info: Parameter \"width_b\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "m9kblock.v" "" { Text "C:/fei/m9kblock.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aph2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aph2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aph2 " "Info: Found entity 1: altsyncram_aph2" {  } { { "db/altsyncram_aph2.tdf" "" { Text "C:/fei/db/altsyncram_aph2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aph2 drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component\|altsyncram_aph2:auto_generated " "Info: Elaborating entity \"altsyncram_aph2\" for hierarchy \"drum_node:d\[0\].node\|m9kblock:d_n_m9k_1\|altsyncram:altsyncram_component\|altsyncram_aph2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[1\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[1\].node\"" {  } { { "drum.v" "d\[1\].node" { Text "C:/fei/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[2\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[2\].node\"" {  } { { "drum.v" "d\[2\].node" { Text "C:/fei/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[3\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[3\].node\"" {  } { { "drum.v" "d\[3\].node" { Text "C:/fei/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[4\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[4\].node\"" {  } { { "drum.v" "d\[4\].node" { Text "C:/fei/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[5\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[5\].node\"" {  } { { "drum.v" "d\[5\].node" { Text "C:/fei/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[6\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[6\].node\"" {  } { { "drum.v" "d\[6\].node" { Text "C:/fei/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[7\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[7\].node\"" {  } { { "drum.v" "d\[7\].node" { Text "C:/fei/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[8\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[8\].node\"" {  } { { "drum.v" "d\[8\].node" { Text "C:/fei/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drum_node drum_node:d\[9\].node " "Info: Elaborating entity \"drum_node\" for hierarchy \"drum_node:d\[9\].node\"" {  } { { "drum.v" "d\[9\].node" { Text "C:/fei/drum.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 drum.v(196) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(196): object \"test1\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 drum.v(197) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(197): object \"test2\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test3 drum.v(198) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(198): object \"test3\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test4 drum.v(199) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(199): object \"test4\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_display drum.v(202) " "Warning (10036): Verilog HDL or VHDL warning at drum.v(202): object \"out_display\" assigned a value but never read" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(176) " "Warning (10230): Verilog HDL assignment warning at drum.v(176): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drum.v(177) " "Warning (10230): Verilog HDL assignment warning at drum.v(177): truncated value with size 32 to match size of target (3)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(221) " "Warning (10230): Verilog HDL assignment warning at drum.v(221): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(222) " "Warning (10230): Verilog HDL assignment warning at drum.v(222): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(223) " "Warning (10230): Verilog HDL assignment warning at drum.v(223): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(224) " "Warning (10230): Verilog HDL assignment warning at drum.v(224): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(235) " "Warning (10230): Verilog HDL assignment warning at drum.v(235): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(236) " "Warning (10230): Verilog HDL assignment warning at drum.v(236): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(237) " "Warning (10230): Verilog HDL assignment warning at drum.v(237): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(238) " "Warning (10230): Verilog HDL assignment warning at drum.v(238): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(242) " "Warning (10764): Verilog HDL warning at drum.v(242): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 242 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(243) " "Warning (10764): Verilog HDL warning at drum.v(243): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 243 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(248) " "Warning (10764): Verilog HDL warning at drum.v(248): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 248 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(249) " "Warning (10764): Verilog HDL warning at drum.v(249): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 249 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(353) " "Warning (10230): Verilog HDL assignment warning at drum.v(353): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(354) " "Warning (10230): Verilog HDL assignment warning at drum.v(354): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(374) " "Warning (10764): Verilog HDL warning at drum.v(374): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 374 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(375) " "Warning (10764): Verilog HDL warning at drum.v(375): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 375 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(376) " "Warning (10764): Verilog HDL warning at drum.v(376): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 376 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(378) " "Warning (10764): Verilog HDL warning at drum.v(378): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 378 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(379) " "Warning (10764): Verilog HDL warning at drum.v(379): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 379 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(380) " "Warning (10764): Verilog HDL warning at drum.v(380): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 380 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "drum.v(381) " "Warning (10764): Verilog HDL warning at drum.v(381): converting signed shift amount to unsigned" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 381 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drum.v(418) " "Warning (10230): Verilog HDL assignment warning at drum.v(418): truncated value with size 32 to match size of target (7)" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "drum.v" "" { Text "C:/fei/drum.v" 23 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "drum.v" "" { Text "C:/fei/drum.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 25 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "C:/fei/I2C_Controller.v" 72 -1 0 } } { "I2C_Controller.v" "" { Text "C:/fei/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "C:/fei/I2C_Controller.v" 68 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Warning: Node \"AUD_ADCLRCK~synth\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Warning: Node \"AUD_BCLK~synth\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Warning: Node \"AUD_DACLRCK~synth\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 52 " "Info: 52 registers lost all their fanouts during netlist optimizations. The first 52 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[9\].node\|state~2 " "Info: Register \"drum_node:d\[9\].node\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[9\].node\|state~3 " "Info: Register \"drum_node:d\[9\].node\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[9\].node\|state~4 " "Info: Register \"drum_node:d\[9\].node\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[9\].node\|state~5 " "Info: Register \"drum_node:d\[9\].node\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[9\].node\|state~6 " "Info: Register \"drum_node:d\[9\].node\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[8\].node\|state~2 " "Info: Register \"drum_node:d\[8\].node\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[8\].node\|state~3 " "Info: Register \"drum_node:d\[8\].node\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[8\].node\|state~4 " "Info: Register \"drum_node:d\[8\].node\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[8\].node\|state~5 " "Info: Register \"drum_node:d\[8\].node\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[8\].node\|state~6 " "Info: Register \"drum_node:d\[8\].node\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[7\].node\|state~2 " "Info: Register \"drum_node:d\[7\].node\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[7\].node\|state~3 " "Info: Register \"drum_node:d\[7\].node\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[7\].node\|state~4 " "Info: Register \"drum_node:d\[7\].node\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[7\].node\|state~5 " "Info: Register \"drum_node:d\[7\].node\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[7\].node\|state~6 " "Info: Register \"drum_node:d\[7\].node\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[6\].node\|state~2 " "Info: Register \"drum_node:d\[6\].node\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[6\].node\|state~3 " "Info: Register \"drum_node:d\[6\].node\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[6\].node\|state~4 " "Info: Register \"drum_node:d\[6\].node\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[6\].node\|state~5 " "Info: Register \"drum_node:d\[6\].node\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[6\].node\|state~6 " "Info: Register \"drum_node:d\[6\].node\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[5\].node\|state~2 " "Info: Register \"drum_node:d\[5\].node\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[5\].node\|state~3 " "Info: Register \"drum_node:d\[5\].node\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[5\].node\|state~4 " "Info: Register \"drum_node:d\[5\].node\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[5\].node\|state~5 " "Info: Register \"drum_node:d\[5\].node\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[5\].node\|state~6 " "Info: Register \"drum_node:d\[5\].node\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[4\].node\|state~2 " "Info: Register \"drum_node:d\[4\].node\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[4\].node\|state~3 " "Info: Register \"drum_node:d\[4\].node\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[4\].node\|state~4 " "Info: Register \"drum_node:d\[4\].node\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[4\].node\|state~5 " "Info: Register \"drum_node:d\[4\].node\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[4\].node\|state~6 " "Info: Register \"drum_node:d\[4\].node\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[3\].node\|state~2 " "Info: Register \"drum_node:d\[3\].node\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[3\].node\|state~3 " "Info: Register \"drum_node:d\[3\].node\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[3\].node\|state~4 " "Info: Register \"drum_node:d\[3\].node\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[3\].node\|state~5 " "Info: Register \"drum_node:d\[3\].node\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[3\].node\|state~6 " "Info: Register \"drum_node:d\[3\].node\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[2\].node\|state~2 " "Info: Register \"drum_node:d\[2\].node\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[2\].node\|state~3 " "Info: Register \"drum_node:d\[2\].node\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[2\].node\|state~4 " "Info: Register \"drum_node:d\[2\].node\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[2\].node\|state~5 " "Info: Register \"drum_node:d\[2\].node\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[2\].node\|state~6 " "Info: Register \"drum_node:d\[2\].node\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[1\].node\|state~2 " "Info: Register \"drum_node:d\[1\].node\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[1\].node\|state~3 " "Info: Register \"drum_node:d\[1\].node\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[1\].node\|state~4 " "Info: Register \"drum_node:d\[1\].node\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[1\].node\|state~5 " "Info: Register \"drum_node:d\[1\].node\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[1\].node\|state~6 " "Info: Register \"drum_node:d\[1\].node\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[0\].node\|state~2 " "Info: Register \"drum_node:d\[0\].node\|state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[0\].node\|state~3 " "Info: Register \"drum_node:d\[0\].node\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[0\].node\|state~4 " "Info: Register \"drum_node:d\[0\].node\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[0\].node\|state~5 " "Info: Register \"drum_node:d\[0\].node\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "drum_node:d\[0\].node\|state~6 " "Info: Register \"drum_node:d\[0\].node\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u3\|mSetup_ST~9 " "Info: Register \"I2C_AV_Config:u3\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u3\|mSetup_ST~10 " "Info: Register \"I2C_AV_Config:u3\|mSetup_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fei/drum.map.smsg " "Info: Generated suppressed messages file C:/fei/drum.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|pll1 " "Info: Adding node \"Audio_PLL:p1\|altpll:altpll_component\|Audio_PLL_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "Warning (15610): No output dependent on input pin \"CLOCK2_50\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "Warning (15610): No output dependent on input pin \"CLOCK3_50\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "drum.v" "" { Text "C:/fei/drum.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6943 " "Info: Implemented 6943 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info: Implemented 4 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6549 " "Info: Implemented 6549 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "360 " "Info: Implemented 360 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 330 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 330 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Info: Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 07:55:46 2015 " "Info: Processing ended: Fri Mar 13 07:55:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:43 " "Info: Elapsed time: 00:03:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:42 " "Info: Total CPU time (on all processors): 00:03:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
