---
format_version: "0.108"
notes: 
    - "Assumes f_clk = 1.6384 MHz (standard = 4.096 MHz)"
    - "WARNING stage should NOT be an array, but a single value. This is wrong. It shouldn't be stage but"
    - "response_stages, and then each response stage should have stage as keyword"
stage:
    -
        description : "ADS1281 delta-sigma converter + SINC filter"
        input_units : { name : "V", description: "Volts"}
        output_units : { name : "counts", description: "Digital Counts"}
        gain : 
            frequency: 0
            value: 858993458.4 #  counts/V
        decimation_factor: 64
        input_sample_rate: 409600
        filter:
            type : "AD_CONVERSION"
            input_full_scale : 5 #  = VREFP - VREFN
            output_full_scale : 4294967292 #  7FFFFFFEh@Vref/2 and 80000001@-Vref/2
    - $ref: "TI_ADS1281_FIR1.stage.yaml#stage"
    - $ref: "TI_ADS1281_FIR2.stage.yaml#stage"
    - $ref: "TI_ADS1281_FIR3_LINEAR.stage.yaml#stage"
    - $ref: "TI_ADS1281_FIR4_LINEAR.stage.yaml#stage"
