// Seed: 1856791083
macromodule module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input supply0 id_5
    , id_9,
    output tri id_6,
    input supply1 id_7
);
  assign id_9 = 1;
  assign module_1.id_4 = 0;
  wire id_10;
  parameter id_11 = 1 - -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd64,
    parameter id_8 = 32'd97
) (
    input wire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input uwire _id_3,
    output supply0 id_4
);
  wire  id_6 [1 : -1];
  logic id_7;
  tri1 _id_8, id_9, id_10, id_11;
  wire id_12;
  wire [id_3 : id_8] id_13;
  logic [1 : -1  *  -1  * $realtime] id_14;
  assign id_9 = id_0 + id_12;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0
  );
  wire [id_8 : 1] id_15;
endmodule
