# Digital system

These files are from the Digital System course. The subject is mainly focused on VHDL. To see the more detailed information on the project, visit the <a href ="gitlab.eurecom.fr">project page</a>
-----------------------------------------------------------

## Task 1

Writing the accumulator code of the given diagram and then simulating it. Also fixing it so that it can easily be compiled without using -2008.
-----------------------------------------------------------

# Task 2

Writing documentation on Conditional Statement in the team of 3. 
-----------------------------------------------------------
