#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 27 00:02:33 2021
# Process ID: 188147
# Current directory: /home/ubuntu/arm-cca/gitlab/fpga/Vitis_HLS_2020.2/svd/solution1/impl/ip
# Command line: vivado -notrace -mode batch -source run_ippack.tcl
# Log file: /home/ubuntu/arm-cca/gitlab/fpga/Vitis_HLS_2020.2/svd/solution1/impl/ip/vivado.log
# Journal file: /home/ubuntu/arm-cca/gitlab/fpga/Vitis_HLS_2020.2/svd/solution1/impl/ip/vivado.jou
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'svd_top1_ap_fadd_1_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'svd_top1_ap_fadd_1_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'svd_top1_ap_fadd_1_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'svd_top1_ap_faddfsub_1_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'svd_top1_ap_faddfsub_1_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'svd_top1_ap_faddfsub_1_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'svd_top1_ap_fdiv_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'svd_top1_ap_fdiv_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'svd_top1_ap_fdiv_4_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'svd_top1_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'svd_top1_ap_fmul_0_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'svd_top1_ap_fmul_0_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'svd_top1_ap_frsqrt_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'svd_top1_ap_frsqrt_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'svd_top1_ap_frsqrt_3_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 27 00:02:46 2021...
