<?xml version="1.0" encoding="iso-8859-2"?>
<source>
   <component>FrameLink Cutter: FSM Valid</component>

   <authors>
      <author login="xpriby12">Bronislav Pribyl</author>
   </authors>

   <!-- <features>
      <item></item>
   </features> -->
   
   <!-- Bugs -->
   <!-- <bugs>
      <item></item>
   </bugs> -->
   
   <!-- What have to be done -->
   <todo>
      <item>Test component in HW.</item>
   </todo>


   <description>
			FSM Valid is a simple FSM whose purpose is to set CUT_VLD signal for one
			cycle when CUT_DATA bus is completely valid. This is done when processing
			each FL frame.
   </description>
   
   <interface>
      <port_map>
                
         <port name="RESET" dir="in" width="1">
            Asynchronous reset.
         </port>
                
         <port name="CLK" dir="in" width="1">
            Clock.
         </port>
         
         
         <port name="SYN_RESET" dir="in" width="1">
            Synchronous reset, usually EOF signal.
         </port>
         
         <port name="CUT_EXTRACTED" dir="in" width="1">
            Extraction of chosen data done. Can be valid in more than one cycle.
         </port>
           
         <port name="CUT_VLD" dir="out" width="1">
            Extracted data valid (one cycle).
         </port>
          
       </port_map>
       </interface>
       
<body>
	 <h1>Schemes</h1>
   <p>
      <obr src="./fig/fsm_valid.dot" mag="1.0">FSM Valid</obr>
   </p>
</body>

</source>
