// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="a0_top,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.634000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=114,HLS_SYN_DSP=4,HLS_SYN_FF=39965,HLS_SYN_LUT=91263}" *)

module a0_top (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wt_i_V_dout,
        wt_i_V_empty_n,
        wt_i_V_read,
        kh_i_V_dout,
        kh_i_V_empty_n,
        kh_i_V_read,
        dmem_i_V_dout,
        dmem_i_V_empty_n,
        dmem_i_V_read,
        dmem_o_V_din,
        dmem_o_V_full_n,
        dmem_o_V_write,
        n_inputs_V,
        n_outputs_V,
        input_words_V,
        output_words_V,
        layer_mode_V,
        dmem_mode_V,
        width_mode_V,
        norm_mode_V
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_pp0_stage0 = 13'd2;
parameter    ap_ST_fsm_state4 = 13'd4;
parameter    ap_ST_fsm_pp1_stage0 = 13'd8;
parameter    ap_ST_fsm_state7 = 13'd16;
parameter    ap_ST_fsm_pp2_stage0 = 13'd32;
parameter    ap_ST_fsm_state10 = 13'd64;
parameter    ap_ST_fsm_state11 = 13'd128;
parameter    ap_ST_fsm_state12 = 13'd256;
parameter    ap_ST_fsm_state13 = 13'd512;
parameter    ap_ST_fsm_state14 = 13'd1024;
parameter    ap_ST_fsm_pp3_stage0 = 13'd2048;
parameter    ap_ST_fsm_state18 = 13'd4096;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] wt_i_V_dout;
input   wt_i_V_empty_n;
output   wt_i_V_read;
input  [63:0] kh_i_V_dout;
input   kh_i_V_empty_n;
output   kh_i_V_read;
input  [63:0] dmem_i_V_dout;
input   dmem_i_V_empty_n;
output   dmem_i_V_read;
output  [63:0] dmem_o_V_din;
input   dmem_o_V_full_n;
output   dmem_o_V_write;
input  [15:0] n_inputs_V;
input  [15:0] n_outputs_V;
input  [15:0] input_words_V;
input  [15:0] output_words_V;
input  [2:0] layer_mode_V;
input  [0:0] dmem_mode_V;
input  [1:0] width_mode_V;
input  [1:0] norm_mode_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wt_i_V_read;
reg kh_i_V_read;
reg dmem_i_V_read;
reg[63:0] dmem_o_V_din;
reg dmem_o_V_write;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] kh_index_V;
reg   [15:0] o_index_V;
reg   [5:0] kh_mem_V_address0;
reg    kh_mem_V_ce0;
reg    kh_mem_V_we0;
wire   [63:0] kh_mem_V_q0;
reg   [11:0] wt_mem_V_0_address0;
reg    wt_mem_V_0_ce0;
reg    wt_mem_V_0_we0;
wire   [63:0] wt_mem_V_0_q0;
reg   [11:0] wt_mem_V_1_address0;
reg    wt_mem_V_1_ce0;
reg    wt_mem_V_1_we0;
wire   [63:0] wt_mem_V_1_q0;
reg   [9:0] dmem_V_0_0_address0;
reg    dmem_V_0_0_ce0;
reg    dmem_V_0_0_we0;
reg   [63:0] dmem_V_0_0_d0;
wire   [63:0] dmem_V_0_0_q0;
reg   [9:0] dmem_V_0_1_address0;
reg    dmem_V_0_1_ce0;
reg    dmem_V_0_1_we0;
reg   [63:0] dmem_V_0_1_d0;
wire   [63:0] dmem_V_0_1_q0;
reg   [9:0] dmem_V_1_0_address0;
reg    dmem_V_1_0_ce0;
reg    dmem_V_1_0_we0;
reg   [63:0] dmem_V_1_0_d0;
wire   [63:0] dmem_V_1_0_q0;
reg   [9:0] dmem_V_1_1_address0;
reg    dmem_V_1_1_ce0;
reg    dmem_V_1_1_we0;
reg   [63:0] dmem_V_1_1_d0;
wire   [63:0] dmem_V_1_1_q0;
reg    wt_i_V_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg    kh_i_V_blk_n;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] tmp_7_reg_1554;
reg    dmem_i_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_1_reg_1477;
reg   [0:0] tmp_4_reg_1486;
reg    dmem_o_V_blk_n;
reg    ap_enable_reg_pp3_iter2;
wire    ap_block_pp3_stage0;
reg   [0:0] brmerge1_reg_1599;
reg   [15:0] p_1_reg_499;
reg   [9:0] p_2_reg_510;
reg   [15:0] p_4_reg_521;
reg   [12:0] p_5_reg_532;
reg   [6:0] p_6_reg_543;
reg   [15:0] p_0590_2_reg_566;
reg   [9:0] p_0586_2_reg_577;
reg   [15:0] p_8_reg_588;
reg   [15:0] reg_699;
wire    ap_CS_fsm_state10;
wire   [0:0] dmem_mode_V_read_read_fu_200_p2;
wire   [1:0] layer_type_V_fu_705_p4;
reg   [1:0] layer_type_V_reg_1449;
wire   [0:0] d_o_idx_V_fu_746_p2;
reg   [0:0] d_o_idx_V_reg_1457;
wire   [15:0] tmp_cast1_fu_760_p1;
reg   [15:0] tmp_cast1_reg_1466;
wire   [4:0] words_per_image_V_fu_768_p2;
reg   [4:0] words_per_image_V_reg_1471;
wire   [0:0] tmp_1_fu_774_p2;
wire   [10:0] tmp_2_cast_fu_780_p1;
reg   [10:0] tmp_2_cast_reg_1481;
wire   [0:0] tmp_4_fu_784_p2;
wire   [0:0] exitcond_fu_790_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op114_read_state3;
reg    ap_predicate_op129_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] i_V_2_fu_795_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [9:0] r_V_10_fu_801_p1;
reg   [9:0] r_V_10_reg_1499;
reg   [14:0] r_V_6_reg_1504;
wire   [0:0] tmp_32_fu_815_p1;
reg   [0:0] tmp_32_reg_1509;
reg   [0:0] tmp_31_reg_1513;
wire   [16:0] r_V_3_fu_854_p2;
reg   [16:0] r_V_3_reg_1517;
wire   [0:0] tmp_29_fu_860_p1;
reg   [0:0] tmp_29_reg_1522;
wire   [15:0] p_s_fu_885_p3;
wire   [9:0] p_s_45_fu_893_p3;
wire   [0:0] tmp_5_fu_922_p2;
wire    ap_block_state5_pp1_stage0_iter0;
reg    ap_block_state6_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [12:0] i_V_fu_928_p2;
reg    ap_enable_reg_pp1_iter0;
reg   [11:0] r_V_reg_1545;
wire   [0:0] tmp_30_fu_944_p1;
reg   [0:0] tmp_30_reg_1550;
wire   [0:0] tmp_7_fu_953_p2;
wire    ap_block_state8_pp2_stage0_iter0;
reg    ap_block_state9_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [6:0] i_V_1_fu_959_p2;
reg   [6:0] i_V_1_reg_1558;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] tmp_16_fu_974_p2;
wire    ap_CS_fsm_state11;
wire    grp_bin_dense_fu_653_ap_done;
reg    ap_predicate_op202_call_state11;
wire    grp_fp_conv_fu_629_ap_done;
reg    ap_block_state11_on_subcall_done;
wire   [9:0] i_V_3_fu_979_p2;
reg   [9:0] i_V_3_reg_1567;
wire   [1:0] off_V_fu_1000_p1;
reg   [1:0] off_V_reg_1577;
wire   [0:0] this_assign_1_fu_1004_p2;
reg   [0:0] this_assign_1_reg_1584;
wire   [19:0] rhs_V_1_cast_fu_1046_p1;
reg   [19:0] rhs_V_1_cast_reg_1589;
wire   [10:0] tmp_31_cast_fu_1050_p1;
reg   [10:0] tmp_31_cast_reg_1594;
wire   [0:0] brmerge1_fu_1078_p2;
wire   [15:0] nc_V_fu_1185_p3;
reg   [15:0] nc_V_reg_1603;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [0:0] exitcond1_fu_1217_p2;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state15_pp3_stage0_iter0;
wire    ap_block_state16_pp3_stage0_iter1;
reg    ap_block_state17_pp3_stage0_iter2;
reg    ap_block_pp3_stage0_11001;
wire   [15:0] i_V_4_fu_1222_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] tmp_37_fu_1253_p1;
reg   [0:0] tmp_37_reg_1622;
wire   [0:0] tmp_36_fu_1275_p1;
reg   [0:0] tmp_36_reg_1649;
wire   [15:0] p_0590_2_49_fu_1300_p3;
wire   [9:0] p_3_fu_1308_p3;
wire   [63:0] newSel8_fu_1346_p3;
reg   [63:0] newSel8_reg_1686;
wire   [63:0] newSel5_fu_1383_p3;
reg   [63:0] newSel5_reg_1691;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_CS_fsm_state4;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
wire    ap_CS_fsm_state7;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state8;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state15;
reg    ap_enable_reg_pp3_iter1;
wire    grp_bin_conv_fu_599_ap_start;
wire    grp_bin_conv_fu_599_ap_done;
wire    grp_bin_conv_fu_599_ap_idle;
wire    grp_bin_conv_fu_599_ap_ready;
wire   [11:0] grp_bin_conv_fu_599_wt_mem_0_V_address0;
wire    grp_bin_conv_fu_599_wt_mem_0_V_ce0;
wire   [11:0] grp_bin_conv_fu_599_wt_mem_1_V_address0;
wire    grp_bin_conv_fu_599_wt_mem_1_V_ce0;
wire   [9:0] grp_bin_conv_fu_599_dmem_0_0_V_address0;
wire    grp_bin_conv_fu_599_dmem_0_0_V_ce0;
wire    grp_bin_conv_fu_599_dmem_0_0_V_we0;
wire   [63:0] grp_bin_conv_fu_599_dmem_0_0_V_d0;
wire   [9:0] grp_bin_conv_fu_599_dmem_0_1_V_address0;
wire    grp_bin_conv_fu_599_dmem_0_1_V_ce0;
wire    grp_bin_conv_fu_599_dmem_0_1_V_we0;
wire   [63:0] grp_bin_conv_fu_599_dmem_0_1_V_d0;
wire   [9:0] grp_bin_conv_fu_599_dmem_1_0_V_address0;
wire    grp_bin_conv_fu_599_dmem_1_0_V_ce0;
wire    grp_bin_conv_fu_599_dmem_1_0_V_we0;
wire   [63:0] grp_bin_conv_fu_599_dmem_1_0_V_d0;
wire   [9:0] grp_bin_conv_fu_599_dmem_1_1_V_address0;
wire    grp_bin_conv_fu_599_dmem_1_1_V_ce0;
wire    grp_bin_conv_fu_599_dmem_1_1_V_we0;
wire   [63:0] grp_bin_conv_fu_599_dmem_1_1_V_d0;
wire    grp_fp_conv_fu_629_ap_start;
wire    grp_fp_conv_fu_629_ap_idle;
wire    grp_fp_conv_fu_629_ap_ready;
wire   [11:0] grp_fp_conv_fu_629_wt_mem_0_V_address0;
wire    grp_fp_conv_fu_629_wt_mem_0_V_ce0;
wire   [11:0] grp_fp_conv_fu_629_wt_mem_1_V_address0;
wire    grp_fp_conv_fu_629_wt_mem_1_V_ce0;
wire   [5:0] grp_fp_conv_fu_629_kh_mem_V_address0;
wire    grp_fp_conv_fu_629_kh_mem_V_ce0;
wire   [9:0] grp_fp_conv_fu_629_dmem_0_0_V_address0;
wire    grp_fp_conv_fu_629_dmem_0_0_V_ce0;
wire    grp_fp_conv_fu_629_dmem_0_0_V_we0;
wire   [63:0] grp_fp_conv_fu_629_dmem_0_0_V_d0;
wire   [9:0] grp_fp_conv_fu_629_dmem_0_1_V_address0;
wire    grp_fp_conv_fu_629_dmem_0_1_V_ce0;
wire    grp_fp_conv_fu_629_dmem_0_1_V_we0;
wire   [63:0] grp_fp_conv_fu_629_dmem_0_1_V_d0;
wire   [9:0] grp_fp_conv_fu_629_dmem_1_0_V_address0;
wire    grp_fp_conv_fu_629_dmem_1_0_V_ce0;
wire    grp_fp_conv_fu_629_dmem_1_0_V_we0;
wire   [63:0] grp_fp_conv_fu_629_dmem_1_0_V_d0;
wire   [9:0] grp_fp_conv_fu_629_dmem_1_1_V_address0;
wire    grp_fp_conv_fu_629_dmem_1_1_V_ce0;
wire    grp_fp_conv_fu_629_dmem_1_1_V_we0;
wire   [63:0] grp_fp_conv_fu_629_dmem_1_1_V_d0;
wire    grp_bin_dense_fu_653_ap_start;
wire    grp_bin_dense_fu_653_ap_idle;
wire    grp_bin_dense_fu_653_ap_ready;
wire   [11:0] grp_bin_dense_fu_653_wt_mem_0_V_address0;
wire    grp_bin_dense_fu_653_wt_mem_0_V_ce0;
wire   [11:0] grp_bin_dense_fu_653_wt_mem_1_V_address0;
wire    grp_bin_dense_fu_653_wt_mem_1_V_ce0;
wire   [5:0] grp_bin_dense_fu_653_kh_mem_V_address0;
wire    grp_bin_dense_fu_653_kh_mem_V_ce0;
wire   [9:0] grp_bin_dense_fu_653_dmem_0_0_V_address0;
wire    grp_bin_dense_fu_653_dmem_0_0_V_ce0;
wire    grp_bin_dense_fu_653_dmem_0_0_V_we0;
wire   [63:0] grp_bin_dense_fu_653_dmem_0_0_V_d0;
wire   [9:0] grp_bin_dense_fu_653_dmem_0_1_V_address0;
wire    grp_bin_dense_fu_653_dmem_0_1_V_ce0;
wire    grp_bin_dense_fu_653_dmem_0_1_V_we0;
wire   [63:0] grp_bin_dense_fu_653_dmem_0_1_V_d0;
wire   [9:0] grp_bin_dense_fu_653_dmem_1_0_V_address0;
wire    grp_bin_dense_fu_653_dmem_1_0_V_ce0;
wire    grp_bin_dense_fu_653_dmem_1_0_V_we0;
wire   [63:0] grp_bin_dense_fu_653_dmem_1_0_V_d0;
wire   [9:0] grp_bin_dense_fu_653_dmem_1_1_V_address0;
wire    grp_bin_dense_fu_653_dmem_1_1_V_ce0;
wire    grp_bin_dense_fu_653_dmem_1_1_V_we0;
wire   [63:0] grp_bin_dense_fu_653_dmem_1_1_V_d0;
wire   [0:0] tmp_27_fu_719_p1;
reg   [0:0] p_9_reg_488;
wire   [0:0] tmp_26_fu_715_p1;
reg   [6:0] p_6_phi_fu_547_p4;
reg   [9:0] p_7_reg_555;
wire    ap_CS_fsm_state14;
reg    ap_reg_grp_bin_conv_fu_599_ap_start;
reg    ap_reg_grp_fp_conv_fu_629_ap_start;
reg    ap_reg_grp_bin_dense_fu_653_ap_start;
wire   [31:0] tmp_10_fu_901_p1;
wire   [31:0] tmp_2_fu_908_p1;
wire   [31:0] tmp_3_fu_915_p1;
wire   [31:0] tmp_9_fu_948_p1;
wire   [31:0] tmp_12_fu_965_p1;
wire   [31:0] tmp_i_fu_995_p1;
wire   [31:0] tmp_24_fu_1246_p1;
wire   [31:0] tmp_23_fu_1267_p1;
reg    ap_block_pp3_stage0_01001;
wire   [15:0] p_Result_s_fu_724_p1;
wire   [15:0] tmp_13_fu_1010_p2;
wire   [15:0] tmp_18_fu_1193_p2;
wire   [15:0] grp_fu_688_p2;
wire   [15:0] tmp_19_fu_1205_p2;
wire   [2:0] tmp_s_fu_752_p3;
wire   [4:0] tmp_cast_fu_764_p1;
wire   [14:0] r_V_s_fu_827_p4;
wire   [15:0] r_V_11_fu_837_p1;
wire   [15:0] r_V_2_fu_841_p2;
wire   [16:0] rhs_V_fu_850_p1;
wire   [16:0] lhs_V_fu_846_p1;
wire   [9:0] img_off_V_fu_864_p2;
wire   [10:0] tmp_28_cast_fu_870_p1;
wire   [0:0] tmp_20_fu_874_p2;
wire   [15:0] img_idx_V_fu_879_p2;
wire   [15:0] tmp_25_cast_fu_970_p1;
wire   [13:0] r_V_8_fu_985_p4;
wire   [2:0] sf_fu_1026_p4;
wire   [0:0] tmp_21_fu_1021_p2;
wire   [4:0] tmp_fu_1035_p1;
wire   [4:0] words_per_out_V_fu_1039_p3;
wire   [0:0] tmp_62_not_fu_1054_p2;
wire   [0:0] brmerge_fu_1059_p2;
wire   [0:0] tmp_35_fu_1065_p3;
wire   [0:0] brmerge_not_fu_1072_p2;
wire   [0:0] tmp_45_i_fu_1084_p2;
wire   [0:0] tmp_46_i_fu_1093_p2;
wire   [0:0] sel_tmp1_fu_1133_p2;
wire   [0:0] sel_tmp6_demorgan_fu_1145_p2;
wire   [0:0] tmp_47_i_fu_1108_p2;
wire   [0:0] sel_tmp6_fu_1151_p2;
wire   [0:0] sel_tmp7_fu_1157_p2;
wire   [15:0] loc_V_2_fu_1113_p4;
wire   [15:0] loc_V_1_fu_1098_p4;
wire   [0:0] sel_tmp2_fu_1139_p2;
wire   [15:0] loc_V_fu_1089_p1;
wire   [15:0] loc_V_3_fu_1123_p4;
wire   [0:0] or_cond_fu_1171_p2;
wire   [15:0] newSel_fu_1163_p3;
wire   [15:0] newSel1_fu_1177_p3;
wire   [14:0] r_V_1_fu_1228_p4;
wire   [19:0] grp_fu_1390_p3;
wire   [14:0] r_V_7_fu_1257_p4;
wire   [9:0] img_off_V_1_fu_1279_p2;
wire   [10:0] tmp_37_cast_fu_1285_p1;
wire   [0:0] tmp_25_fu_1289_p2;
wire   [15:0] img_idx_V_1_fu_1294_p2;
wire   [0:0] sel_tmp4_fu_1316_p2;
wire   [0:0] sel_tmp8_fu_1326_p2;
wire   [0:0] sel_tmp5_fu_1321_p2;
wire   [63:0] newSel6_fu_1330_p3;
wire   [63:0] newSel7_fu_1338_p3;
wire   [0:0] sel_tmp9_fu_1353_p2;
wire   [0:0] sel_tmp3_fu_1363_p2;
wire   [0:0] sel_tmp_fu_1358_p2;
wire   [63:0] newSel3_fu_1367_p3;
wire   [63:0] newSel4_fu_1375_p3;
wire   [14:0] grp_fu_1390_p0;
wire   [4:0] grp_fu_1390_p1;
wire   [9:0] grp_fu_1390_p2;
wire    ap_CS_fsm_state18;
reg   [12:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [19:0] grp_fu_1390_p00;
wire   [19:0] grp_fu_1390_p20;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 kh_index_V = 16'd0;
#0 o_index_V = 16'd0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_reg_grp_bin_conv_fu_599_ap_start = 1'b0;
#0 ap_reg_grp_fp_conv_fu_629_ap_start = 1'b0;
#0 ap_reg_grp_bin_dense_fu_653_ap_start = 1'b0;
end

a0_top_kh_mem_V #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
kh_mem_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(kh_mem_V_address0),
    .ce0(kh_mem_V_ce0),
    .we0(kh_mem_V_we0),
    .d0(kh_i_V_dout),
    .q0(kh_mem_V_q0)
);

a0_top_wt_mem_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2341 ),
    .AddressWidth( 12 ))
wt_mem_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(wt_mem_V_0_address0),
    .ce0(wt_mem_V_0_ce0),
    .we0(wt_mem_V_0_we0),
    .d0(wt_i_V_dout),
    .q0(wt_mem_V_0_q0)
);

a0_top_wt_mem_V_0 #(
    .DataWidth( 64 ),
    .AddressRange( 2341 ),
    .AddressWidth( 12 ))
wt_mem_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(wt_mem_V_1_address0),
    .ce0(wt_mem_V_1_ce0),
    .we0(wt_mem_V_1_we0),
    .d0(wt_i_V_dout),
    .q0(wt_mem_V_1_q0)
);

a0_top_dmem_V_0_0 #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmem_V_0_0_address0),
    .ce0(dmem_V_0_0_ce0),
    .we0(dmem_V_0_0_we0),
    .d0(dmem_V_0_0_d0),
    .q0(dmem_V_0_0_q0)
);

a0_top_dmem_V_0_0 #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmem_V_0_1_address0),
    .ce0(dmem_V_0_1_ce0),
    .we0(dmem_V_0_1_we0),
    .d0(dmem_V_0_1_d0),
    .q0(dmem_V_0_1_q0)
);

a0_top_dmem_V_0_0 #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmem_V_1_0_address0),
    .ce0(dmem_V_1_0_ce0),
    .we0(dmem_V_1_0_we0),
    .d0(dmem_V_1_0_d0),
    .q0(dmem_V_1_0_q0)
);

a0_top_dmem_V_0_0 #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
dmem_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmem_V_1_1_address0),
    .ce0(dmem_V_1_1_ce0),
    .we0(dmem_V_1_1_we0),
    .d0(dmem_V_1_1_d0),
    .q0(dmem_V_1_1_q0)
);

a0_bin_conv grp_bin_conv_fu_599(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bin_conv_fu_599_ap_start),
    .ap_done(grp_bin_conv_fu_599_ap_done),
    .ap_idle(grp_bin_conv_fu_599_ap_idle),
    .ap_ready(grp_bin_conv_fu_599_ap_ready),
    .wt_mem_0_V_address0(grp_bin_conv_fu_599_wt_mem_0_V_address0),
    .wt_mem_0_V_ce0(grp_bin_conv_fu_599_wt_mem_0_V_ce0),
    .wt_mem_0_V_q0(wt_mem_V_0_q0),
    .wt_mem_1_V_address0(grp_bin_conv_fu_599_wt_mem_1_V_address0),
    .wt_mem_1_V_ce0(grp_bin_conv_fu_599_wt_mem_1_V_ce0),
    .wt_mem_1_V_q0(wt_mem_V_1_q0),
    .nc_V(nc_V_reg_1603),
    .dmem_0_0_V_address0(grp_bin_conv_fu_599_dmem_0_0_V_address0),
    .dmem_0_0_V_ce0(grp_bin_conv_fu_599_dmem_0_0_V_ce0),
    .dmem_0_0_V_we0(grp_bin_conv_fu_599_dmem_0_0_V_we0),
    .dmem_0_0_V_d0(grp_bin_conv_fu_599_dmem_0_0_V_d0),
    .dmem_0_0_V_q0(dmem_V_0_0_q0),
    .dmem_0_1_V_address0(grp_bin_conv_fu_599_dmem_0_1_V_address0),
    .dmem_0_1_V_ce0(grp_bin_conv_fu_599_dmem_0_1_V_ce0),
    .dmem_0_1_V_we0(grp_bin_conv_fu_599_dmem_0_1_V_we0),
    .dmem_0_1_V_d0(grp_bin_conv_fu_599_dmem_0_1_V_d0),
    .dmem_0_1_V_q0(dmem_V_0_1_q0),
    .dmem_1_0_V_address0(grp_bin_conv_fu_599_dmem_1_0_V_address0),
    .dmem_1_0_V_ce0(grp_bin_conv_fu_599_dmem_1_0_V_ce0),
    .dmem_1_0_V_we0(grp_bin_conv_fu_599_dmem_1_0_V_we0),
    .dmem_1_0_V_d0(grp_bin_conv_fu_599_dmem_1_0_V_d0),
    .dmem_1_0_V_q0(dmem_V_1_0_q0),
    .dmem_1_1_V_address0(grp_bin_conv_fu_599_dmem_1_1_V_address0),
    .dmem_1_1_V_ce0(grp_bin_conv_fu_599_dmem_1_1_V_ce0),
    .dmem_1_1_V_we0(grp_bin_conv_fu_599_dmem_1_1_V_we0),
    .dmem_1_1_V_d0(grp_bin_conv_fu_599_dmem_1_1_V_d0),
    .dmem_1_1_V_q0(dmem_V_1_1_q0),
    .d_i_idx_V(dmem_mode_V),
    .d_o_idx_V(d_o_idx_V_reg_1457),
    .n_inputs(n_inputs_V),
    .o_index_V(o_index_V),
    .new_batch_V(this_assign_1_reg_1584),
    .width_mode_V(width_mode_V),
    .norm_mode_V(norm_mode_V)
);

a0_fp_conv grp_fp_conv_fu_629(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fp_conv_fu_629_ap_start),
    .ap_done(grp_fp_conv_fu_629_ap_done),
    .ap_idle(grp_fp_conv_fu_629_ap_idle),
    .ap_ready(grp_fp_conv_fu_629_ap_ready),
    .wt_mem_0_V_address0(grp_fp_conv_fu_629_wt_mem_0_V_address0),
    .wt_mem_0_V_ce0(grp_fp_conv_fu_629_wt_mem_0_V_ce0),
    .wt_mem_0_V_q0(wt_mem_V_0_q0),
    .wt_mem_1_V_address0(grp_fp_conv_fu_629_wt_mem_1_V_address0),
    .wt_mem_1_V_ce0(grp_fp_conv_fu_629_wt_mem_1_V_ce0),
    .wt_mem_1_V_q0(wt_mem_V_1_q0),
    .kh_mem_V_address0(grp_fp_conv_fu_629_kh_mem_V_address0),
    .kh_mem_V_ce0(grp_fp_conv_fu_629_kh_mem_V_ce0),
    .kh_mem_V_q0(kh_mem_V_q0),
    .dmem_0_0_V_address0(grp_fp_conv_fu_629_dmem_0_0_V_address0),
    .dmem_0_0_V_ce0(grp_fp_conv_fu_629_dmem_0_0_V_ce0),
    .dmem_0_0_V_we0(grp_fp_conv_fu_629_dmem_0_0_V_we0),
    .dmem_0_0_V_d0(grp_fp_conv_fu_629_dmem_0_0_V_d0),
    .dmem_0_0_V_q0(dmem_V_0_0_q0),
    .dmem_0_1_V_address0(grp_fp_conv_fu_629_dmem_0_1_V_address0),
    .dmem_0_1_V_ce0(grp_fp_conv_fu_629_dmem_0_1_V_ce0),
    .dmem_0_1_V_we0(grp_fp_conv_fu_629_dmem_0_1_V_we0),
    .dmem_0_1_V_d0(grp_fp_conv_fu_629_dmem_0_1_V_d0),
    .dmem_0_1_V_q0(dmem_V_0_1_q0),
    .dmem_1_0_V_address0(grp_fp_conv_fu_629_dmem_1_0_V_address0),
    .dmem_1_0_V_ce0(grp_fp_conv_fu_629_dmem_1_0_V_ce0),
    .dmem_1_0_V_we0(grp_fp_conv_fu_629_dmem_1_0_V_we0),
    .dmem_1_0_V_d0(grp_fp_conv_fu_629_dmem_1_0_V_d0),
    .dmem_1_0_V_q0(dmem_V_1_0_q0),
    .dmem_1_1_V_address0(grp_fp_conv_fu_629_dmem_1_1_V_address0),
    .dmem_1_1_V_ce0(grp_fp_conv_fu_629_dmem_1_1_V_ce0),
    .dmem_1_1_V_we0(grp_fp_conv_fu_629_dmem_1_1_V_we0),
    .dmem_1_1_V_d0(grp_fp_conv_fu_629_dmem_1_1_V_d0),
    .dmem_1_1_V_q0(dmem_V_1_1_q0),
    .d_i_idx_V(dmem_mode_V),
    .d_o_idx_V(d_o_idx_V_reg_1457),
    .kh_index_V(p_9_reg_488),
    .o_index_V(reg_699),
    .N(n_outputs_V)
);

a0_bin_dense grp_bin_dense_fu_653(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_bin_dense_fu_653_ap_start),
    .ap_done(grp_bin_dense_fu_653_ap_done),
    .ap_idle(grp_bin_dense_fu_653_ap_idle),
    .ap_ready(grp_bin_dense_fu_653_ap_ready),
    .wt_mem_0_V_address0(grp_bin_dense_fu_653_wt_mem_0_V_address0),
    .wt_mem_0_V_ce0(grp_bin_dense_fu_653_wt_mem_0_V_ce0),
    .wt_mem_0_V_q0(wt_mem_V_0_q0),
    .wt_mem_1_V_address0(grp_bin_dense_fu_653_wt_mem_1_V_address0),
    .wt_mem_1_V_ce0(grp_bin_dense_fu_653_wt_mem_1_V_ce0),
    .wt_mem_1_V_q0(wt_mem_V_1_q0),
    .kh_mem_V_address0(grp_bin_dense_fu_653_kh_mem_V_address0),
    .kh_mem_V_ce0(grp_bin_dense_fu_653_kh_mem_V_ce0),
    .kh_mem_V_q0(kh_mem_V_q0),
    .dmem_0_0_V_address0(grp_bin_dense_fu_653_dmem_0_0_V_address0),
    .dmem_0_0_V_ce0(grp_bin_dense_fu_653_dmem_0_0_V_ce0),
    .dmem_0_0_V_we0(grp_bin_dense_fu_653_dmem_0_0_V_we0),
    .dmem_0_0_V_d0(grp_bin_dense_fu_653_dmem_0_0_V_d0),
    .dmem_0_0_V_q0(dmem_V_0_0_q0),
    .dmem_0_1_V_address0(grp_bin_dense_fu_653_dmem_0_1_V_address0),
    .dmem_0_1_V_ce0(grp_bin_dense_fu_653_dmem_0_1_V_ce0),
    .dmem_0_1_V_we0(grp_bin_dense_fu_653_dmem_0_1_V_we0),
    .dmem_0_1_V_d0(grp_bin_dense_fu_653_dmem_0_1_V_d0),
    .dmem_0_1_V_q0(dmem_V_0_1_q0),
    .dmem_1_0_V_address0(grp_bin_dense_fu_653_dmem_1_0_V_address0),
    .dmem_1_0_V_ce0(grp_bin_dense_fu_653_dmem_1_0_V_ce0),
    .dmem_1_0_V_we0(grp_bin_dense_fu_653_dmem_1_0_V_we0),
    .dmem_1_0_V_d0(grp_bin_dense_fu_653_dmem_1_0_V_d0),
    .dmem_1_0_V_q0(dmem_V_1_0_q0),
    .dmem_1_1_V_address0(grp_bin_dense_fu_653_dmem_1_1_V_address0),
    .dmem_1_1_V_ce0(grp_bin_dense_fu_653_dmem_1_1_V_ce0),
    .dmem_1_1_V_we0(grp_bin_dense_fu_653_dmem_1_1_V_we0),
    .dmem_1_1_V_d0(grp_bin_dense_fu_653_dmem_1_1_V_d0),
    .dmem_1_1_V_q0(dmem_V_1_1_q0),
    .layer_type_V(layer_type_V_reg_1449),
    .d_i_idx_V(dmem_mode_V),
    .d_o_idx_V(d_o_idx_V_reg_1457),
    .o_index_V(reg_699),
    .n_inputs(n_inputs_V),
    .n_outputs(n_outputs_V)
);

a0_top_mac_muladd_15bgk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
top_mac_muladd_15bgk_U371(
    .din0(grp_fu_1390_p0),
    .din1(grp_fu_1390_p1),
    .din2(grp_fu_1390_p2),
    .dout(grp_fu_1390_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
        end else if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((ap_block_pp1_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state5 ^ 1'b1);
        end else if ((ap_block_pp1_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp2_exit_iter0_state8))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((ap_block_pp2_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp2_exit_iter0_state8))) begin
            ap_enable_reg_pp2_iter1 <= (ap_condition_pp2_exit_iter0_state8 ^ 1'b1);
        end else if ((ap_block_pp2_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp3_exit_iter0_state15))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0) & ((1'd0 == tmp_1_reg_1477) | (1'd1 == tmp_4_reg_1486) | (1'd0 == tmp_16_fu_974_p2)))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp3_stage0_subdone == 1'b0)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state15)) begin
                ap_enable_reg_pp3_iter1 <= (ap_condition_pp3_exit_iter0_state15 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp3_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if (((1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0) & ((1'd0 == tmp_1_reg_1477) | (1'd1 == tmp_4_reg_1486) | (1'd0 == tmp_16_fu_974_p2)))) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_bin_conv_fu_599_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_reg_grp_bin_conv_fu_599_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bin_conv_fu_599_ap_ready)) begin
            ap_reg_grp_bin_conv_fu_599_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_bin_dense_fu_653_ap_start <= 1'b0;
    end else begin
        if (((1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_reg_grp_bin_dense_fu_653_ap_start <= 1'b1;
        end else if ((1'b1 == grp_bin_dense_fu_653_ap_ready)) begin
            ap_reg_grp_bin_dense_fu_653_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_fp_conv_fu_629_ap_start <= 1'b0;
    end else begin
        if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_reg_grp_fp_conv_fu_629_ap_start <= 1'b1;
        end else if ((1'b1 == grp_fp_conv_fu_629_ap_ready)) begin
            ap_reg_grp_fp_conv_fu_629_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (grp_bin_conv_fu_599_ap_done == 1'b1))) begin
        kh_index_V <= tmp_18_fu_1193_p2;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0))) begin
        kh_index_V <= tmp_13_fu_1010_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (1'd1 == tmp_26_fu_715_p1))) begin
        kh_index_V <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (1'd0 == tmp_26_fu_715_p1))) begin
        kh_index_V <= p_Result_s_fu_724_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (grp_bin_conv_fu_599_ap_done == 1'b1))) begin
        o_index_V <= tmp_19_fu_1205_p2;
    end else if ((((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0)) | ((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11) & (ap_block_state11_on_subcall_done == 1'b0)))) begin
        o_index_V <= grp_fu_688_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (1'd1 == tmp_26_fu_715_p1))) begin
        o_index_V <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        p_0586_2_reg_577 <= p_3_fu_1308_p3;
    end else if (((1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0) & ((1'd0 == tmp_1_reg_1477) | (1'd1 == tmp_4_reg_1486) | (1'd0 == tmp_16_fu_974_p2)))) begin
        p_0586_2_reg_577 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        p_0590_2_reg_566 <= p_0590_2_49_fu_1300_p3;
    end else if (((1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0) & ((1'd0 == tmp_1_reg_1477) | (1'd1 == tmp_4_reg_1486) | (1'd0 == tmp_16_fu_974_p2)))) begin
        p_0590_2_reg_566 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_fu_790_p2))) begin
        p_1_reg_499 <= p_s_fu_885_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_1_reg_499 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_fu_790_p2))) begin
        p_2_reg_510 <= p_s_45_fu_893_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_2_reg_510 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_fu_790_p2))) begin
        p_4_reg_521 <= i_V_2_fu_795_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_4_reg_521 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_5_reg_532 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == tmp_5_fu_922_p2))) begin
        p_5_reg_532 <= i_V_fu_928_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_6_reg_543 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (tmp_7_reg_1554 == 1'd0) & (ap_block_pp2_stage0_11001 == 1'b0))) begin
        p_6_reg_543 <= i_V_1_reg_1558;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_reg_1477 == 1'd1) & (1'd0 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state10))) begin
        p_7_reg_555 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (grp_bin_conv_fu_599_ap_done == 1'b1))) begin
        p_7_reg_555 <= i_V_3_reg_1567;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        p_8_reg_588 <= i_V_4_fu_1222_p2;
    end else if (((1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0) & ((1'd0 == tmp_1_reg_1477) | (1'd1 == tmp_4_reg_1486) | (1'd0 == tmp_16_fu_974_p2)))) begin
        p_8_reg_588 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        if ((1'd1 == tmp_26_fu_715_p1)) begin
            p_9_reg_488 <= 1'd0;
        end else if ((1'd0 == tmp_26_fu_715_p1)) begin
            p_9_reg_488 <= tmp_27_fu_719_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0) & ((1'd0 == tmp_1_reg_1477) | (1'd1 == tmp_4_reg_1486) | (1'd0 == tmp_16_fu_974_p2)))) begin
        brmerge1_reg_1599 <= brmerge1_fu_1078_p2;
        rhs_V_1_cast_reg_1589[4 : 0] <= rhs_V_1_cast_fu_1046_p1[4 : 0];
        tmp_31_cast_reg_1594[4 : 0] <= tmp_31_cast_fu_1050_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        d_o_idx_V_reg_1457 <= d_o_idx_V_fu_746_p2;
        layer_type_V_reg_1449 <= {{layer_mode_V[2:1]}};
        tmp_1_reg_1477 <= tmp_1_fu_774_p2;
        tmp_2_cast_reg_1481[4 : 0] <= tmp_2_cast_fu_780_p1[4 : 0];
        tmp_4_reg_1486 <= tmp_4_fu_784_p2;
        tmp_cast1_reg_1466[2 : 1] <= tmp_cast1_fu_760_p1[2 : 1];
        words_per_image_V_reg_1471 <= words_per_image_V_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        i_V_1_reg_1558 <= i_V_1_fu_959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_reg_1477 == 1'd1) & (1'd0 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0))) begin
        i_V_3_reg_1567 <= i_V_3_fu_979_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        nc_V_reg_1603 <= nc_V_fu_1185_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0))) begin
        newSel5_reg_1691 <= newSel5_fu_1383_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0))) begin
        newSel8_reg_1686 <= newSel8_fu_1346_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_reg_1477 == 1'd1) & (1'd0 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0) & (1'd1 == tmp_16_fu_974_p2))) begin
        off_V_reg_1577 <= off_V_fu_1000_p1;
        this_assign_1_reg_1584 <= this_assign_1_fu_1004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond_fu_790_p2))) begin
        r_V_10_reg_1499 <= r_V_10_fu_801_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_reg_1477 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond_fu_790_p2))) begin
        r_V_3_reg_1517 <= r_V_3_fu_854_p2;
        tmp_29_reg_1522 <= tmp_29_fu_860_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond_fu_790_p2))) begin
        r_V_6_reg_1504 <= {{p_4_reg_521[15:1]}};
        tmp_32_reg_1509 <= tmp_32_fu_815_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'd0 == tmp_5_fu_922_p2))) begin
        r_V_reg_1545 <= {{p_5_reg_532[12:1]}};
        tmp_30_reg_1550 <= tmp_30_fu_944_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state10)) | ((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state10)))) begin
        reg_699 <= o_index_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond_fu_790_p2))) begin
        tmp_31_reg_1513 <= p_4_reg_521[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        tmp_36_reg_1649 <= tmp_36_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        tmp_37_reg_1622 <= tmp_37_fu_1253_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0))) begin
        tmp_7_reg_1554 <= tmp_7_fu_953_p2;
    end
end

always @ (*) begin
    if ((1'd1 == exitcond_fu_790_p2)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == tmp_5_fu_922_p2)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == tmp_7_fu_953_p2)) begin
        ap_condition_pp2_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == exitcond1_fu_1217_p2)) begin
        ap_condition_pp3_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp1_iter0) & (1'b0 == ap_enable_reg_pp1_iter1))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp2_iter0) & (1'b0 == ap_enable_reg_pp2_iter1))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp3_iter0) & (1'b0 == ap_enable_reg_pp3_iter1) & (1'b0 == ap_enable_reg_pp3_iter2))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp3_stage0 == 1'b0) & (1'd1 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        dmem_V_0_0_address0 = tmp_23_fu_1267_p1;
    end else if (((ap_block_pp3_stage0 == 1'b0) & (1'd0 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        dmem_V_0_0_address0 = tmp_24_fu_1246_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1_reg_1477 == 1'd1) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_29_reg_1522))) begin
        dmem_V_0_0_address0 = tmp_3_fu_915_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_31_reg_1513))) begin
        dmem_V_0_0_address0 = tmp_2_fu_908_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_32_reg_1509))) begin
        dmem_V_0_0_address0 = tmp_10_fu_901_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_0_0_address0 = grp_bin_dense_fu_653_dmem_0_0_V_address0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_0_0_address0 = grp_fp_conv_fu_629_dmem_0_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_0_0_address0 = grp_bin_conv_fu_599_dmem_0_0_V_address0;
    end else begin
        dmem_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_32_reg_1509)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_31_reg_1513)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_1_reg_1477 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_29_reg_1522)) | ((1'd0 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2)) | ((1'd1 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2)))) begin
        dmem_V_0_0_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_0_0_ce0 = grp_bin_dense_fu_653_dmem_0_0_V_ce0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_0_0_ce0 = grp_fp_conv_fu_629_dmem_0_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_0_0_ce0 = grp_bin_conv_fu_599_dmem_0_0_V_ce0;
    end else begin
        dmem_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_32_reg_1509)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_31_reg_1513)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1_reg_1477 == 1'd1) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_29_reg_1522)))) begin
        dmem_V_0_0_d0 = dmem_i_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_0_0_d0 = grp_bin_dense_fu_653_dmem_0_0_V_d0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_0_0_d0 = grp_fp_conv_fu_629_dmem_0_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_0_0_d0 = grp_bin_conv_fu_599_dmem_0_0_V_d0;
    end else begin
        dmem_V_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_32_reg_1509)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_31_reg_1513)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_1_reg_1477 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd0 == tmp_29_reg_1522)))) begin
        dmem_V_0_0_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_0_0_we0 = grp_bin_dense_fu_653_dmem_0_0_V_we0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_0_0_we0 = grp_fp_conv_fu_629_dmem_0_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_0_0_we0 = grp_bin_conv_fu_599_dmem_0_0_V_we0;
    end else begin
        dmem_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp3_stage0 == 1'b0) & (1'd1 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        dmem_V_0_1_address0 = tmp_23_fu_1267_p1;
    end else if (((ap_block_pp3_stage0 == 1'b0) & (1'd0 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        dmem_V_0_1_address0 = tmp_24_fu_1246_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1_reg_1477 == 1'd1) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_29_reg_1522))) begin
        dmem_V_0_1_address0 = tmp_3_fu_915_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_31_reg_1513))) begin
        dmem_V_0_1_address0 = tmp_2_fu_908_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_32_reg_1509))) begin
        dmem_V_0_1_address0 = tmp_10_fu_901_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_0_1_address0 = grp_bin_dense_fu_653_dmem_0_1_V_address0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_0_1_address0 = grp_fp_conv_fu_629_dmem_0_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_0_1_address0 = grp_bin_conv_fu_599_dmem_0_1_V_address0;
    end else begin
        dmem_V_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2)) | ((1'd1 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_32_reg_1509)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_31_reg_1513)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_1_reg_1477 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_29_reg_1522)))) begin
        dmem_V_0_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_0_1_ce0 = grp_bin_dense_fu_653_dmem_0_1_V_ce0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_0_1_ce0 = grp_fp_conv_fu_629_dmem_0_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_0_1_ce0 = grp_bin_conv_fu_599_dmem_0_1_V_ce0;
    end else begin
        dmem_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_32_reg_1509)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_31_reg_1513)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1_reg_1477 == 1'd1) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_29_reg_1522)))) begin
        dmem_V_0_1_d0 = dmem_i_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_0_1_d0 = grp_bin_dense_fu_653_dmem_0_1_V_d0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_0_1_d0 = grp_fp_conv_fu_629_dmem_0_1_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_0_1_d0 = grp_bin_conv_fu_599_dmem_0_1_V_d0;
    end else begin
        dmem_V_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_32_reg_1509)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_31_reg_1513)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_1_reg_1477 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == dmem_mode_V_read_read_fu_200_p2) & (1'd1 == tmp_29_reg_1522)))) begin
        dmem_V_0_1_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_0_1_we0 = grp_bin_dense_fu_653_dmem_0_1_V_we0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_0_1_we0 = grp_fp_conv_fu_629_dmem_0_1_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_0_1_we0 = grp_bin_conv_fu_599_dmem_0_1_V_we0;
    end else begin
        dmem_V_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp3_stage0 == 1'b0) & (1'd1 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        dmem_V_1_0_address0 = tmp_23_fu_1267_p1;
    end else if (((ap_block_pp3_stage0 == 1'b0) & (1'd0 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        dmem_V_1_0_address0 = tmp_24_fu_1246_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1_reg_1477 == 1'd1) & (1'd0 == tmp_29_reg_1522) & (1'd1 == dmem_mode_V_read_read_fu_200_p2))) begin
        dmem_V_1_0_address0 = tmp_3_fu_915_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (1'd0 == tmp_31_reg_1513) & (1'd1 == dmem_mode_V_read_read_fu_200_p2))) begin
        dmem_V_1_0_address0 = tmp_2_fu_908_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (1'd0 == tmp_32_reg_1509) & (1'd1 == dmem_mode_V_read_read_fu_200_p2))) begin
        dmem_V_1_0_address0 = tmp_10_fu_901_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_1_0_address0 = grp_bin_dense_fu_653_dmem_1_0_V_address0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_1_0_address0 = grp_fp_conv_fu_629_dmem_1_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_1_0_address0 = grp_bin_conv_fu_599_dmem_1_0_V_address0;
    end else begin
        dmem_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2)) | ((1'd1 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_32_reg_1509) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_31_reg_1513) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_1_reg_1477 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_29_reg_1522) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)))) begin
        dmem_V_1_0_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_1_0_ce0 = grp_bin_dense_fu_653_dmem_1_0_V_ce0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_1_0_ce0 = grp_fp_conv_fu_629_dmem_1_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_1_0_ce0 = grp_bin_conv_fu_599_dmem_1_0_V_ce0;
    end else begin
        dmem_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (1'd0 == tmp_32_reg_1509) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (1'd0 == tmp_31_reg_1513) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1_reg_1477 == 1'd1) & (1'd0 == tmp_29_reg_1522) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)))) begin
        dmem_V_1_0_d0 = dmem_i_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_1_0_d0 = grp_bin_dense_fu_653_dmem_1_0_V_d0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_1_0_d0 = grp_fp_conv_fu_629_dmem_1_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_1_0_d0 = grp_bin_conv_fu_599_dmem_1_0_V_d0;
    end else begin
        dmem_V_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_32_reg_1509) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_31_reg_1513) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_1_reg_1477 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_29_reg_1522) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)))) begin
        dmem_V_1_0_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_1_0_we0 = grp_bin_dense_fu_653_dmem_1_0_V_we0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_1_0_we0 = grp_fp_conv_fu_629_dmem_1_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_1_0_we0 = grp_bin_conv_fu_599_dmem_1_0_V_we0;
    end else begin
        dmem_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp3_stage0 == 1'b0) & (1'd1 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        dmem_V_1_1_address0 = tmp_23_fu_1267_p1;
    end else if (((ap_block_pp3_stage0 == 1'b0) & (1'd0 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2))) begin
        dmem_V_1_1_address0 = tmp_24_fu_1246_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1_reg_1477 == 1'd1) & (1'd1 == tmp_29_reg_1522) & (1'd1 == dmem_mode_V_read_read_fu_200_p2))) begin
        dmem_V_1_1_address0 = tmp_3_fu_915_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (1'd1 == tmp_31_reg_1513) & (1'd1 == dmem_mode_V_read_read_fu_200_p2))) begin
        dmem_V_1_1_address0 = tmp_2_fu_908_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (1'd1 == tmp_32_reg_1509) & (1'd1 == dmem_mode_V_read_read_fu_200_p2))) begin
        dmem_V_1_1_address0 = tmp_10_fu_901_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_1_1_address0 = grp_bin_dense_fu_653_dmem_1_1_V_address0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_1_1_address0 = grp_fp_conv_fu_629_dmem_1_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_1_1_address0 = grp_bin_conv_fu_599_dmem_1_1_V_address0;
    end else begin
        dmem_V_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2)) | ((1'd1 == brmerge1_reg_1599) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'd0 == exitcond1_fu_1217_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_32_reg_1509) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_31_reg_1513) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_1_reg_1477 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_29_reg_1522) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)))) begin
        dmem_V_1_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_1_1_ce0 = grp_bin_dense_fu_653_dmem_1_1_V_ce0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_1_1_ce0 = grp_fp_conv_fu_629_dmem_1_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_1_1_ce0 = grp_bin_conv_fu_599_dmem_1_1_V_ce0;
    end else begin
        dmem_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (1'd1 == tmp_32_reg_1509) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (1'd1 == tmp_31_reg_1513) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1_reg_1477 == 1'd1) & (1'd1 == tmp_29_reg_1522) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)))) begin
        dmem_V_1_1_d0 = dmem_i_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_1_1_d0 = grp_bin_dense_fu_653_dmem_1_1_V_d0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_1_1_d0 = grp_fp_conv_fu_629_dmem_1_1_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_1_1_d0 = grp_bin_conv_fu_599_dmem_1_1_V_d0;
    end else begin
        dmem_V_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_32_reg_1509) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_31_reg_1513) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_1_reg_1477 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_29_reg_1522) & (1'd1 == dmem_mode_V_read_read_fu_200_p2)))) begin
        dmem_V_1_1_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        dmem_V_1_1_we0 = grp_bin_dense_fu_653_dmem_1_1_V_we0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        dmem_V_1_1_we0 = grp_fp_conv_fu_629_dmem_1_1_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dmem_V_1_1_we0 = grp_bin_conv_fu_599_dmem_1_1_V_we0;
    end else begin
        dmem_V_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1_reg_1477 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486)))) begin
        dmem_i_V_blk_n = dmem_i_V_empty_n;
    end else begin
        dmem_i_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op114_read_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op129_read_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (tmp_1_reg_1477 == 1'd1) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        dmem_i_V_read = 1'b1;
    end else begin
        dmem_i_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp3_iter2) & (ap_block_pp3_stage0 == 1'b0) & (1'd0 == brmerge1_reg_1599)) | ((1'b1 == ap_enable_reg_pp3_iter2) & (ap_block_pp3_stage0 == 1'b0) & (1'd1 == brmerge1_reg_1599)))) begin
        dmem_o_V_blk_n = dmem_o_V_full_n;
    end else begin
        dmem_o_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter2) & (ap_block_pp3_stage0_01001 == 1'b0))) begin
        if ((1'd1 == brmerge1_reg_1599)) begin
            dmem_o_V_din = newSel5_reg_1691;
        end else if ((1'd0 == brmerge1_reg_1599)) begin
            dmem_o_V_din = newSel8_reg_1686;
        end else begin
            dmem_o_V_din = 'bx;
        end
    end else begin
        dmem_o_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp3_iter2) & (1'd0 == brmerge1_reg_1599) & (ap_block_pp3_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp3_iter2) & (1'd1 == brmerge1_reg_1599) & (ap_block_pp3_stage0_11001 == 1'b0)))) begin
        dmem_o_V_write = 1'b1;
    end else begin
        dmem_o_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (ap_block_pp2_stage0 == 1'b0) & (tmp_7_reg_1554 == 1'd0))) begin
        kh_i_V_blk_n = kh_i_V_empty_n;
    end else begin
        kh_i_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (tmp_7_reg_1554 == 1'd0) & (ap_block_pp2_stage0_11001 == 1'b0))) begin
        kh_i_V_read = 1'b1;
    end else begin
        kh_i_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1477 == 1'd1) & (1'd0 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11) & (1'd1 == tmp_16_fu_974_p2))) begin
        kh_mem_V_address0 = tmp_i_fu_995_p1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (ap_block_pp2_stage0 == 1'b0))) begin
        kh_mem_V_address0 = tmp_12_fu_965_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        kh_mem_V_address0 = grp_bin_dense_fu_653_kh_mem_V_address0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        kh_mem_V_address0 = grp_fp_conv_fu_629_kh_mem_V_address0;
    end else begin
        kh_mem_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_1_reg_1477 == 1'd1) & (1'd0 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0) & (1'd1 == tmp_16_fu_974_p2)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (ap_block_pp2_stage0_11001 == 1'b0)))) begin
        kh_mem_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        kh_mem_V_ce0 = grp_bin_dense_fu_653_kh_mem_V_ce0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        kh_mem_V_ce0 = grp_fp_conv_fu_629_kh_mem_V_ce0;
    end else begin
        kh_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (tmp_7_reg_1554 == 1'd0) & (ap_block_pp2_stage0_11001 == 1'b0))) begin
        kh_mem_V_we0 = 1'b1;
    end else begin
        kh_mem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter1) & (ap_block_pp2_stage0 == 1'b0) & (tmp_7_reg_1554 == 1'd0))) begin
        p_6_phi_fu_547_p4 = i_V_1_reg_1558;
    end else begin
        p_6_phi_fu_547_p4 = p_6_reg_543;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (ap_block_pp1_stage0 == 1'b0))) begin
        wt_i_V_blk_n = wt_i_V_empty_n;
    end else begin
        wt_i_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (ap_block_pp1_stage0_11001 == 1'b0))) begin
        wt_i_V_read = 1'b1;
    end else begin
        wt_i_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (ap_block_pp1_stage0 == 1'b0))) begin
        wt_mem_V_0_address0 = tmp_9_fu_948_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        wt_mem_V_0_address0 = grp_bin_dense_fu_653_wt_mem_0_V_address0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        wt_mem_V_0_address0 = grp_fp_conv_fu_629_wt_mem_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        wt_mem_V_0_address0 = grp_bin_conv_fu_599_wt_mem_0_V_address0;
    end else begin
        wt_mem_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (ap_block_pp1_stage0_11001 == 1'b0))) begin
        wt_mem_V_0_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        wt_mem_V_0_ce0 = grp_bin_dense_fu_653_wt_mem_0_V_ce0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        wt_mem_V_0_ce0 = grp_fp_conv_fu_629_wt_mem_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        wt_mem_V_0_ce0 = grp_bin_conv_fu_599_wt_mem_0_V_ce0;
    end else begin
        wt_mem_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'd0 == tmp_30_reg_1550))) begin
        wt_mem_V_0_we0 = 1'b1;
    end else begin
        wt_mem_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (ap_block_pp1_stage0 == 1'b0))) begin
        wt_mem_V_1_address0 = tmp_9_fu_948_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        wt_mem_V_1_address0 = grp_bin_dense_fu_653_wt_mem_1_V_address0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        wt_mem_V_1_address0 = grp_fp_conv_fu_629_wt_mem_1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        wt_mem_V_1_address0 = grp_bin_conv_fu_599_wt_mem_1_V_address0;
    end else begin
        wt_mem_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (ap_block_pp1_stage0_11001 == 1'b0))) begin
        wt_mem_V_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (1'b1 == ap_predicate_op202_call_state11))) begin
        wt_mem_V_1_ce0 = grp_bin_dense_fu_653_wt_mem_1_V_ce0;
    end else if (((1'd1 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11))) begin
        wt_mem_V_1_ce0 = grp_fp_conv_fu_629_wt_mem_1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        wt_mem_V_1_ce0 = grp_bin_conv_fu_599_wt_mem_1_V_ce0;
    end else begin
        wt_mem_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'd1 == tmp_30_reg_1550))) begin
        wt_mem_V_1_we0 = 1'b1;
    end else begin
        wt_mem_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'd1 == exitcond_fu_790_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'd1 == exitcond_fu_790_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_subdone == 1'b0) & (1'd1 == tmp_5_fu_922_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_subdone == 1'b0) & (1'd1 == tmp_5_fu_922_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0_subdone == 1'b0) & (1'd1 == tmp_7_fu_953_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0_subdone == 1'b0) & (1'd1 == tmp_7_fu_953_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0) & ((1'd0 == tmp_1_reg_1477) | (1'd1 == tmp_4_reg_1486) | (1'd0 == tmp_16_fu_974_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((tmp_1_reg_1477 == 1'd1) & (1'd0 == tmp_4_reg_1486) & (1'b1 == ap_CS_fsm_state11) & (ap_block_state11_on_subcall_done == 1'b0) & (1'd1 == tmp_16_fu_974_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_bin_conv_fu_599_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp3_iter2) & (ap_block_pp3_stage0_subdone == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp3_iter0) & (ap_block_pp3_stage0_subdone == 1'b0) & (1'd1 == exitcond1_fu_1217_p2) & (ap_enable_reg_pp3_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp3_iter2) & (ap_block_pp3_stage0_subdone == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0)) | ((1'b1 == ap_enable_reg_pp3_iter0) & (ap_block_pp3_stage0_subdone == 1'b0) & (1'd1 == exitcond1_fu_1217_p2) & (ap_enable_reg_pp3_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == dmem_i_V_empty_n) & (1'b1 == ap_predicate_op114_read_state3)) | ((1'b0 == dmem_i_V_empty_n) & (1'b1 == ap_predicate_op129_read_state3)) | ((tmp_1_reg_1477 == 1'd1) & (1'b0 == dmem_i_V_empty_n))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == dmem_i_V_empty_n) & (1'b1 == ap_predicate_op114_read_state3)) | ((1'b0 == dmem_i_V_empty_n) & (1'b1 == ap_predicate_op129_read_state3)) | ((tmp_1_reg_1477 == 1'd1) & (1'b0 == dmem_i_V_empty_n))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == wt_i_V_empty_n));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == wt_i_V_empty_n));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((1'b1 == ap_enable_reg_pp2_iter1) & (tmp_7_reg_1554 == 1'd0) & (1'b0 == kh_i_V_empty_n));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((1'b1 == ap_enable_reg_pp2_iter1) & (tmp_7_reg_1554 == 1'd0) & (1'b0 == kh_i_V_empty_n));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((1'b1 == ap_enable_reg_pp3_iter2) & (((1'd0 == brmerge1_reg_1599) & (1'b0 == dmem_o_V_full_n)) | ((1'd1 == brmerge1_reg_1599) & (1'b0 == dmem_o_V_full_n))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((1'b1 == ap_enable_reg_pp3_iter2) & (((1'd0 == brmerge1_reg_1599) & (1'b0 == dmem_o_V_full_n)) | ((1'd1 == brmerge1_reg_1599) & (1'b0 == dmem_o_V_full_n))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((1'b1 == ap_enable_reg_pp3_iter2) & (((1'd0 == brmerge1_reg_1599) & (1'b0 == dmem_o_V_full_n)) | ((1'd1 == brmerge1_reg_1599) & (1'b0 == dmem_o_V_full_n))));
end

always @ (*) begin
    ap_block_state11_on_subcall_done = (((1'b0 == grp_bin_dense_fu_653_ap_done) & (1'b1 == ap_predicate_op202_call_state11)) | ((1'd1 == tmp_4_reg_1486) & (1'b0 == grp_fp_conv_fu_629_ap_done)));
end

assign ap_block_state15_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp3_stage0_iter2 = (((1'd0 == brmerge1_reg_1599) & (1'b0 == dmem_o_V_full_n)) | ((1'd1 == brmerge1_reg_1599) & (1'b0 == dmem_o_V_full_n)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((1'b0 == dmem_i_V_empty_n) & (1'b1 == ap_predicate_op114_read_state3)) | ((1'b0 == dmem_i_V_empty_n) & (1'b1 == ap_predicate_op129_read_state3)) | ((tmp_1_reg_1477 == 1'd1) & (1'b0 == dmem_i_V_empty_n)));
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp1_stage0_iter1 = (1'b0 == wt_i_V_empty_n);
end

assign ap_block_state8_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp2_stage0_iter1 = ((tmp_7_reg_1554 == 1'd0) & (1'b0 == kh_i_V_empty_n));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

always @ (*) begin
    ap_predicate_op114_read_state3 = ((1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486));
end

always @ (*) begin
    ap_predicate_op129_read_state3 = ((1'd0 == tmp_1_reg_1477) & (1'd1 == tmp_4_reg_1486));
end

always @ (*) begin
    ap_predicate_op202_call_state11 = ((1'd0 == tmp_1_reg_1477) & (1'd0 == tmp_4_reg_1486));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign brmerge1_fu_1078_p2 = (tmp_35_fu_1065_p3 | brmerge_not_fu_1072_p2);

assign brmerge_fu_1059_p2 = (tmp_62_not_fu_1054_p2 | tmp_21_fu_1021_p2);

assign brmerge_not_fu_1072_p2 = (brmerge_fu_1059_p2 ^ 1'd1);

assign d_o_idx_V_fu_746_p2 = (dmem_mode_V ^ 1'd1);

assign dmem_mode_V_read_read_fu_200_p2 = dmem_mode_V;

assign exitcond1_fu_1217_p2 = ((p_8_reg_588 == output_words_V) ? 1'b1 : 1'b0);

assign exitcond_fu_790_p2 = ((p_4_reg_521 == input_words_V) ? 1'b1 : 1'b0);

assign grp_bin_conv_fu_599_ap_start = ap_reg_grp_bin_conv_fu_599_ap_start;

assign grp_bin_dense_fu_653_ap_start = ap_reg_grp_bin_dense_fu_653_ap_start;

assign grp_fp_conv_fu_629_ap_start = ap_reg_grp_fp_conv_fu_629_ap_start;

assign grp_fu_1390_p0 = grp_fu_1390_p00;

assign grp_fu_1390_p00 = r_V_1_fu_1228_p4;

assign grp_fu_1390_p1 = rhs_V_1_cast_reg_1589;

assign grp_fu_1390_p2 = grp_fu_1390_p20;

assign grp_fu_1390_p20 = p_0586_2_reg_577;

assign grp_fu_688_p2 = (o_index_V + n_outputs_V);

assign i_V_1_fu_959_p2 = (p_6_phi_fu_547_p4 + 7'd1);

assign i_V_2_fu_795_p2 = (p_4_reg_521 + 16'd1);

assign i_V_3_fu_979_p2 = (p_7_reg_555 + 10'd1);

assign i_V_4_fu_1222_p2 = (p_8_reg_588 + 16'd1);

assign i_V_fu_928_p2 = (p_5_reg_532 + 13'd1);

assign img_idx_V_1_fu_1294_p2 = (p_0590_2_reg_566 + 16'd1);

assign img_idx_V_fu_879_p2 = (p_1_reg_499 + 16'd1);

assign img_off_V_1_fu_1279_p2 = (p_0586_2_reg_577 + 10'd1);

assign img_off_V_fu_864_p2 = (p_2_reg_510 + 10'd1);

assign layer_type_V_fu_705_p4 = {{layer_mode_V[2:1]}};

assign lhs_V_fu_846_p1 = r_V_2_fu_841_p2;

assign loc_V_1_fu_1098_p4 = {{kh_mem_V_q0[31:16]}};

assign loc_V_2_fu_1113_p4 = {{kh_mem_V_q0[47:32]}};

assign loc_V_3_fu_1123_p4 = {{kh_mem_V_q0[63:48]}};

assign loc_V_fu_1089_p1 = kh_mem_V_q0[15:0];

assign nc_V_fu_1185_p3 = ((or_cond_fu_1171_p2[0:0] === 1'b1) ? newSel_fu_1163_p3 : newSel1_fu_1177_p3);

assign newSel1_fu_1177_p3 = ((tmp_45_i_fu_1084_p2[0:0] === 1'b1) ? loc_V_fu_1089_p1 : loc_V_3_fu_1123_p4);

assign newSel3_fu_1367_p3 = ((sel_tmp3_fu_1363_p2[0:0] === 1'b1) ? dmem_V_1_1_q0 : dmem_V_0_1_q0);

assign newSel4_fu_1375_p3 = ((sel_tmp_fu_1358_p2[0:0] === 1'b1) ? dmem_V_0_0_q0 : dmem_V_1_0_q0);

assign newSel5_fu_1383_p3 = ((tmp_36_reg_1649[0:0] === 1'b1) ? newSel3_fu_1367_p3 : newSel4_fu_1375_p3);

assign newSel6_fu_1330_p3 = ((sel_tmp8_fu_1326_p2[0:0] === 1'b1) ? dmem_V_1_1_q0 : dmem_V_0_1_q0);

assign newSel7_fu_1338_p3 = ((sel_tmp5_fu_1321_p2[0:0] === 1'b1) ? dmem_V_0_0_q0 : dmem_V_1_0_q0);

assign newSel8_fu_1346_p3 = ((tmp_37_reg_1622[0:0] === 1'b1) ? newSel6_fu_1330_p3 : newSel7_fu_1338_p3);

assign newSel_fu_1163_p3 = ((sel_tmp7_fu_1157_p2[0:0] === 1'b1) ? loc_V_2_fu_1113_p4 : loc_V_1_fu_1098_p4);

assign off_V_fu_1000_p1 = kh_index_V[1:0];

assign or_cond_fu_1171_p2 = (sel_tmp7_fu_1157_p2 | sel_tmp2_fu_1139_p2);

assign p_0590_2_49_fu_1300_p3 = ((tmp_25_fu_1289_p2[0:0] === 1'b1) ? img_idx_V_1_fu_1294_p2 : p_0590_2_reg_566);

assign p_3_fu_1308_p3 = ((tmp_25_fu_1289_p2[0:0] === 1'b1) ? 10'd0 : img_off_V_1_fu_1279_p2);

assign p_Result_s_fu_724_p1 = tmp_27_fu_719_p1;

assign p_s_45_fu_893_p3 = ((tmp_20_fu_874_p2[0:0] === 1'b1) ? 10'd0 : img_off_V_fu_864_p2);

assign p_s_fu_885_p3 = ((tmp_20_fu_874_p2[0:0] === 1'b1) ? img_idx_V_fu_879_p2 : p_1_reg_499);

assign r_V_10_fu_801_p1 = p_4_reg_521[9:0];

assign r_V_11_fu_837_p1 = r_V_s_fu_827_p4;

assign r_V_1_fu_1228_p4 = {{p_0590_2_reg_566[15:1]}};

assign r_V_2_fu_841_p2 = r_V_11_fu_837_p1 << tmp_cast1_reg_1466;

assign r_V_3_fu_854_p2 = (rhs_V_fu_850_p1 + lhs_V_fu_846_p1);

assign r_V_7_fu_1257_p4 = {{p_8_reg_588[15:1]}};

assign r_V_8_fu_985_p4 = {{kh_index_V[15:2]}};

assign r_V_s_fu_827_p4 = {{p_1_reg_499[15:1]}};

assign rhs_V_1_cast_fu_1046_p1 = words_per_out_V_fu_1039_p3;

assign rhs_V_fu_850_p1 = p_2_reg_510;

assign sel_tmp1_fu_1133_p2 = (tmp_45_i_fu_1084_p2 ^ 1'd1);

assign sel_tmp2_fu_1139_p2 = (tmp_46_i_fu_1093_p2 & sel_tmp1_fu_1133_p2);

assign sel_tmp3_fu_1363_p2 = (tmp_36_reg_1649 & d_o_idx_V_reg_1457);

assign sel_tmp4_fu_1316_p2 = (tmp_37_reg_1622 ^ 1'd1);

assign sel_tmp5_fu_1321_p2 = (dmem_mode_V & sel_tmp4_fu_1316_p2);

assign sel_tmp6_demorgan_fu_1145_p2 = (tmp_45_i_fu_1084_p2 | tmp_46_i_fu_1093_p2);

assign sel_tmp6_fu_1151_p2 = (sel_tmp6_demorgan_fu_1145_p2 ^ 1'd1);

assign sel_tmp7_fu_1157_p2 = (tmp_47_i_fu_1108_p2 & sel_tmp6_fu_1151_p2);

assign sel_tmp8_fu_1326_p2 = (tmp_37_reg_1622 & d_o_idx_V_reg_1457);

assign sel_tmp9_fu_1353_p2 = (tmp_36_reg_1649 ^ 1'd1);

assign sel_tmp_fu_1358_p2 = (dmem_mode_V & sel_tmp9_fu_1353_p2);

assign sf_fu_1026_p4 = {{words_per_image_V_reg_1471[4:2]}};

assign this_assign_1_fu_1004_p2 = ((p_7_reg_555 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_10_fu_901_p1 = r_V_6_reg_1504;

assign tmp_12_fu_965_p1 = p_6_reg_543;

assign tmp_13_fu_1010_p2 = (kh_index_V + n_outputs_V);

assign tmp_16_fu_974_p2 = ((tmp_25_cast_fu_970_p1 < n_outputs_V) ? 1'b1 : 1'b0);

assign tmp_18_fu_1193_p2 = (16'd1 + kh_index_V);

assign tmp_19_fu_1205_p2 = (16'd1 + o_index_V);

assign tmp_1_fu_774_p2 = ((layer_type_V_fu_705_p4 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_20_fu_874_p2 = ((tmp_28_cast_fu_870_p1 == tmp_2_cast_reg_1481) ? 1'b1 : 1'b0);

assign tmp_21_fu_1021_p2 = ((norm_mode_V != 2'd2) ? 1'b1 : 1'b0);

assign tmp_23_fu_1267_p1 = r_V_7_fu_1257_p4;

assign tmp_24_fu_1246_p1 = grp_fu_1390_p3;

assign tmp_25_cast_fu_970_p1 = p_7_reg_555;

assign tmp_25_fu_1289_p2 = ((tmp_37_cast_fu_1285_p1 == tmp_31_cast_reg_1594) ? 1'b1 : 1'b0);

assign tmp_26_fu_715_p1 = layer_mode_V[0:0];

assign tmp_27_fu_719_p1 = kh_index_V[0:0];

assign tmp_28_cast_fu_870_p1 = img_off_V_fu_864_p2;

assign tmp_29_fu_860_p1 = p_1_reg_499[0:0];

assign tmp_2_cast_fu_780_p1 = words_per_image_V_fu_768_p2;

assign tmp_2_fu_908_p1 = r_V_10_reg_1499;

assign tmp_30_fu_944_p1 = p_5_reg_532[0:0];

assign tmp_31_cast_fu_1050_p1 = words_per_out_V_fu_1039_p3;

assign tmp_32_fu_815_p1 = p_4_reg_521[0:0];

assign tmp_35_fu_1065_p3 = layer_mode_V[32'd2];

assign tmp_36_fu_1275_p1 = p_8_reg_588[0:0];

assign tmp_37_cast_fu_1285_p1 = img_off_V_1_fu_1279_p2;

assign tmp_37_fu_1253_p1 = p_0590_2_reg_566[0:0];

assign tmp_3_fu_915_p1 = r_V_3_reg_1517;

assign tmp_45_i_fu_1084_p2 = ((off_V_reg_1577 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_46_i_fu_1093_p2 = ((off_V_reg_1577 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_47_i_fu_1108_p2 = ((off_V_reg_1577 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_4_fu_784_p2 = ((layer_type_V_fu_705_p4 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_922_p2 = ((p_5_reg_532 == 13'd4682) ? 1'b1 : 1'b0);

assign tmp_62_not_fu_1054_p2 = ((width_mode_V != 2'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_953_p2 = ((p_6_phi_fu_547_p4 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_9_fu_948_p1 = r_V_reg_1545;

assign tmp_cast1_fu_760_p1 = tmp_s_fu_752_p3;

assign tmp_cast_fu_764_p1 = tmp_s_fu_752_p3;

assign tmp_fu_1035_p1 = sf_fu_1026_p4;

assign tmp_i_fu_995_p1 = r_V_8_fu_985_p4;

assign tmp_s_fu_752_p3 = {{width_mode_V}, {1'd0}};

assign words_per_image_V_fu_768_p2 = 5'd1 << tmp_cast_fu_764_p1;

assign words_per_out_V_fu_1039_p3 = ((tmp_21_fu_1021_p2[0:0] === 1'b1) ? words_per_image_V_reg_1471 : tmp_fu_1035_p1);

always @ (posedge ap_clk) begin
    tmp_cast1_reg_1466[0] <= 1'b0;
    tmp_cast1_reg_1466[15:3] <= 13'b0000000000000;
    tmp_2_cast_reg_1481[10:5] <= 6'b000000;
    rhs_V_1_cast_reg_1589[19:5] <= 15'b000000000000000;
    tmp_31_cast_reg_1594[10:5] <= 6'b000000;
end

endmodule //a0_top
