
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /data/tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'htsoi' on host 'uwlogin.cern.ch' (Linux_x86_64 version 3.10.0-1160.36.2.el7.x86_64) on Sun Feb 26 15:49:58 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Creating and opening project '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2577-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37622 ; free virtual = 84059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37622 ; free virtual = 84059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::sincos_lut<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'nnet::cos_lut<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:195).
INFO: [XFORM 203-603] Inlining function 'nnet::sincos_lut<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'nnet::sin_lut<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:187).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37482 ; free virtual = 83954
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_math.h:151: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37398 ; free virtual = 83869
INFO: [XFORM 203-102] Partitioning array 'sincos1' in dimension 2 automatically.
INFO: [XFORM 203-131] Reshaping array 'x.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_math.h:186:22) to (firmware/nnet_utils/nnet_math.h:155:43) in function 'nnet::sin_lut<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 52 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_math.h:194:22) to (firmware/nnet_utils/nnet_math.h:196:5) in function 'nnet::cos_lut<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 52 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::cos_lut<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:93:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37253 ; free virtual = 83732
WARNING: [XFORM 203-631] Renaming function 'nnet::sin_lut<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'sin_lut<ap_fixed<14, 6, 5, 3, 0> >' (firmware/nnet_utils/nnet_math.h:93:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::cos_lut<ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'cos_lut<ap_fixed<14, 6, 5, 3, 0> >' (firmware/nnet_utils/nnet_math.h:93:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37177 ; free virtual = 83668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'sin_lut<ap_fixed<14, 6, 5, 3, 0> >' to 'sin_lut_ap_fixed_14_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cos_lut<ap_fixed<14, 6, 5, 3, 0> >' to 'cos_lut_ap_fixed_14_6_5_3_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_lut_ap_fixed_14_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin_lut<ap_fixed<14, 6, 5, 3, 0> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.99 seconds; current allocated memory: 547.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 548.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cos_lut_ap_fixed_14_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cos_lut<ap_fixed<14, 6, 5, 3, 0> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 548.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 549.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 549.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 551.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_lut_ap_fixed_14_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_dcmp_64ns_64ns_1_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_14s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_lut_ap_fixed_14_6_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 553.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cos_lut_ap_fixed_14_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_dcmp_64ns_64ns_1_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_14s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cos_lut_ap_fixed_14_6_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 556.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mul_sub_15s_10s_18s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_14s_10s_22s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_14s_11ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_14s_11ns_17ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_14s_11ns_20ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_14s_12ns_22ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_14s_9ns_22s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_22s_9s_30s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_24s_14s_30ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mulsub_16s_16s_22ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_67s_20s_78_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_11s_11s_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_14s_14s_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_14s_8ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_14s_9s_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15s_7ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 561.360 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 230.47 MHz
INFO: [RTMG 210-279] Implementing memory 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_67s_20s_78_2_1_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:01:57 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37140 ; free virtual = 83649
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h1m54s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu9p-flga2577-2-e"
## variable clock_period
## set clock_period 5
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu9p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2021.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1847318
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.434 ; gain = 0.000 ; free physical = 36494 ; free virtual = 83003
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241' of component 'cos_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1172]
INFO: [Synth 8-638] synthesizing module 'cos_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:26]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1.vhd:106' bound to instance 'sincos1_1_U' of component 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:279]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1.vhd:119]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1.vhd:9' bound to instance 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U' of component 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1.vhd:131]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1.vhd:24]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom' (1#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1' (2#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1.vhd:119]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0.vhd:79' bound to instance 'sincos1_0_U' of component 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:291]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0.vhd:92]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0.vhd:9' bound to instance 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U' of component 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0.vhd:24]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom' (3#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0' (4#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0.vhd:92]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U11' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:303]
INFO: [Synth 8-638] synthesizing module 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'myproject_ap_dcmp_0_no_dsp_64_u' of component 'myproject_ap_dcmp_0_no_dsp_64' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'myproject_dcmp_64ns_64ns_1_2_1' (5#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U12' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:319]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U13' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:335]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U14' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:351]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15ns_14s_29_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_14s_29_1_1.vhd:31' bound to instance 'myproject_mul_mul_15ns_14s_29_1_1_U15' of component 'myproject_mul_mul_15ns_14s_29_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:367]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_15ns_14s_29_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_14s_29_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15ns_14s_29_1_1_DSP48_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_14s_29_1_1.vhd:6' bound to instance 'myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U' of component 'myproject_mul_mul_15ns_14s_29_1_1_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_14s_29_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_15ns_14s_29_1_1_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_14s_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_15ns_14s_29_1_1_DSP48_0' (6#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_14s_29_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_15ns_14s_29_1_1' (7#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_14s_29_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'cos_lut_ap_fixed_14_6_5_3_0_s' (8#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:26]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250' of component 'cos_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1184]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259' of component 'cos_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1196]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268' of component 'cos_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1208]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277' of component 'cos_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1220]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286' of component 'cos_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1232]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295' of component 'cos_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1244]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304' of component 'cos_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1256]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313' of component 'cos_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1268]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322' of component 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1280]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:26]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1.vhd:106' bound to instance 'sincos1_1_U' of component 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:274]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0.vhd:79' bound to instance 'sincos1_0_U' of component 'sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:286]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U1' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:298]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U2' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:314]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U3' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:330]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U4' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:346]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15ns_14s_29_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_14s_29_1_1.vhd:31' bound to instance 'myproject_mul_mul_15ns_14s_29_1_1_U5' of component 'myproject_mul_mul_15ns_14s_29_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_14_6_5_3_0_s' (9#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:26]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331' of component 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1292]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340' of component 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1304]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349' of component 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1316]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358' of component 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1328]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367' of component 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1340]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376' of component 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1352]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385' of component 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1364]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394' of component 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1376]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_14_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_14_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403' of component 'sin_lut_ap_fixed_14_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1388]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 67 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_67s_20s_78_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_67s_20s_78_2_1.vhd:43' bound to instance 'myproject_mul_67s_20s_78_2_1_U17' of component 'myproject_mul_67s_20s_78_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1400]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_67s_20s_78_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_67s_20s_78_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 67 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_67s_20s_78_2_1_MulnS_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_67s_20s_78_2_1.vhd:9' bound to instance 'myproject_mul_67s_20s_78_2_1_MulnS_0_U' of component 'myproject_mul_67s_20s_78_2_1_MulnS_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_67s_20s_78_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_67s_20s_78_2_1_MulnS_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_67s_20s_78_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_67s_20s_78_2_1_MulnS_0' (10#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_67s_20s_78_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_67s_20s_78_2_1' (11#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_67s_20s_78_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_9s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_9s_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_14s_9s_22_1_1_U18' of component 'myproject_mul_mul_14s_9s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1415]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_14s_9s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_9s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_9s_22_1_1_DSP48_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_9s_22_1_1.vhd:6' bound to instance 'myproject_mul_mul_14s_9s_22_1_1_DSP48_1_U' of component 'myproject_mul_mul_14s_9s_22_1_1_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_9s_22_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_14s_9s_22_1_1_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_9s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_14s_9s_22_1_1_DSP48_1' (12#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_9s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_14s_9s_22_1_1' (13#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_9s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_8ns_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_8ns_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_14s_8ns_22_1_1_U19' of component 'myproject_mul_mul_14s_8ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1427]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_14s_8ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_8ns_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_8ns_22_1_1_DSP48_2' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_8ns_22_1_1.vhd:6' bound to instance 'myproject_mul_mul_14s_8ns_22_1_1_DSP48_2_U' of component 'myproject_mul_mul_14s_8ns_22_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_8ns_22_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_14s_8ns_22_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_8ns_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_14s_8ns_22_1_1_DSP48_2' (14#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_8ns_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_14s_8ns_22_1_1' (15#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_8ns_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_11ns_17ns_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_17ns_22_1_1.vhd:38' bound to instance 'myproject_mac_muladd_14s_11ns_17ns_22_1_1_U20' of component 'myproject_mac_muladd_14s_11ns_17ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1439]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_11ns_17ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_17ns_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_17ns_22_1_1.vhd:9' bound to instance 'myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3_U' of component 'myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_17ns_22_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_17ns_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3' (16#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_17ns_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_11ns_17ns_22_1_1' (17#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_17ns_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_11ns_20ns_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_20ns_24_1_1.vhd:38' bound to instance 'myproject_mac_muladd_14s_11ns_20ns_24_1_1_U21' of component 'myproject_mac_muladd_14s_11ns_20ns_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_11ns_20ns_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_20ns_24_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_11ns_20ns_24_1_1_DSP48_4' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_20ns_24_1_1.vhd:9' bound to instance 'myproject_mac_muladd_14s_11ns_20ns_24_1_1_DSP48_4_U' of component 'myproject_mac_muladd_14s_11ns_20ns_24_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_20ns_24_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_11ns_20ns_24_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_20ns_24_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_11ns_20ns_24_1_1_DSP48_4' (18#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_20ns_24_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_11ns_20ns_24_1_1' (19#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_20ns_24_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_11ns_15ns_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_15ns_22_1_1.vhd:38' bound to instance 'myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22' of component 'myproject_mac_muladd_14s_11ns_15ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1467]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_11ns_15ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_15ns_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_15ns_22_1_1.vhd:9' bound to instance 'myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5_U' of component 'myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_15ns_22_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_15ns_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5' (20#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_15ns_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_11ns_15ns_22_1_1' (21#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_11ns_15ns_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_9ns_22s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_9ns_22s_22_1_1.vhd:38' bound to instance 'myproject_mac_muladd_14s_9ns_22s_22_1_1_U23' of component 'myproject_mac_muladd_14s_9ns_22s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_9ns_22s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_9ns_22s_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_9ns_22s_22_1_1.vhd:9' bound to instance 'myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6_U' of component 'myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_9ns_22s_22_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_9ns_22s_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6' (22#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_9ns_22s_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_9ns_22s_22_1_1' (23#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_9ns_22s_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_24s_14s_30ns_30_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_14s_30ns_30_1_1.vhd:38' bound to instance 'myproject_mac_muladd_24s_14s_30ns_30_1_1_U24' of component 'myproject_mac_muladd_24s_14s_30ns_30_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1495]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_24s_14s_30ns_30_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_14s_30ns_30_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_14s_30ns_30_1_1.vhd:9' bound to instance 'myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U' of component 'myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_14s_30ns_30_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_14s_30ns_30_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7' (24#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_14s_30ns_30_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_24s_14s_30ns_30_1_1' (25#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_24s_14s_30ns_30_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_12ns_22ns_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_12ns_22ns_22_1_1.vhd:38' bound to instance 'myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25' of component 'myproject_mac_muladd_14s_12ns_22ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1509]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_12ns_22ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_12ns_22ns_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_12ns_22ns_22_1_1.vhd:9' bound to instance 'myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U' of component 'myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_12ns_22ns_22_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_12ns_22ns_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8' (26#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_12ns_22ns_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_12ns_22ns_22_1_1' (27#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_12ns_22ns_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_16s_16s_22ns_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_16s_16s_22ns_22_1_1.vhd:38' bound to instance 'myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26' of component 'myproject_mac_mulsub_16s_16s_22ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1523]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_16s_16s_22ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_16s_16s_22ns_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_16s_16s_22ns_22_1_1.vhd:9' bound to instance 'myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9_U' of component 'myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_16s_16s_22ns_22_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_16s_16s_22ns_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9' (28#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_16s_16s_22ns_22_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_16s_16s_22ns_22_1_1' (29#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_16s_16s_22ns_22_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1.vhd:43' bound to instance 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27' of component 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1537]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1.vhd:9' bound to instance 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U' of component 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10' (30#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1' (31#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_14s_28_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:31' bound to instance 'myproject_mul_mul_14s_14s_28_1_1_U28' of component 'myproject_mul_mul_14s_14s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1553]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_14s_14s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_14s_28_1_1_DSP48_11' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:6' bound to instance 'myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U' of component 'myproject_mul_mul_14s_14s_28_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_14s_14s_28_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_14s_14s_28_1_1_DSP48_11' (32#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_14s_14s_28_1_1' (33#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_32_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_32_1_1_U29' of component 'myproject_mul_mul_16s_16s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1565]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_32_1_1_DSP48_12' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U' of component 'myproject_mul_mul_16s_16s_32_1_1_DSP48_12' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_32_1_1_DSP48_12' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_32_1_1_DSP48_12' (34#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_32_1_1' (35#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_9s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_9s_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_14s_9s_22_1_1_U30' of component 'myproject_mul_mul_14s_9s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1577]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_11s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_11s_11s_22_1_1_U31' of component 'myproject_mul_mul_11s_11s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_11s_11s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_11s_22_1_1_DSP48_13' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:6' bound to instance 'myproject_mul_mul_11s_11s_22_1_1_DSP48_13_U' of component 'myproject_mul_mul_11s_11s_22_1_1_DSP48_13' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_11s_11s_22_1_1_DSP48_13' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_11s_11s_22_1_1_DSP48_13' (36#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_11s_11s_22_1_1' (37#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1.vhd:43' bound to instance 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32' of component 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1601]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1.vhd:9' bound to instance 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U' of component 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14' (38#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1' (39#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_15s_10s_18s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_15s_10s_18s_24_1_1.vhd:38' bound to instance 'myproject_mac_mul_sub_15s_10s_18s_24_1_1_U33' of component 'myproject_mac_mul_sub_15s_10s_18s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_15s_10s_18s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_15s_10s_18s_24_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_15s_10s_18s_24_1_1_DSP48_15' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_15s_10s_18s_24_1_1.vhd:9' bound to instance 'myproject_mac_mul_sub_15s_10s_18s_24_1_1_DSP48_15_U' of component 'myproject_mac_mul_sub_15s_10s_18s_24_1_1_DSP48_15' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_15s_10s_18s_24_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_15s_10s_18s_24_1_1_DSP48_15' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_15s_10s_18s_24_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_15s_10s_18s_24_1_1_DSP48_15' (40#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_15s_10s_18s_24_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_15s_10s_18s_24_1_1' (41#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_15s_10s_18s_24_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_14s_28_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:31' bound to instance 'myproject_mul_mul_14s_14s_28_1_1_U34' of component 'myproject_mul_mul_14s_14s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1631]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_14s_28_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:31' bound to instance 'myproject_mul_mul_14s_14s_28_1_1_U35' of component 'myproject_mul_mul_14s_14s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1643]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_10s_22s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_10s_22s_24_1_1.vhd:38' bound to instance 'myproject_mac_muladd_14s_10s_22s_24_1_1_U36' of component 'myproject_mac_muladd_14s_10s_22s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_10s_22s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_10s_22s_24_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14s_10s_22s_24_1_1_DSP48_16' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_10s_22s_24_1_1.vhd:9' bound to instance 'myproject_mac_muladd_14s_10s_22s_24_1_1_DSP48_16_U' of component 'myproject_mac_muladd_14s_10s_22s_24_1_1_DSP48_16' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_10s_22s_24_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14s_10s_22s_24_1_1_DSP48_16' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_10s_22s_24_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_10s_22s_24_1_1_DSP48_16' (42#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_10s_22s_24_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14s_10s_22s_24_1_1' (43#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14s_10s_22s_24_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_22s_9s_30s_31_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_9s_30s_31_1_1.vhd:38' bound to instance 'myproject_mac_muladd_22s_9s_30s_31_1_1_U37' of component 'myproject_mac_muladd_22s_9s_30s_31_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_22s_9s_30s_31_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_9s_30s_31_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_22s_9s_30s_31_1_1_DSP48_17' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_9s_30s_31_1_1.vhd:9' bound to instance 'myproject_mac_muladd_22s_9s_30s_31_1_1_DSP48_17_U' of component 'myproject_mac_muladd_22s_9s_30s_31_1_1_DSP48_17' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_9s_30s_31_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_22s_9s_30s_31_1_1_DSP48_17' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_9s_30s_31_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_22s_9s_30s_31_1_1_DSP48_17' (44#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_9s_30s_31_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_22s_9s_30s_31_1_1' (45#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_22s_9s_30s_31_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15s_7ns_21_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15s_7ns_21_1_1.vhd:31' bound to instance 'myproject_mul_mul_15s_7ns_21_1_1_U38' of component 'myproject_mul_mul_15s_7ns_21_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1683]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_15s_7ns_21_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15s_7ns_21_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15s_7ns_21_1_1_DSP48_18' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15s_7ns_21_1_1.vhd:6' bound to instance 'myproject_mul_mul_15s_7ns_21_1_1_DSP48_18_U' of component 'myproject_mul_mul_15s_7ns_21_1_1_DSP48_18' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15s_7ns_21_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_15s_7ns_21_1_1_DSP48_18' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15s_7ns_21_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_15s_7ns_21_1_1_DSP48_18' (46#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15s_7ns_21_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_15s_7ns_21_1_1' (47#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15s_7ns_21_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_11s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_11s_11s_22_1_1_U39' of component 'myproject_mul_mul_11s_11s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1695]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1.vhd:43' bound to instance 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40' of component 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1707]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1.vhd:9' bound to instance 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U' of component 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19' (48#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1' (49#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'myproject' (50#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.434 ; gain = 0.000 ; free physical = 36517 ; free virtual = 83028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2145.434 ; gain = 0.000 ; free physical = 36516 ; free virtual = 83027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu9p-flga2577-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.387 ; gain = 7.953 ; free physical = 36516 ; free virtual = 83027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2153.391 ; gain = 7.957 ; free physical = 36492 ; free virtual = 82977
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   78 Bit       Adders := 1     
	   2 Input   70 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 19    
	   2 Input   62 Bit       Adders := 1     
	   4 Input   62 Bit       Adders := 1     
	   3 Input   46 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 19    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 77    
	   2 Input   30 Bit       Adders := 1     
	   4 Input   30 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 21    
	   2 Input    9 Bit       Adders := 28    
	   2 Input    8 Bit       Adders := 19    
	   2 Input    4 Bit       Adders := 19    
	   2 Input    3 Bit       Adders := 19    
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	              224 Bit    Registers := 1     
	               78 Bit    Registers := 2     
	               70 Bit    Registers := 1     
	               67 Bit    Registers := 1     
	               64 Bit    Registers := 152   
	               62 Bit    Registers := 2     
	               61 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               46 Bit    Registers := 1     
	               32 Bit    Registers := 21    
	               31 Bit    Registers := 20    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               22 Bit    Registers := 5     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 37    
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 76    
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 114   
	                3 Bit    Registers := 57    
	                1 Bit    Registers := 352   
+---Multipliers : 
	              20x67  Multipliers := 1     
	              20x56  Multipliers := 1     
	              20x49  Multipliers := 1     
	              10x61  Multipliers := 1     
	              20x60  Multipliers := 1     
	              10x52  Multipliers := 1     
	              32x32  Multipliers := 1     
	              20x42  Multipliers := 1     
	              10x45  Multipliers := 1     
	              20x31  Multipliers := 1     
	              24x32  Multipliers := 1     
+---ROMs : 
	                    ROMs := 38    
+---Muxes : 
	   2 Input  224 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 19    
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 19    
	   2 Input   10 Bit        Muxes := 28    
	   3 Input   10 Bit        Muxes := 19    
	   2 Input    9 Bit        Muxes := 48    
	   2 Input    6 Bit        Muxes := 76    
	   8 Input    6 Bit        Muxes := 76    
	  32 Input    6 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 286   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP ret_V_29_reg_1754_reg, operation Mode is: (A''*(B:0x2e))'.
DSP Report: register ret_V_35_reg_1634_reg is absorbed into DSP ret_V_29_reg_1754_reg.
DSP Report: register ret_V_35_reg_1634_pp0_iter5_reg_reg is absorbed into DSP ret_V_29_reg_1754_reg.
DSP Report: register ret_V_29_reg_1754_reg is absorbed into DSP ret_V_29_reg_1754_reg.
DSP Report: operator myproject_mul_mul_15s_7ns_21_1_1_U38/myproject_mul_mul_15s_7ns_21_1_1_DSP48_18_U/p_cvt is absorbed into DSP ret_V_29_reg_1754_reg.
DSP Report: Generating DSP myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U/m, operation Mode is: (D'+A'')*(B:0x16).
DSP Report: register p_0_reg_1639_reg is absorbed into DSP myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U/m.
DSP Report: register p_Val2_2_reg_1524_pp0_iter3_reg_reg is absorbed into DSP myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U/m.
DSP Report: register p_Val2_2_reg_1524_pp0_iter4_reg_reg is absorbed into DSP myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U/m.
DSP Report: operator myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U/m is absorbed into DSP myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U/m.
DSP Report: operator myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U/ad is absorbed into DSP myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U/m.
DSP Report: Generating DSP myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/p, operation Mode is: C+((D:0x7fec800)+A'')*B2.
DSP Report: register p_1_reg_1759_reg is absorbed into DSP myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/p.
DSP Report: register ret_V_30_reg_1693_reg is absorbed into DSP myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/p.
DSP Report: register ret_V_30_reg_1693_pp0_iter6_reg_reg is absorbed into DSP myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/p.
DSP Report: operator myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/p is absorbed into DSP myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/p.
DSP Report: operator myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/m is absorbed into DSP myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/p.
DSP Report: operator myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/ad is absorbed into DSP myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/p.
DSP Report: Generating DSP mul_ln1192_1_reg_1563_reg, operation Mode is: (A2*(B:0x3ff4b))'.
DSP Report: register p_Val2_2_reg_1524_reg is absorbed into DSP mul_ln1192_1_reg_1563_reg.
DSP Report: register mul_ln1192_1_reg_1563_reg is absorbed into DSP mul_ln1192_1_reg_1563_reg.
DSP Report: operator myproject_mul_mul_14s_9s_22_1_1_U18/myproject_mul_mul_14s_9s_22_1_1_DSP48_1_U/p_cvt is absorbed into DSP mul_ln1192_1_reg_1563_reg.
DSP Report: Generating DSP myproject_mac_muladd_14s_9ns_22s_22_1_1_U23/myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6_U/p, operation Mode is: PCIN+A''*(B:0xb5).
DSP Report: register p_Val2_3_reg_1535_reg is absorbed into DSP myproject_mac_muladd_14s_9ns_22s_22_1_1_U23/myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6_U/p.
DSP Report: register p_Val2_3_reg_1535_pp0_iter1_reg_reg is absorbed into DSP myproject_mac_muladd_14s_9ns_22s_22_1_1_U23/myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6_U/p.
DSP Report: operator myproject_mac_muladd_14s_9ns_22s_22_1_1_U23/myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6_U/p is absorbed into DSP myproject_mac_muladd_14s_9ns_22s_22_1_1_U23/myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6_U/p.
DSP Report: operator myproject_mac_muladd_14s_9ns_22s_22_1_1_U23/myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6_U/m is absorbed into DSP myproject_mac_muladd_14s_9ns_22s_22_1_1_U23/myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6_U/p.
DSP Report: Generating DSP ret_V_7_reg_1698_reg, operation Mode is: (-C'+A*B2+1-1)'.
DSP Report: register p_4_reg_1650_reg is absorbed into DSP ret_V_7_reg_1698_reg.
DSP Report: register ret_V_7_reg_1698_reg is absorbed into DSP ret_V_7_reg_1698_reg.
DSP Report: register ret_V_7_reg_1698_reg is absorbed into DSP ret_V_7_reg_1698_reg.
DSP Report: operator myproject_mac_mul_sub_15s_10s_18s_24_1_1_U33/myproject_mac_mul_sub_15s_10s_18s_24_1_1_DSP48_15_U/p is absorbed into DSP ret_V_7_reg_1698_reg.
DSP Report: operator myproject_mac_mul_sub_15s_10s_18s_24_1_1_U33/myproject_mac_mul_sub_15s_10s_18s_24_1_1_DSP48_15_U/m is absorbed into DSP ret_V_7_reg_1698_reg.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP mul_ln1192_2_reg_1819_reg, operation Mode is: (A2*B2)'.
DSP Report: register p_8_reg_1774_reg is absorbed into DSP mul_ln1192_2_reg_1819_reg.
DSP Report: register mul_ln1192_2_reg_1819_reg is absorbed into DSP mul_ln1192_2_reg_1819_reg.
DSP Report: register mul_ln1192_2_reg_1819_reg is absorbed into DSP mul_ln1192_2_reg_1819_reg.
DSP Report: operator mul_ln1192_2_fu_1110_p2 is absorbed into DSP mul_ln1192_2_reg_1819_reg.
DSP Report: operator mul_ln1192_2_fu_1110_p2 is absorbed into DSP mul_ln1192_2_reg_1819_reg.
DSP Report: Generating DSP mul_ln1192_2_fu_1110_p2, operation Mode is: A2*B2.
DSP Report: register p_8_reg_1774_reg is absorbed into DSP mul_ln1192_2_fu_1110_p2.
DSP Report: register mul_ln1192_2_fu_1110_p2 is absorbed into DSP mul_ln1192_2_fu_1110_p2.
DSP Report: operator mul_ln1192_2_fu_1110_p2 is absorbed into DSP mul_ln1192_2_fu_1110_p2.
DSP Report: operator mul_ln1192_2_fu_1110_p2 is absorbed into DSP mul_ln1192_2_fu_1110_p2.
DSP Report: Generating DSP mul_ln1192_2_reg_1819_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln1192_2_reg_1819_reg is absorbed into DSP mul_ln1192_2_reg_1819_reg.
DSP Report: register p_8_reg_1774_reg is absorbed into DSP mul_ln1192_2_reg_1819_reg.
DSP Report: register mul_ln1192_2_reg_1819_reg is absorbed into DSP mul_ln1192_2_reg_1819_reg.
DSP Report: operator mul_ln1192_2_fu_1110_p2 is absorbed into DSP mul_ln1192_2_reg_1819_reg.
DSP Report: operator mul_ln1192_2_fu_1110_p2 is absorbed into DSP mul_ln1192_2_reg_1819_reg.
DSP Report: Generating DSP mul_ln1192_3_reg_1859_reg, operation Mode is: (A*B2)'.
DSP Report: register p_9_reg_1824_reg is absorbed into DSP mul_ln1192_3_reg_1859_reg.
DSP Report: register mul_ln1192_3_reg_1859_reg is absorbed into DSP mul_ln1192_3_reg_1859_reg.
DSP Report: operator mul_ln1192_3_fu_1214_p2 is absorbed into DSP mul_ln1192_3_reg_1859_reg.
DSP Report: operator mul_ln1192_3_fu_1214_p2 is absorbed into DSP mul_ln1192_3_reg_1859_reg.
DSP Report: Generating DSP mul_ln1192_3_fu_1214_p2, operation Mode is: A*B2.
DSP Report: register p_9_reg_1824_reg is absorbed into DSP mul_ln1192_3_fu_1214_p2.
DSP Report: operator mul_ln1192_3_fu_1214_p2 is absorbed into DSP mul_ln1192_3_fu_1214_p2.
DSP Report: operator mul_ln1192_3_fu_1214_p2 is absorbed into DSP mul_ln1192_3_fu_1214_p2.
DSP Report: Generating DSP mul_ln1192_3_reg_1859_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register p_9_reg_1824_reg is absorbed into DSP mul_ln1192_3_reg_1859_reg.
DSP Report: register mul_ln1192_3_reg_1859_reg is absorbed into DSP mul_ln1192_3_reg_1859_reg.
DSP Report: operator mul_ln1192_3_fu_1214_p2 is absorbed into DSP mul_ln1192_3_reg_1859_reg.
DSP Report: operator mul_ln1192_3_fu_1214_p2 is absorbed into DSP mul_ln1192_3_reg_1859_reg.
DSP Report: Generating DSP mul_ln1192_4_reg_1884_reg, operation Mode is: (A*B'')'.
DSP Report: register p_3_reg_1666_pp0_iter7_reg_reg is absorbed into DSP mul_ln1192_4_reg_1884_reg.
DSP Report: register p_3_reg_1666_pp0_iter8_reg_reg is absorbed into DSP mul_ln1192_4_reg_1884_reg.
DSP Report: register mul_ln1192_4_reg_1884_reg is absorbed into DSP mul_ln1192_4_reg_1884_reg.
DSP Report: operator mul_ln1192_4_fu_1259_p2 is absorbed into DSP mul_ln1192_4_reg_1884_reg.
DSP Report: operator mul_ln1192_4_fu_1259_p2 is absorbed into DSP mul_ln1192_4_reg_1884_reg.
DSP Report: Generating DSP mul_ln1192_4_fu_1259_p2, operation Mode is: A*BCIN2.
DSP Report: register p_3_reg_1666_pp0_iter8_reg_reg is absorbed into DSP mul_ln1192_4_fu_1259_p2.
DSP Report: operator mul_ln1192_4_fu_1259_p2 is absorbed into DSP mul_ln1192_4_fu_1259_p2.
DSP Report: operator mul_ln1192_4_fu_1259_p2 is absorbed into DSP mul_ln1192_4_fu_1259_p2.
DSP Report: Generating DSP mul_ln1192_4_reg_1884_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register p_3_reg_1666_pp0_iter7_reg_reg is absorbed into DSP mul_ln1192_4_reg_1884_reg.
DSP Report: register p_3_reg_1666_pp0_iter8_reg_reg is absorbed into DSP mul_ln1192_4_reg_1884_reg.
DSP Report: register mul_ln1192_4_reg_1884_reg is absorbed into DSP mul_ln1192_4_reg_1884_reg.
DSP Report: operator mul_ln1192_4_fu_1259_p2 is absorbed into DSP mul_ln1192_4_reg_1884_reg.
DSP Report: operator mul_ln1192_4_fu_1259_p2 is absorbed into DSP mul_ln1192_4_reg_1884_reg.
DSP Report: Generating DSP myproject_mul_mul_14s_14s_28_1_1_U35/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt, operation Mode is: A''*B''.
DSP Report: register p_Val2_3_reg_1535_pp0_iter3_reg_reg is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U35/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt.
DSP Report: register p_Val2_3_reg_1535_pp0_iter4_reg_reg is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U35/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt.
DSP Report: register p_Val2_3_reg_1535_pp0_iter3_reg_reg is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U35/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt.
DSP Report: register p_Val2_3_reg_1535_pp0_iter4_reg_reg is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U35/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt.
DSP Report: operator myproject_mul_mul_14s_14s_28_1_1_U35/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U35/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_14s_14s_28_1_1_U34/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt, operation Mode is: A''*B''.
DSP Report: register p_Val2_2_reg_1524_pp0_iter3_reg_reg is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U34/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt.
DSP Report: register p_Val2_2_reg_1524_pp0_iter4_reg_reg is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U34/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt.
DSP Report: register p_Val2_2_reg_1524_pp0_iter3_reg_reg is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U34/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt.
DSP Report: register p_Val2_2_reg_1524_pp0_iter4_reg_reg is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U34/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt.
DSP Report: operator myproject_mul_mul_14s_14s_28_1_1_U34/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U34/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt.
DSP Report: Generating DSP ret_V_10_reg_1719_reg, operation Mode is: (C'+A''*B)'.
DSP Report: register p_Val2_1_reg_1516_pp0_iter3_reg_reg is absorbed into DSP ret_V_10_reg_1719_reg.
DSP Report: register p_Val2_1_reg_1516_pp0_iter4_reg_reg is absorbed into DSP ret_V_10_reg_1719_reg.
DSP Report: register ret_V_10_reg_1719_reg is absorbed into DSP ret_V_10_reg_1719_reg.
DSP Report: register ret_V_10_reg_1719_reg is absorbed into DSP ret_V_10_reg_1719_reg.
DSP Report: operator myproject_mac_muladd_14s_10s_22s_24_1_1_U36/myproject_mac_muladd_14s_10s_22s_24_1_1_DSP48_16_U/p is absorbed into DSP ret_V_10_reg_1719_reg.
DSP Report: operator myproject_mac_muladd_14s_10s_22s_24_1_1_U36/myproject_mac_muladd_14s_10s_22s_24_1_1_DSP48_16_U/m is absorbed into DSP ret_V_10_reg_1719_reg.
DSP Report: Generating DSP mul_ln700_1_fu_980_p2, operation Mode is: A*B.
DSP Report: operator mul_ln700_1_fu_980_p2 is absorbed into DSP mul_ln700_1_fu_980_p2.
DSP Report: operator mul_ln700_1_fu_980_p2 is absorbed into DSP mul_ln700_1_fu_980_p2.
DSP Report: Generating DSP mul_ln700_1_fu_980_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_ln700_1_fu_980_p2 is absorbed into DSP mul_ln700_1_fu_980_p2.
DSP Report: operator mul_ln700_1_fu_980_p2 is absorbed into DSP mul_ln700_1_fu_980_p2.
DSP Report: Generating DSP r_V_14_reg_1672_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_Val2_7_reg_1546_pp0_iter2_reg_reg is absorbed into DSP r_V_14_reg_1672_reg.
DSP Report: register p_Val2_7_reg_1546_pp0_iter3_reg_reg is absorbed into DSP r_V_14_reg_1672_reg.
DSP Report: register p_Val2_7_reg_1546_pp0_iter2_reg_reg is absorbed into DSP r_V_14_reg_1672_reg.
DSP Report: register p_Val2_7_reg_1546_pp0_iter3_reg_reg is absorbed into DSP r_V_14_reg_1672_reg.
DSP Report: register r_V_14_reg_1672_reg is absorbed into DSP r_V_14_reg_1672_reg.
DSP Report: operator myproject_mul_mul_14s_14s_28_1_1_U28/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt is absorbed into DSP r_V_14_reg_1672_reg.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_32_1_1_U29/myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U/p_cvt, operation Mode is: (D+(A:0x8c))*(D+(A:0x8c)).
DSP Report: operator myproject_mul_mul_16s_16s_32_1_1_U29/myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_32_1_1_U29/myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U/p_cvt.
DSP Report: operator ret_V_12_fu_665_p2 is absorbed into DSP myproject_mul_mul_16s_16s_32_1_1_U29/myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U/p_cvt.
DSP Report: Generating DSP r_V_18_fu_902_p2, operation Mode is: A2*B.
DSP Report: register r_V_18_fu_902_p2 is absorbed into DSP r_V_18_fu_902_p2.
DSP Report: operator r_V_18_fu_902_p2 is absorbed into DSP r_V_18_fu_902_p2.
DSP Report: operator r_V_18_fu_902_p2 is absorbed into DSP r_V_18_fu_902_p2.
DSP Report: Generating DSP r_V_18_reg_1729_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_V_17_reg_1678_reg is absorbed into DSP r_V_18_reg_1729_reg.
DSP Report: register r_V_18_reg_1729_reg is absorbed into DSP r_V_18_reg_1729_reg.
DSP Report: operator r_V_18_fu_902_p2 is absorbed into DSP r_V_18_reg_1729_reg.
DSP Report: operator r_V_18_fu_902_p2 is absorbed into DSP r_V_18_reg_1729_reg.
DSP Report: Generating DSP r_V_18_fu_902_p2, operation Mode is: A*B2.
DSP Report: register r_V_18_fu_902_p2 is absorbed into DSP r_V_18_fu_902_p2.
DSP Report: operator r_V_18_fu_902_p2 is absorbed into DSP r_V_18_fu_902_p2.
DSP Report: operator r_V_18_fu_902_p2 is absorbed into DSP r_V_18_fu_902_p2.
DSP Report: Generating DSP r_V_18_reg_1729_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_V_17_reg_1678_reg is absorbed into DSP r_V_18_reg_1729_reg.
DSP Report: register r_V_18_reg_1729_reg is absorbed into DSP r_V_18_reg_1729_reg.
DSP Report: operator r_V_18_fu_902_p2 is absorbed into DSP r_V_18_reg_1729_reg.
DSP Report: operator r_V_18_fu_902_p2 is absorbed into DSP r_V_18_reg_1729_reg.
DSP Report: Generating DSP mul_ln700_2_fu_1005_p2, operation Mode is: A2*B.
DSP Report: register r_V_19_reg_1734_reg is absorbed into DSP mul_ln700_2_fu_1005_p2.
DSP Report: operator mul_ln700_2_fu_1005_p2 is absorbed into DSP mul_ln700_2_fu_1005_p2.
DSP Report: operator mul_ln700_2_fu_1005_p2 is absorbed into DSP mul_ln700_2_fu_1005_p2.
DSP Report: Generating DSP mul_ln700_2_reg_1784_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_19_reg_1734_reg is absorbed into DSP mul_ln700_2_reg_1784_reg.
DSP Report: register mul_ln700_2_reg_1784_reg is absorbed into DSP mul_ln700_2_reg_1784_reg.
DSP Report: operator mul_ln700_2_fu_1005_p2 is absorbed into DSP mul_ln700_2_reg_1784_reg.
DSP Report: operator mul_ln700_2_fu_1005_p2 is absorbed into DSP mul_ln700_2_reg_1784_reg.
DSP Report: Generating DSP mul_ln700_2_fu_1005_p2, operation Mode is: A2*B.
DSP Report: register r_V_19_reg_1734_reg is absorbed into DSP mul_ln700_2_fu_1005_p2.
DSP Report: operator mul_ln700_2_fu_1005_p2 is absorbed into DSP mul_ln700_2_fu_1005_p2.
DSP Report: operator mul_ln700_2_fu_1005_p2 is absorbed into DSP mul_ln700_2_fu_1005_p2.
DSP Report: Generating DSP mul_ln700_2_reg_1784_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_19_reg_1734_reg is absorbed into DSP mul_ln700_2_reg_1784_reg.
DSP Report: register mul_ln700_2_reg_1784_reg is absorbed into DSP mul_ln700_2_reg_1784_reg.
DSP Report: operator mul_ln700_2_fu_1005_p2 is absorbed into DSP mul_ln700_2_reg_1784_reg.
DSP Report: operator mul_ln700_2_fu_1005_p2 is absorbed into DSP mul_ln700_2_reg_1784_reg.
DSP Report: Generating DSP mul_ln728_reg_1683_reg, operation Mode is: (A''*(B:0x3ff52))'.
DSP Report: register p_Val2_2_reg_1524_pp0_iter2_reg_reg is absorbed into DSP mul_ln728_reg_1683_reg.
DSP Report: register p_Val2_2_reg_1524_pp0_iter3_reg_reg is absorbed into DSP mul_ln728_reg_1683_reg.
DSP Report: register mul_ln728_reg_1683_reg is absorbed into DSP mul_ln728_reg_1683_reg.
DSP Report: operator myproject_mul_mul_14s_9s_22_1_1_U30/myproject_mul_mul_14s_9s_22_1_1_DSP48_1_U/p_cvt is absorbed into DSP mul_ln728_reg_1683_reg.
DSP Report: Generating DSP r_V_20_reg_1688_reg, operation Mode is: ((D'+(A:0x6d))*(D'+(A:0x6d)))'.
DSP Report: register p_Val2_9_reg_1624_reg is absorbed into DSP r_V_20_reg_1688_reg.
DSP Report: register r_V_20_reg_1688_reg is absorbed into DSP r_V_20_reg_1688_reg.
DSP Report: operator myproject_mul_mul_11s_11s_22_1_1_U31/myproject_mul_mul_11s_11s_22_1_1_DSP48_13_U/p_cvt is absorbed into DSP r_V_20_reg_1688_reg.
DSP Report: operator ret_V_17_fu_678_p2 is absorbed into DSP r_V_20_reg_1688_reg.
DSP Report: Generating DSP ret_V_39_reg_1739_reg, operation Mode is: C+A*(B:0x3ff52).
DSP Report: register ret_V_39_reg_1739_reg is absorbed into DSP ret_V_39_reg_1739_reg.
DSP Report: operator myproject_mac_muladd_22s_9s_30s_31_1_1_U37/myproject_mac_muladd_22s_9s_30s_31_1_1_DSP48_17_U/p is absorbed into DSP ret_V_39_reg_1739_reg.
DSP Report: operator myproject_mac_muladd_22s_9s_30s_31_1_1_U37/myproject_mac_muladd_22s_9s_30s_31_1_1_DSP48_17_U/m is absorbed into DSP ret_V_39_reg_1739_reg.
DSP Report: Generating DSP r_V_21_fu_1023_p2, operation Mode is: A2*B.
DSP Report: register r_V_34_reg_1708_reg is absorbed into DSP r_V_21_fu_1023_p2.
DSP Report: operator r_V_21_fu_1023_p2 is absorbed into DSP r_V_21_fu_1023_p2.
DSP Report: operator r_V_21_fu_1023_p2 is absorbed into DSP r_V_21_fu_1023_p2.
DSP Report: Generating DSP r_V_21_reg_1789_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_34_reg_1708_reg is absorbed into DSP r_V_21_reg_1789_reg.
DSP Report: register r_V_21_reg_1789_reg is absorbed into DSP r_V_21_reg_1789_reg.
DSP Report: operator r_V_21_fu_1023_p2 is absorbed into DSP r_V_21_reg_1789_reg.
DSP Report: operator r_V_21_fu_1023_p2 is absorbed into DSP r_V_21_reg_1789_reg.
DSP Report: Generating DSP mul_ln1192_6_reg_1834_reg, operation Mode is: (A2*B)'.
DSP Report: register r_V_22_reg_1794_reg is absorbed into DSP mul_ln1192_6_reg_1834_reg.
DSP Report: register mul_ln1192_6_reg_1834_reg is absorbed into DSP mul_ln1192_6_reg_1834_reg.
DSP Report: operator mul_ln1192_6_fu_1162_p2 is absorbed into DSP mul_ln1192_6_reg_1834_reg.
DSP Report: operator mul_ln1192_6_fu_1162_p2 is absorbed into DSP mul_ln1192_6_reg_1834_reg.
DSP Report: Generating DSP mul_ln1192_6_fu_1162_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1192_6_fu_1162_p2 is absorbed into DSP mul_ln1192_6_fu_1162_p2.
DSP Report: register r_V_22_reg_1794_reg is absorbed into DSP mul_ln1192_6_fu_1162_p2.
DSP Report: operator mul_ln1192_6_fu_1162_p2 is absorbed into DSP mul_ln1192_6_fu_1162_p2.
DSP Report: operator mul_ln1192_6_fu_1162_p2 is absorbed into DSP mul_ln1192_6_fu_1162_p2.
DSP Report: Generating DSP mul_ln1192_6_reg_1834_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_22_reg_1794_reg is absorbed into DSP mul_ln1192_6_reg_1834_reg.
DSP Report: register mul_ln1192_6_reg_1834_reg is absorbed into DSP mul_ln1192_6_reg_1834_reg.
DSP Report: operator mul_ln1192_6_fu_1162_p2 is absorbed into DSP mul_ln1192_6_reg_1834_reg.
DSP Report: operator mul_ln1192_6_fu_1162_p2 is absorbed into DSP mul_ln1192_6_reg_1834_reg.
DSP Report: Generating DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register r_V_23_reg_1839_reg is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product.
DSP Report: operator myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product.
DSP Report: operator myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product.
DSP Report: Generating DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_23_reg_1839_reg is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register r_V_23_reg_1839_reg is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product.
DSP Report: operator myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product.
DSP Report: operator myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product.
DSP Report: Generating DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_23_reg_1839_reg is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_67s_20s_78_2_1_U17/myproject_mul_67s_20s_78_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP r_V_24_reg_1804_reg, operation Mode is: (((D:0x79)+A'')*((D:0x79)+A''))'.
DSP Report: register p_Val2_4_reg_1660_reg is absorbed into DSP r_V_24_reg_1804_reg.
DSP Report: register p_Val2_4_reg_1660_pp0_iter5_reg_reg is absorbed into DSP r_V_24_reg_1804_reg.
DSP Report: register r_V_24_reg_1804_reg is absorbed into DSP r_V_24_reg_1804_reg.
DSP Report: operator myproject_mul_mul_11s_11s_22_1_1_U39/myproject_mul_mul_11s_11s_22_1_1_DSP48_13_U/p_cvt is absorbed into DSP r_V_24_reg_1804_reg.
DSP Report: operator ret_V_24_fu_1041_p2 is absorbed into DSP r_V_24_reg_1804_reg.
DSP Report: Generating DSP r_V_26_fu_1193_p2, operation Mode is: A*B.
DSP Report: operator r_V_26_fu_1193_p2 is absorbed into DSP r_V_26_fu_1193_p2.
DSP Report: operator r_V_26_fu_1193_p2 is absorbed into DSP r_V_26_fu_1193_p2.
DSP Report: Generating DSP mul_ln1192_9_reg_1874_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_ln1192_9_reg_1874_reg is absorbed into DSP mul_ln1192_9_reg_1874_reg.
DSP Report: register r_V_27_reg_1849_reg is absorbed into DSP mul_ln1192_9_reg_1874_reg.
DSP Report: register mul_ln1192_9_reg_1874_reg is absorbed into DSP mul_ln1192_9_reg_1874_reg.
DSP Report: operator mul_ln1192_9_fu_1238_p2 is absorbed into DSP mul_ln1192_9_reg_1874_reg.
DSP Report: operator mul_ln1192_9_fu_1238_p2 is absorbed into DSP mul_ln1192_9_reg_1874_reg.
DSP Report: Generating DSP mul_ln1192_9_fu_1238_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1192_9_fu_1238_p2 is absorbed into DSP mul_ln1192_9_fu_1238_p2.
DSP Report: register r_V_27_reg_1849_reg is absorbed into DSP mul_ln1192_9_fu_1238_p2.
DSP Report: operator mul_ln1192_9_fu_1238_p2 is absorbed into DSP mul_ln1192_9_fu_1238_p2.
DSP Report: operator mul_ln1192_9_fu_1238_p2 is absorbed into DSP mul_ln1192_9_fu_1238_p2.
DSP Report: Generating DSP mul_ln1192_9_reg_1874_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln1192_9_reg_1874_reg is absorbed into DSP mul_ln1192_9_reg_1874_reg.
DSP Report: register r_V_27_reg_1849_reg is absorbed into DSP mul_ln1192_9_reg_1874_reg.
DSP Report: register mul_ln1192_9_reg_1874_reg is absorbed into DSP mul_ln1192_9_reg_1874_reg.
DSP Report: operator mul_ln1192_9_fu_1238_p2 is absorbed into DSP mul_ln1192_9_reg_1874_reg.
DSP Report: operator mul_ln1192_9_fu_1238_p2 is absorbed into DSP mul_ln1192_9_reg_1874_reg.
DSP Report: Generating DSP mul_ln1192_11_fu_1271_p2, operation Mode is: A2*B.
DSP Report: register r_V_28_reg_1879_reg is absorbed into DSP mul_ln1192_11_fu_1271_p2.
DSP Report: operator mul_ln1192_11_fu_1271_p2 is absorbed into DSP mul_ln1192_11_fu_1271_p2.
DSP Report: operator mul_ln1192_11_fu_1271_p2 is absorbed into DSP mul_ln1192_11_fu_1271_p2.
DSP Report: Generating DSP mul_ln1192_11_fu_1271_p2, operation Mode is: A2*B.
DSP Report: register r_V_28_reg_1879_reg is absorbed into DSP mul_ln1192_11_fu_1271_p2.
DSP Report: operator mul_ln1192_11_fu_1271_p2 is absorbed into DSP mul_ln1192_11_fu_1271_p2.
DSP Report: operator mul_ln1192_11_fu_1271_p2 is absorbed into DSP mul_ln1192_11_fu_1271_p2.
DSP Report: Generating DSP mul_ln1192_11_reg_1894_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_28_reg_1879_reg is absorbed into DSP mul_ln1192_11_reg_1894_reg.
DSP Report: register mul_ln1192_11_reg_1894_reg is absorbed into DSP mul_ln1192_11_reg_1894_reg.
DSP Report: operator mul_ln1192_11_fu_1271_p2 is absorbed into DSP mul_ln1192_11_reg_1894_reg.
DSP Report: operator mul_ln1192_11_fu_1271_p2 is absorbed into DSP mul_ln1192_11_reg_1894_reg.
DSP Report: Generating DSP ret_V_21_reg_1578_reg, operation Mode is: (C:0x46b00)+A2*(B:0x25c).
DSP Report: register p_Val2_10_reg_1505_reg is absorbed into DSP ret_V_21_reg_1578_reg.
DSP Report: register ret_V_21_reg_1578_reg is absorbed into DSP ret_V_21_reg_1578_reg.
DSP Report: operator myproject_mac_muladd_14s_11ns_20ns_24_1_1_U21/myproject_mac_muladd_14s_11ns_20ns_24_1_1_DSP48_4_U/p is absorbed into DSP ret_V_21_reg_1578_reg.
DSP Report: operator myproject_mac_muladd_14s_11ns_20ns_24_1_1_U21/myproject_mac_muladd_14s_11ns_20ns_24_1_1_DSP48_4_U/m is absorbed into DSP ret_V_21_reg_1578_reg.
DSP Report: Generating DSP myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/p, operation Mode is: C'+A*B''.
DSP Report: register p_Val2_10_reg_1505_reg is absorbed into DSP myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/p.
DSP Report: register p_Val2_10_reg_1505_pp0_iter1_reg_reg is absorbed into DSP myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/p.
DSP Report: register myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/p is absorbed into DSP myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/p.
DSP Report: operator myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/p is absorbed into DSP myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/p.
DSP Report: operator myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/m is absorbed into DSP myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/p, operation Mode is: C'+A''*(B:0x4e3).
DSP Report: register p_Val2_10_reg_1505_reg is absorbed into DSP myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/p.
DSP Report: register myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/p is absorbed into DSP myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/p.
DSP Report: register p_Val2_10_reg_1505_pp0_iter1_reg_reg is absorbed into DSP myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/p.
DSP Report: operator myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/p is absorbed into DSP myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/p.
DSP Report: operator myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/m is absorbed into DSP myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/p.
DSP Report: Generating DSP trunc_ln708_2_reg_1568_reg, operation Mode is: (A2*(B:0x62))'.
DSP Report: register p_Val2_2_reg_1524_reg is absorbed into DSP trunc_ln708_2_reg_1568_reg.
DSP Report: register trunc_ln708_2_reg_1568_reg is absorbed into DSP trunc_ln708_2_reg_1568_reg.
DSP Report: operator myproject_mul_mul_14s_8ns_22_1_1_U19/myproject_mul_mul_14s_8ns_22_1_1_DSP48_2_U/p_cvt is absorbed into DSP trunc_ln708_2_reg_1568_reg.
DSP Report: Generating DSP myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/p, operation Mode is: (C:0x6200)+(D'+A'')*(B:0x71).
DSP Report: register p_Val2_7_reg_1546_pp0_iter2_reg_reg is absorbed into DSP myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/p.
DSP Report: register p_Val2_2_reg_1524_pp0_iter1_reg_reg is absorbed into DSP myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/p.
DSP Report: register p_Val2_2_reg_1524_pp0_iter2_reg_reg is absorbed into DSP myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/p.
DSP Report: operator myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/p is absorbed into DSP myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/p.
DSP Report: operator myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/m is absorbed into DSP myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/p.
DSP Report: operator myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/ad is absorbed into DSP myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/p.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26/myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9_U/p, operation Mode is: C-(D+(A:0xb2))*(D+(A:0xb2)).
DSP Report: operator myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26/myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9_U/p is absorbed into DSP myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26/myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9_U/p.
DSP Report: operator myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26/myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9_U/m is absorbed into DSP myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26/myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9_U/p.
DSP Report: operator ret_V_14_fu_609_p2 is absorbed into DSP myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26/myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9_U/p.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22/myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5_U/p, operation Mode is: (C:0x2c00)+A*(B:0x2dd).
DSP Report: operator myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22/myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5_U/p is absorbed into DSP myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22/myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5_U/p.
DSP Report: operator myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22/myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5_U/m is absorbed into DSP myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22/myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5_U/p.
DSP Report: Generating DSP myproject_mac_muladd_14s_11ns_17ns_22_1_1_U20/myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3_U/p, operation Mode is: (C:0xda00)+A*(B:0x25c).
DSP Report: operator myproject_mac_muladd_14s_11ns_17ns_22_1_1_U20/myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3_U/p is absorbed into DSP myproject_mac_muladd_14s_11ns_17ns_22_1_1_U20/myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3_U/p.
DSP Report: operator myproject_mac_muladd_14s_11ns_17ns_22_1_1_U20/myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3_U/m is absorbed into DSP myproject_mac_muladd_14s_11ns_17ns_22_1_1_U20/myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2843.387 ; gain = 697.953 ; free physical = 35566 ; free virtual = 82060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------------------+------------------------------------------------------------------+---------------+----------------+
|Module Name                   | RTL Object                                                       | Depth x Width | Implemented As | 
+------------------------------+------------------------------------------------------------------+---------------+----------------+
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|cos_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|sin_lut_ap_fixed_14_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x8         | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x9         | Block RAM      | 
+------------------------------+------------------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping                      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A''*(B:0x2e))'                  | 15     | 7      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | (D'+A'')*(B:0x16)                | 14     | 6      | -      | 10     | 25     | 2    | 0    | -    | 1    | 0     | 0    | 0    | 
|myproject                                         | C+((D:0x7fec800)+A'')*B2         | 19     | 10     | 29     | 18     | 30     | 2    | 1    | 0    | 0    | 0     | 0    | 0    | 
|myproject                                         | (A2*(B:0x3ff4b))'                | 14     | 9      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | PCIN+A''*(B:0xb5)                | 14     | 9      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (-C'+A*B2+1-1)'                  | 15     | 10     | 24     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|myproject                                         | A*B                              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A2*B2)'                         | 11     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B2                 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B2)'                          | 18     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B2                             | 18     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2                  | 18     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B'')'                         | 27     | 10     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*BCIN2                          | 18     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B''                 | 18     | 10     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A''*B''                          | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A''*B''                          | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (C'+A''*B)'                      | 14     | 10     | 22     | -      | 24     | 2    | 0    | 1    | -    | -     | 0    | 1    | 
|myproject                                         | A*B                              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B                   | 24     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A''*B'')'                       | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|myproject_mul_mul_16s_16s_32_1_1_DSP48_12         | (D+(A:0x8c))*(D+(A:0x8c))        | 9      | -      | -      | 15     | 32     | 0    | -    | -    | 0    | 0     | 0    | 0    | 
|myproject                                         | A2*B                             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2                  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A*B2                             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2                  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A2*B                             | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B                  | 20     | 9      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A2*B                             | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B                  | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A''*(B:0x3ff52))'               | 14     | 9      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | ((D'+(A:0x6d))*(D'+(A:0x6d)))'   | 8      | -      | -      | 10     | 22     | 0    | -    | -    | 1    | 0     | 1    | 0    | 
|myproject                                         | C+A*(B:0x3ff52)                  | 22     | 9      | 30     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject                                         | A2*B                             | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B                  | 20     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A2*B)'                          | 20     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B                  | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A2*B                             | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B                  | 20     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A2*B                             | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B                  | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (((D:0x79)+A'')*((D:0x79)+A''))' | 10     | -      | -      | 8      | 22     | 2    | -    | -    | 0    | 0     | 1    | 0    | 
|myproject                                         | A*B                              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A2*B2)'                         | 20     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B2                 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A2*B                             | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A2*B                             | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B                  | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (C:0x46b00)+A2*(B:0x25c)         | 14     | 11     | 20     | -      | 24     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject                                         | C'+A*B''                         | 24     | 14     | 30     | -      | 30     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|myproject                                         | C'+A''*(B:0x4e3)                 | 14     | 12     | 22     | -      | 22     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject                                         | (A2*(B:0x62))'                   | 14     | 8      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | (C:0x6200)+(D'+A'')*(B:0x71)     | 14     | 8      | 16     | 14     | 22     | 2    | 0    | 0    | 1    | 0     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9  | C-(D+(A:0xb2))*(D+(A:0xb2))      | 9      | -      | 22     | 15     | 22     | 0    | -    | 0    | 0    | 0     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_14s_29_1_1_DSP48_0         | (A:0x28be)*B                     | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5 | (C:0x2c00)+A*(B:0x2dd)           | 14     | 11     | 15     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3 | (C:0xda00)+A*(B:0x25c)           | 14     | 11     | 17     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2849.328 ; gain = 703.895 ; free physical = 35568 ; free virtual = 82062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg__7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg__7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:18 . Memory (MB): peak = 2865.344 ; gain = 719.910 ; free physical = 35569 ; free virtual = 82063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 2865.344 ; gain = 719.910 ; free physical = 35568 ; free virtual = 82062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 2865.344 ; gain = 719.910 ; free physical = 35568 ; free virtual = 82062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:22 . Memory (MB): peak = 2865.344 ; gain = 719.910 ; free physical = 35568 ; free virtual = 82062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:22 . Memory (MB): peak = 2865.344 ; gain = 719.910 ; free physical = 35568 ; free virtual = 82062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 2865.344 ; gain = 719.910 ; free physical = 35568 ; free virtual = 82062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 2865.344 ; gain = 719.910 ; free physical = 35568 ; free virtual = 82062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | p_3_reg_1666_pp0_iter6_reg_reg[9] | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |myproject_ap_dcmp_0_no_dsp_64 |        76|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |myproject_ap_dcmp_0_no_dsp_64_bbox    |     1|
|2     |myproject_ap_dcmp_0_no_dsp_64_bbox_0_ |    75|
|77    |BUFG                                  |     1|
|78    |CARRY8                                |   372|
|79    |DSP48E2                               |     9|
|80    |DSP_ALU                               |    69|
|81    |DSP_A_B_DATA                          |    69|
|82    |DSP_C_DATA                            |    69|
|83    |DSP_MULTIPLIER                        |    69|
|84    |DSP_M_DATA                            |    69|
|85    |DSP_OUTPUT                            |    69|
|86    |DSP_PREADD                            |    69|
|87    |DSP_PREADD_DATA                       |    69|
|88    |LUT1                                  |  1223|
|89    |LUT2                                  |  1181|
|90    |LUT3                                  |   772|
|91    |LUT4                                  |   748|
|92    |LUT5                                  |   522|
|93    |LUT6                                  |  1713|
|94    |MUXF7                                 |   111|
|95    |RAMB18E2                              |    20|
|96    |SRL16E                                |    10|
|97    |FDRE                                  |  2961|
|98    |IBUF                                  |    88|
|99    |OBUF                                  |    78|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                       |Module                                                                                                                                        |Cells |
+------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                            |                                                                                                                                              | 11045|
|2     |  ret_V_29_reg_1754_reg                                        |mul_ln728_reg_1683_reg_funnel__1                                                                                                              |     8|
|3     |  mul_ln1192_1_reg_1563_reg                                    |trunc_ln708_2_reg_1568_reg_funnel__3                                                                                                          |     8|
|4     |  ret_V_7_reg_1698_reg                                         |mul_ln1192_3_reg_1859_reg__0_funnel__2                                                                                                        |     8|
|5     |  ARG                                                          |ARG_funnel                                                                                                                                    |     8|
|6     |  mul_ln1192_2_reg_1819_reg                                    |mul_ln1192_2_reg_1819_reg_funnel                                                                                                              |     8|
|7     |  mul_ln1192_2_fu_1110_p2                                      |mul_ln1192_2_fu_1110_p2_funnel                                                                                                                |     8|
|8     |  mul_ln1192_2_reg_1819_reg__0                                 |mul_ln1192_9_reg_1874_reg__0_funnel__1                                                                                                        |     8|
|9     |  mul_ln1192_3_reg_1859_reg                                    |mul_ln1192_3_reg_1859_reg_funnel                                                                                                              |     8|
|10    |  mul_ln1192_3_fu_1214_p2                                      |mul_ln1192_2_fu_1110_p2_funnel__1                                                                                                             |     8|
|11    |  mul_ln1192_3_reg_1859_reg__0                                 |mul_ln1192_3_reg_1859_reg__0_funnel                                                                                                           |     8|
|12    |  mul_ln1192_4_reg_1884_reg                                    |mul_ln1192_4_reg_1884_reg_funnel                                                                                                              |     8|
|13    |  mul_ln1192_4_fu_1259_p2                                      |mul_ln1192_4_fu_1259_p2_funnel                                                                                                                |     8|
|14    |  mul_ln1192_4_reg_1884_reg__0                                 |\myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/p_funnel__1                                  |     8|
|15    |  ret_V_10_reg_1719_reg                                        |ret_V_10_reg_1719_reg_funnel                                                                                                                  |     8|
|16    |  mul_ln700_1_fu_980_p2                                        |r_V_18_fu_902_p2__0_funnel__2                                                                                                                 |     8|
|17    |  mul_ln700_1_fu_980_p2__0                                     |r_V_18_fu_902_p2__0_funnel__1                                                                                                                 |     8|
|18    |  r_V_14_reg_1672_reg                                          |r_V_14_reg_1672_reg_funnel                                                                                                                    |     8|
|19    |  r_V_18_fu_902_p2                                             |mul_ln700_2_fu_1005_p2_funnel__4                                                                                                              |     8|
|20    |  r_V_18_reg_1729_reg                                          |mul_ln1192_3_reg_1859_reg__0_funnel__1                                                                                                        |     8|
|21    |  r_V_18_fu_902_p2__0                                          |r_V_18_fu_902_p2__0_funnel                                                                                                                    |     8|
|22    |  r_V_18_reg_1729_reg__0                                       |r_V_18_reg_1729_reg__0_funnel                                                                                                                 |     8|
|23    |  mul_ln700_2_fu_1005_p2                                       |mul_ln700_2_fu_1005_p2_funnel                                                                                                                 |     8|
|24    |  mul_ln700_2_reg_1784_reg                                     |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__6   |     8|
|25    |  mul_ln700_2_fu_1005_p2__0                                    |mul_ln700_2_fu_1005_p2_funnel__2                                                                                                              |     8|
|26    |  mul_ln700_2_reg_1784_reg__0                                  |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__3   |     8|
|27    |  mul_ln728_reg_1683_reg                                       |mul_ln728_reg_1683_reg_funnel                                                                                                                 |     8|
|28    |  r_V_20_reg_1688_reg                                          |r_V_20_reg_1688_reg_funnel                                                                                                                    |     8|
|29    |  ret_V_39_reg_1739_reg                                        |ret_V_39_reg_1739_reg_funnel                                                                                                                  |     8|
|30    |  r_V_21_fu_1023_p2                                            |mul_ln700_2_fu_1005_p2_funnel__1                                                                                                              |     8|
|31    |  r_V_21_reg_1789_reg                                          |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__10  |     8|
|32    |  mul_ln1192_6_reg_1834_reg                                    |trunc_ln708_2_reg_1568_reg_funnel__1                                                                                                          |     8|
|33    |  mul_ln1192_6_fu_1162_p2                                      |mul_ln1192_2_fu_1110_p2_funnel__4                                                                                                             |     8|
|34    |  mul_ln1192_6_reg_1834_reg__0                                 |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__2   |     8|
|35    |  r_V_24_reg_1804_reg                                          |r_V_24_reg_1804_reg_funnel                                                                                                                    |     8|
|36    |  r_V_26_fu_1193_p2                                            |ARG_funnel__1                                                                                                                                 |     8|
|37    |  mul_ln1192_9_reg_1874_reg                                    |mul_ln1192_2_reg_1819_reg_funnel__1                                                                                                           |     8|
|38    |  mul_ln1192_9_fu_1238_p2                                      |mul_ln1192_2_fu_1110_p2_funnel__3                                                                                                             |     8|
|39    |  mul_ln1192_9_reg_1874_reg__0                                 |mul_ln1192_9_reg_1874_reg__0_funnel                                                                                                           |     8|
|40    |  mul_ln1192_11_fu_1271_p2                                     |mul_ln700_2_fu_1005_p2_funnel__3                                                                                                              |     8|
|41    |  mul_ln1192_11_fu_1271_p2__0                                  |mul_ln1192_2_fu_1110_p2_funnel__5                                                                                                             |     8|
|42    |  mul_ln1192_11_reg_1894_reg                                   |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__7   |     8|
|43    |  ret_V_21_reg_1578_reg                                        |trunc_ln708_2_reg_1568_reg_funnel__2                                                                                                          |     8|
|44    |  trunc_ln708_2_reg_1568_reg                                   |trunc_ln708_2_reg_1568_reg_funnel                                                                                                             |     8|
|45    |  myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22                |myproject_mac_muladd_14s_11ns_15ns_22_1_1                                                                                                     |     8|
|46    |    myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5_U        |myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5                                                                                             |     8|
|47    |      p                                                        |\myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22/myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5_U/p_funnel                                   |     8|
|48    |  grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241                     |cos_lut_ap_fixed_14_6_5_3_0_s                                                                                                                 |   394|
|49    |    myproject_dcmp_64ns_64ns_1_2_1_U11                         |myproject_dcmp_64ns_64ns_1_2_1_136                                                                                                            |   169|
|50    |    myproject_dcmp_64ns_64ns_1_2_1_U12                         |myproject_dcmp_64ns_64ns_1_2_1_137                                                                                                            |    10|
|51    |    myproject_dcmp_64ns_64ns_1_2_1_U13                         |myproject_dcmp_64ns_64ns_1_2_1_138                                                                                                            |    22|
|52    |    myproject_dcmp_64ns_64ns_1_2_1_U14                         |myproject_dcmp_64ns_64ns_1_2_1_139                                                                                                            |    10|
|53    |    myproject_mul_mul_15ns_14s_29_1_1_U15                      |myproject_mul_mul_15ns_14s_29_1_1_140                                                                                                         |    57|
|54    |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_145                                                                                                 |    57|
|55    |    sincos1_0_U                                                |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_141                                                                                                   |    24|
|56    |      sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U            |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_144                                                                                               |    24|
|57    |    sincos1_1_U                                                |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_142                                                                                                   |    16|
|58    |      sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U            |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_143                                                                                               |    16|
|59    |  grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_250                     |cos_lut_ap_fixed_14_6_5_3_0_s_0                                                                                                               |   375|
|60    |    myproject_dcmp_64ns_64ns_1_2_1_U11                         |myproject_dcmp_64ns_64ns_1_2_1_130                                                                                                            |   169|
|61    |    myproject_dcmp_64ns_64ns_1_2_1_U12                         |myproject_dcmp_64ns_64ns_1_2_1_131                                                                                                            |    10|
|62    |    myproject_dcmp_64ns_64ns_1_2_1_U13                         |myproject_dcmp_64ns_64ns_1_2_1_132                                                                                                            |    29|
|63    |    myproject_dcmp_64ns_64ns_1_2_1_U14                         |myproject_dcmp_64ns_64ns_1_2_1_133                                                                                                            |    10|
|64    |    myproject_mul_mul_15ns_14s_29_1_1_U15                      |myproject_mul_mul_15ns_14s_29_1_1_134                                                                                                         |    59|
|65    |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_135                                                                                                 |    59|
|66    |  grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259                     |cos_lut_ap_fixed_14_6_5_3_0_s_1                                                                                                               |   399|
|67    |    myproject_dcmp_64ns_64ns_1_2_1_U11                         |myproject_dcmp_64ns_64ns_1_2_1_120                                                                                                            |   169|
|68    |    myproject_dcmp_64ns_64ns_1_2_1_U12                         |myproject_dcmp_64ns_64ns_1_2_1_121                                                                                                            |    10|
|69    |    myproject_dcmp_64ns_64ns_1_2_1_U13                         |myproject_dcmp_64ns_64ns_1_2_1_122                                                                                                            |    22|
|70    |    myproject_dcmp_64ns_64ns_1_2_1_U14                         |myproject_dcmp_64ns_64ns_1_2_1_123                                                                                                            |    10|
|71    |    myproject_mul_mul_15ns_14s_29_1_1_U15                      |myproject_mul_mul_15ns_14s_29_1_1_124                                                                                                         |    59|
|72    |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_129                                                                                                 |    59|
|73    |    sincos1_0_U                                                |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_125                                                                                                   |    25|
|74    |      sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U            |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_128                                                                                               |    25|
|75    |    sincos1_1_U                                                |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_126                                                                                                   |    16|
|76    |      sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U            |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_127                                                                                               |    16|
|77    |  grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_268                     |cos_lut_ap_fixed_14_6_5_3_0_s_2                                                                                                               |   365|
|78    |    myproject_dcmp_64ns_64ns_1_2_1_U11                         |myproject_dcmp_64ns_64ns_1_2_1_114                                                                                                            |   178|
|79    |    myproject_dcmp_64ns_64ns_1_2_1_U12                         |myproject_dcmp_64ns_64ns_1_2_1_115                                                                                                            |    19|
|80    |    myproject_dcmp_64ns_64ns_1_2_1_U13                         |myproject_dcmp_64ns_64ns_1_2_1_116                                                                                                            |    11|
|81    |    myproject_dcmp_64ns_64ns_1_2_1_U14                         |myproject_dcmp_64ns_64ns_1_2_1_117                                                                                                            |    24|
|82    |    myproject_mul_mul_15ns_14s_29_1_1_U15                      |myproject_mul_mul_15ns_14s_29_1_1_118                                                                                                         |    46|
|83    |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_119                                                                                                 |    46|
|84    |        p_cvt                                                  |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__11  |     8|
|85    |  grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277                     |cos_lut_ap_fixed_14_6_5_3_0_s_3                                                                                                               |   381|
|86    |    myproject_dcmp_64ns_64ns_1_2_1_U11                         |myproject_dcmp_64ns_64ns_1_2_1_108                                                                                                            |   178|
|87    |    myproject_dcmp_64ns_64ns_1_2_1_U12                         |myproject_dcmp_64ns_64ns_1_2_1_109                                                                                                            |    15|
|88    |    myproject_dcmp_64ns_64ns_1_2_1_U13                         |myproject_dcmp_64ns_64ns_1_2_1_110                                                                                                            |    27|
|89    |    myproject_dcmp_64ns_64ns_1_2_1_U14                         |myproject_dcmp_64ns_64ns_1_2_1_111                                                                                                            |    11|
|90    |    myproject_mul_mul_15ns_14s_29_1_1_U15                      |myproject_mul_mul_15ns_14s_29_1_1_112                                                                                                         |    60|
|91    |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_113                                                                                                 |    60|
|92    |        p_cvt                                                  |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel      |     8|
|93    |  grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_286                     |cos_lut_ap_fixed_14_6_5_3_0_s_4                                                                                                               |   365|
|94    |    myproject_dcmp_64ns_64ns_1_2_1_U11                         |myproject_dcmp_64ns_64ns_1_2_1_102                                                                                                            |   178|
|95    |    myproject_dcmp_64ns_64ns_1_2_1_U12                         |myproject_dcmp_64ns_64ns_1_2_1_103                                                                                                            |    19|
|96    |    myproject_dcmp_64ns_64ns_1_2_1_U13                         |myproject_dcmp_64ns_64ns_1_2_1_104                                                                                                            |    11|
|97    |    myproject_dcmp_64ns_64ns_1_2_1_U14                         |myproject_dcmp_64ns_64ns_1_2_1_105                                                                                                            |    24|
|98    |    myproject_mul_mul_15ns_14s_29_1_1_U15                      |myproject_mul_mul_15ns_14s_29_1_1_106                                                                                                         |    46|
|99    |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_107                                                                                                 |    46|
|100   |        p_cvt                                                  |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__5   |     8|
|101   |  grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_295                     |cos_lut_ap_fixed_14_6_5_3_0_s_5                                                                                                               |   367|
|102   |    myproject_dcmp_64ns_64ns_1_2_1_U11                         |myproject_dcmp_64ns_64ns_1_2_1_96                                                                                                             |   178|
|103   |    myproject_dcmp_64ns_64ns_1_2_1_U12                         |myproject_dcmp_64ns_64ns_1_2_1_97                                                                                                             |    15|
|104   |    myproject_dcmp_64ns_64ns_1_2_1_U13                         |myproject_dcmp_64ns_64ns_1_2_1_98                                                                                                             |    27|
|105   |    myproject_dcmp_64ns_64ns_1_2_1_U14                         |myproject_dcmp_64ns_64ns_1_2_1_99                                                                                                             |    11|
|106   |    myproject_mul_mul_15ns_14s_29_1_1_U15                      |myproject_mul_mul_15ns_14s_29_1_1_100                                                                                                         |    46|
|107   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_101                                                                                                 |    46|
|108   |        p_cvt                                                  |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__13  |     8|
|109   |  grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_304                     |cos_lut_ap_fixed_14_6_5_3_0_s_6                                                                                                               |   359|
|110   |    myproject_dcmp_64ns_64ns_1_2_1_U11                         |myproject_dcmp_64ns_64ns_1_2_1_90                                                                                                             |   169|
|111   |    myproject_dcmp_64ns_64ns_1_2_1_U12                         |myproject_dcmp_64ns_64ns_1_2_1_91                                                                                                             |    10|
|112   |    myproject_dcmp_64ns_64ns_1_2_1_U13                         |myproject_dcmp_64ns_64ns_1_2_1_92                                                                                                             |    29|
|113   |    myproject_dcmp_64ns_64ns_1_2_1_U14                         |myproject_dcmp_64ns_64ns_1_2_1_93                                                                                                             |    10|
|114   |    myproject_mul_mul_15ns_14s_29_1_1_U15                      |myproject_mul_mul_15ns_14s_29_1_1_94                                                                                                          |    43|
|115   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_95                                                                                                  |    43|
|116   |  grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313                     |cos_lut_ap_fixed_14_6_5_3_0_s_7                                                                                                               |   385|
|117   |    myproject_dcmp_64ns_64ns_1_2_1_U11                         |myproject_dcmp_64ns_64ns_1_2_1_80                                                                                                             |   170|
|118   |    myproject_dcmp_64ns_64ns_1_2_1_U12                         |myproject_dcmp_64ns_64ns_1_2_1_81                                                                                                             |    10|
|119   |    myproject_dcmp_64ns_64ns_1_2_1_U13                         |myproject_dcmp_64ns_64ns_1_2_1_82                                                                                                             |    22|
|120   |    myproject_dcmp_64ns_64ns_1_2_1_U14                         |myproject_dcmp_64ns_64ns_1_2_1_83                                                                                                             |    10|
|121   |    myproject_mul_mul_15ns_14s_29_1_1_U15                      |myproject_mul_mul_15ns_14s_29_1_1_84                                                                                                          |    43|
|122   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_89                                                                                                  |    43|
|123   |    sincos1_0_U                                                |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_85                                                                                                    |    21|
|124   |      sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U            |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_88                                                                                                |    21|
|125   |    sincos1_1_U                                                |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_86                                                                                                    |    21|
|126   |      sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U            |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_87                                                                                                |    21|
|127   |  grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322                     |sin_lut_ap_fixed_14_6_5_3_0_s                                                                                                                 |   357|
|128   |    myproject_dcmp_64ns_64ns_1_2_1_U1                          |myproject_dcmp_64ns_64ns_1_2_1_74                                                                                                             |   172|
|129   |    myproject_dcmp_64ns_64ns_1_2_1_U2                          |myproject_dcmp_64ns_64ns_1_2_1_75                                                                                                             |    11|
|130   |    myproject_dcmp_64ns_64ns_1_2_1_U3                          |myproject_dcmp_64ns_64ns_1_2_1_76                                                                                                             |    11|
|131   |    myproject_dcmp_64ns_64ns_1_2_1_U4                          |myproject_dcmp_64ns_64ns_1_2_1_77                                                                                                             |    29|
|132   |    myproject_mul_mul_15ns_14s_29_1_1_U5                       |myproject_mul_mul_15ns_14s_29_1_1_78                                                                                                          |    43|
|133   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_79                                                                                                  |    43|
|134   |  grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331                     |sin_lut_ap_fixed_14_6_5_3_0_s_8                                                                                                               |   373|
|135   |    myproject_dcmp_64ns_64ns_1_2_1_U1                          |myproject_dcmp_64ns_64ns_1_2_1_68                                                                                                             |   182|
|136   |    myproject_dcmp_64ns_64ns_1_2_1_U2                          |myproject_dcmp_64ns_64ns_1_2_1_69                                                                                                             |    11|
|137   |    myproject_dcmp_64ns_64ns_1_2_1_U3                          |myproject_dcmp_64ns_64ns_1_2_1_70                                                                                                             |    11|
|138   |    myproject_dcmp_64ns_64ns_1_2_1_U4                          |myproject_dcmp_64ns_64ns_1_2_1_71                                                                                                             |    30|
|139   |    myproject_mul_mul_15ns_14s_29_1_1_U5                       |myproject_mul_mul_15ns_14s_29_1_1_72                                                                                                          |    46|
|140   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_73                                                                                                  |    46|
|141   |        p_cvt                                                  |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__1   |     8|
|142   |  grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340                     |sin_lut_ap_fixed_14_6_5_3_0_s_9                                                                                                               |   388|
|143   |    myproject_dcmp_64ns_64ns_1_2_1_U1                          |myproject_dcmp_64ns_64ns_1_2_1_62                                                                                                             |   178|
|144   |    myproject_dcmp_64ns_64ns_1_2_1_U2                          |myproject_dcmp_64ns_64ns_1_2_1_63                                                                                                             |    31|
|145   |    myproject_dcmp_64ns_64ns_1_2_1_U3                          |myproject_dcmp_64ns_64ns_1_2_1_64                                                                                                             |    11|
|146   |    myproject_dcmp_64ns_64ns_1_2_1_U4                          |myproject_dcmp_64ns_64ns_1_2_1_65                                                                                                             |    13|
|147   |    myproject_mul_mul_15ns_14s_29_1_1_U5                       |myproject_mul_mul_15ns_14s_29_1_1_66                                                                                                          |    62|
|148   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_67                                                                                                  |    62|
|149   |        p_cvt                                                  |\grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340/myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel       |     8|
|150   |  grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349                     |sin_lut_ap_fixed_14_6_5_3_0_s_10                                                                                                              |   384|
|151   |    myproject_dcmp_64ns_64ns_1_2_1_U1                          |myproject_dcmp_64ns_64ns_1_2_1_52                                                                                                             |   171|
|152   |    myproject_dcmp_64ns_64ns_1_2_1_U2                          |myproject_dcmp_64ns_64ns_1_2_1_53                                                                                                             |    11|
|153   |    myproject_dcmp_64ns_64ns_1_2_1_U3                          |myproject_dcmp_64ns_64ns_1_2_1_54                                                                                                             |    11|
|154   |    myproject_dcmp_64ns_64ns_1_2_1_U4                          |myproject_dcmp_64ns_64ns_1_2_1_55                                                                                                             |    28|
|155   |    myproject_mul_mul_15ns_14s_29_1_1_U5                       |myproject_mul_mul_15ns_14s_29_1_1_56                                                                                                          |    43|
|156   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_61                                                                                                  |    43|
|157   |    sincos1_0_U                                                |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_57                                                                                                    |    11|
|158   |      sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U            |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_60                                                                                                |    11|
|159   |    sincos1_1_U                                                |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_58                                                                                                    |    21|
|160   |      sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U            |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_59                                                                                                |    21|
|161   |  grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358                     |sin_lut_ap_fixed_14_6_5_3_0_s_11                                                                                                              |   367|
|162   |    myproject_dcmp_64ns_64ns_1_2_1_U1                          |myproject_dcmp_64ns_64ns_1_2_1_46                                                                                                             |   172|
|163   |    myproject_dcmp_64ns_64ns_1_2_1_U2                          |myproject_dcmp_64ns_64ns_1_2_1_47                                                                                                             |    11|
|164   |    myproject_dcmp_64ns_64ns_1_2_1_U3                          |myproject_dcmp_64ns_64ns_1_2_1_48                                                                                                             |    11|
|165   |    myproject_dcmp_64ns_64ns_1_2_1_U4                          |myproject_dcmp_64ns_64ns_1_2_1_49                                                                                                             |    29|
|166   |    myproject_mul_mul_15ns_14s_29_1_1_U5                       |myproject_mul_mul_15ns_14s_29_1_1_50                                                                                                          |    50|
|167   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_51                                                                                                  |    50|
|168   |        p_cvt                                                  |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__9   |     8|
|169   |  grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367                     |sin_lut_ap_fixed_14_6_5_3_0_s_12                                                                                                              |   401|
|170   |    myproject_dcmp_64ns_64ns_1_2_1_U1                          |myproject_dcmp_64ns_64ns_1_2_1_40                                                                                                             |   178|
|171   |    myproject_dcmp_64ns_64ns_1_2_1_U2                          |myproject_dcmp_64ns_64ns_1_2_1_41                                                                                                             |    17|
|172   |    myproject_dcmp_64ns_64ns_1_2_1_U3                          |myproject_dcmp_64ns_64ns_1_2_1_42                                                                                                             |    11|
|173   |    myproject_dcmp_64ns_64ns_1_2_1_U4                          |myproject_dcmp_64ns_64ns_1_2_1_43                                                                                                             |    27|
|174   |    myproject_mul_mul_15ns_14s_29_1_1_U5                       |myproject_mul_mul_15ns_14s_29_1_1_44                                                                                                          |    75|
|175   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_45                                                                                                  |    75|
|176   |        p_cvt                                                  |\grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340/myproject_mul_mul_15ns_14s_29_1_1_U5/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__1    |     8|
|177   |  grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376                     |sin_lut_ap_fixed_14_6_5_3_0_s_13                                                                                                              |   372|
|178   |    myproject_dcmp_64ns_64ns_1_2_1_U1                          |myproject_dcmp_64ns_64ns_1_2_1_34                                                                                                             |   178|
|179   |    myproject_dcmp_64ns_64ns_1_2_1_U2                          |myproject_dcmp_64ns_64ns_1_2_1_35                                                                                                             |    14|
|180   |    myproject_dcmp_64ns_64ns_1_2_1_U3                          |myproject_dcmp_64ns_64ns_1_2_1_36                                                                                                             |    11|
|181   |    myproject_dcmp_64ns_64ns_1_2_1_U4                          |myproject_dcmp_64ns_64ns_1_2_1_37                                                                                                             |    30|
|182   |    myproject_mul_mul_15ns_14s_29_1_1_U5                       |myproject_mul_mul_15ns_14s_29_1_1_38                                                                                                          |    46|
|183   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_39                                                                                                  |    46|
|184   |        p_cvt                                                  |\myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/p_funnel__1                                |     8|
|185   |  grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385                     |sin_lut_ap_fixed_14_6_5_3_0_s_14                                                                                                              |   384|
|186   |    myproject_dcmp_64ns_64ns_1_2_1_U1                          |myproject_dcmp_64ns_64ns_1_2_1_28                                                                                                             |   171|
|187   |    myproject_dcmp_64ns_64ns_1_2_1_U2                          |myproject_dcmp_64ns_64ns_1_2_1_29                                                                                                             |    11|
|188   |    myproject_dcmp_64ns_64ns_1_2_1_U3                          |myproject_dcmp_64ns_64ns_1_2_1_30                                                                                                             |    11|
|189   |    myproject_dcmp_64ns_64ns_1_2_1_U4                          |myproject_dcmp_64ns_64ns_1_2_1_31                                                                                                             |    28|
|190   |    myproject_mul_mul_15ns_14s_29_1_1_U5                       |myproject_mul_mul_15ns_14s_29_1_1_32                                                                                                          |    43|
|191   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_33                                                                                                  |    43|
|192   |    sincos1_0_U                                                |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0                                                                                                       |    11|
|193   |      sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U            |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom                                                                                                   |    11|
|194   |    sincos1_1_U                                                |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1                                                                                                       |    21|
|195   |      sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U            |sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom                                                                                                   |    21|
|196   |  grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394                     |sin_lut_ap_fixed_14_6_5_3_0_s_15                                                                                                              |   375|
|197   |    myproject_dcmp_64ns_64ns_1_2_1_U1                          |myproject_dcmp_64ns_64ns_1_2_1_22                                                                                                             |   172|
|198   |    myproject_dcmp_64ns_64ns_1_2_1_U2                          |myproject_dcmp_64ns_64ns_1_2_1_23                                                                                                             |    11|
|199   |    myproject_dcmp_64ns_64ns_1_2_1_U3                          |myproject_dcmp_64ns_64ns_1_2_1_24                                                                                                             |    11|
|200   |    myproject_dcmp_64ns_64ns_1_2_1_U4                          |myproject_dcmp_64ns_64ns_1_2_1_25                                                                                                             |    29|
|201   |    myproject_mul_mul_15ns_14s_29_1_1_U5                       |myproject_mul_mul_15ns_14s_29_1_1_26                                                                                                          |    58|
|202   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_27                                                                                                  |    58|
|203   |  grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403                     |sin_lut_ap_fixed_14_6_5_3_0_s_16                                                                                                              |   400|
|204   |    myproject_dcmp_64ns_64ns_1_2_1_U1                          |myproject_dcmp_64ns_64ns_1_2_1                                                                                                                |   198|
|205   |    myproject_dcmp_64ns_64ns_1_2_1_U2                          |myproject_dcmp_64ns_64ns_1_2_1_19                                                                                                             |    11|
|206   |    myproject_dcmp_64ns_64ns_1_2_1_U3                          |myproject_dcmp_64ns_64ns_1_2_1_20                                                                                                             |    11|
|207   |    myproject_dcmp_64ns_64ns_1_2_1_U4                          |myproject_dcmp_64ns_64ns_1_2_1_21                                                                                                             |    37|
|208   |    myproject_mul_mul_15ns_14s_29_1_1_U5                       |myproject_mul_mul_15ns_14s_29_1_1                                                                                                             |    46|
|209   |      myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U              |myproject_mul_mul_15ns_14s_29_1_1_DSP48_0                                                                                                     |    46|
|210   |        p_cvt                                                  |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__4   |     8|
|211   |  myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32          |myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1                                                                                               |    47|
|212   |    myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U |myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14                                                                                      |    47|
|213   |      m                                                        |\myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_U32/myproject_ama_addmul_sub_14s_10s_6ns_16s_19_1_1_DSP48_14_U/m_funnel                      |     8|
|214   |  myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27          |myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1                                                                                               |     8|
|215   |    myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U |myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10                                                                                      |     8|
|216   |      p                                                        |\myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U27/myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_DSP48_10_U/p_funnel                      |     8|
|217   |  myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40           |myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1                                                                                                |    33|
|218   |    myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U  |myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19                                                                                       |    33|
|219   |      p                                                        |\myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U40/myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_DSP48_19_U/p_funnel                        |     8|
|220   |  myproject_mac_muladd_14s_11ns_17ns_22_1_1_U20                |myproject_mac_muladd_14s_11ns_17ns_22_1_1                                                                                                     |    22|
|221   |    myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3_U        |myproject_mac_muladd_14s_11ns_17ns_22_1_1_DSP48_3                                                                                             |    22|
|222   |      p                                                        |\myproject_mac_muladd_14s_11ns_15ns_22_1_1_U22/myproject_mac_muladd_14s_11ns_15ns_22_1_1_DSP48_5_U/p_funnel__1                                |     8|
|223   |  myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25                |myproject_mac_muladd_14s_12ns_22ns_22_1_1                                                                                                     |    22|
|224   |    myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U        |myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8                                                                                             |    22|
|225   |      p                                                        |\myproject_mac_muladd_14s_12ns_22ns_22_1_1_U25/myproject_mac_muladd_14s_12ns_22ns_22_1_1_DSP48_8_U/p_funnel                                   |     8|
|226   |  myproject_mac_muladd_14s_9ns_22s_22_1_1_U23                  |myproject_mac_muladd_14s_9ns_22s_22_1_1                                                                                                       |    13|
|227   |    myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6_U          |myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6                                                                                               |    13|
|228   |      p                                                        |\myproject_mac_muladd_14s_9ns_22s_22_1_1_U23/myproject_mac_muladd_14s_9ns_22s_22_1_1_DSP48_6_U/p_funnel                                       |     8|
|229   |  myproject_mac_muladd_24s_14s_30ns_30_1_1_U24                 |myproject_mac_muladd_24s_14s_30ns_30_1_1                                                                                                      |     8|
|230   |    myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U         |myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7                                                                                              |     8|
|231   |      p                                                        |\myproject_mac_muladd_24s_14s_30ns_30_1_1_U24/myproject_mac_muladd_24s_14s_30ns_30_1_1_DSP48_7_U/p_funnel                                     |     8|
|232   |  myproject_mac_mulsub_16s_16s_22ns_22_1_1_U26                 |myproject_mac_mulsub_16s_16s_22ns_22_1_1                                                                                                      |    25|
|233   |    myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9_U         |myproject_mac_mulsub_16s_16s_22ns_22_1_1_DSP48_9                                                                                              |    25|
|234   |      p                                                        |\myproject_mul_mul_16s_16s_32_1_1_U29/myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U/p_cvt_funnel__1                                             |     8|
|235   |  myproject_mul_67s_20s_78_2_1_U17                             |myproject_mul_67s_20s_78_2_1                                                                                                                  |   191|
|236   |    myproject_mul_67s_20s_78_2_1_MulnS_0_U                     |myproject_mul_67s_20s_78_2_1_MulnS_0                                                                                                          |   191|
|237   |      tmp_product                                              |mul_ln700_2_fu_1005_p2_funnel__5                                                                                                              |     8|
|238   |      p_tmp_reg                                                |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__12  |     8|
|239   |      tmp_product__0                                           |mul_ln1192_2_fu_1110_p2_funnel__2                                                                                                             |     8|
|240   |      p_tmp_reg__0                                             |\grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_277/myproject_mul_mul_15ns_14s_29_1_1_U15/myproject_mul_mul_15ns_14s_29_1_1_DSP48_0_U/p_cvt_funnel__8   |     8|
|241   |  myproject_mul_mul_14s_14s_28_1_1_U34                         |myproject_mul_mul_14s_14s_28_1_1                                                                                                              |    62|
|242   |    myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U                |myproject_mul_mul_14s_14s_28_1_1_DSP48_11_18                                                                                                  |    62|
|243   |      p_cvt                                                    |\myproject_mul_mul_14s_14s_28_1_1_U35/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt_funnel__1                                             |     8|
|244   |  myproject_mul_mul_14s_14s_28_1_1_U35                         |myproject_mul_mul_14s_14s_28_1_1_17                                                                                                           |    42|
|245   |    myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U                |myproject_mul_mul_14s_14s_28_1_1_DSP48_11                                                                                                     |    42|
|246   |      p_cvt                                                    |\myproject_mul_mul_14s_14s_28_1_1_U35/myproject_mul_mul_14s_14s_28_1_1_DSP48_11_U/p_cvt_funnel                                                |     8|
|247   |  myproject_mul_mul_16s_16s_32_1_1_U29                         |myproject_mul_mul_16s_16s_32_1_1                                                                                                              |    24|
|248   |    myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U                |myproject_mul_mul_16s_16s_32_1_1_DSP48_12                                                                                                     |    24|
|249   |      p_cvt                                                    |\myproject_mul_mul_16s_16s_32_1_1_U29/myproject_mul_mul_16s_16s_32_1_1_DSP48_12_U/p_cvt_funnel                                                |     8|
+------+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 2865.344 ; gain = 719.910 ; free physical = 35568 ; free virtual = 82062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 2865.344 ; gain = 719.910 ; free physical = 35570 ; free virtual = 82064
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 2865.348 ; gain = 719.910 ; free physical = 35570 ; free virtual = 82064
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2874.250 ; gain = 0.000 ; free physical = 35639 ; free virtual = 82134
INFO: [Netlist 29-17] Analyzing 650 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_259/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_313/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385/sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385/sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg__1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg__3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_0_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_0_rom_U/q0_reg__5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg__1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg__3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_1_U/sin_lut_ap_fixed_14_6_5_3_0_s_sincos1_1_rom_U/q0_reg__5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'myproject_ap_dcmp_0_no_dsp_64' instantiated as 'grp_cos_lut_ap_fixed_14_6_5_3_0_s_fu_241/myproject_dcmp_64ns_64ns_1_2_1_U11/myproject_ap_dcmp_0_no_dsp_64_u'. 76 instances of this cell are unresolved black boxes. [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-14,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:75]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.809 ; gain = 0.000 ; free physical = 35541 ; free virtual = 82035
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 167 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 78 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 88 instances

INFO: [Common 17-83] Releasing license: Synthesis
251 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:35 . Memory (MB): peak = 2993.809 ; gain = 856.641 ; free physical = 35690 ; free virtual = 82184
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 15:53:41 2023...
***** VIVADO SYNTHESIS COMPLETED IN 0h1m57s *****
INFO: [HLS 200-112] Total elapsed time: 234.62 seconds; peak allocated memory: 561.360 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Feb 26 15:53:52 2023...
