
AVRASM ver. 2.1.30  C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm Wed Dec 19 20:39:50 2018

C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1089): warning: Register r5 already defined by the .DEF directive
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1090): warning: Register r6 already defined by the .DEF directive
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1091): warning: Register r7 already defined by the .DEF directive
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1092): warning: Register r8 already defined by the .DEF directive
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1093): warning: Register r9 already defined by the .DEF directive
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1094): warning: Register r10 already defined by the .DEF directive
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1095): warning: Register r11 already defined by the .DEF directive
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1096): warning: Register r13 already defined by the .DEF directive
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1097): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _num=R4
                 	.DEF _num_msb=R5
                 	.DEF _num1=R6
                 	.DEF _num1_msb=R7
                 	.DEF _num2=R8
                 	.DEF _num2_msb=R9
                 	.DEF _num3=R10
                 	.DEF _num3_msb=R11
                 	.DEF _date=R13
                 	.DEF _rx_wr_index=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 004e 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 007b 	JMP  _usart_rx_isr
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G103:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G103:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000033 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1140): warning: .cseg .db misalignment - padding zero byte
000034 0000      	.DB  0x0
                 
                 _0x0:
000035 7361
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1143): warning: .cseg .db misalignment - padding zero byte
000036 0000      	.DB  0x61,0x73,0x0
                 _0x2020003:
000037 c080      	.DB  0x80,0xC0
                 _0x2040060:
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1147): warning: .cseg .db misalignment - padding zero byte
000038 0001      	.DB  0x1
                 _0x2040000:
000039 4e2d
00003a 4e41
00003b 4900
00003c 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
C:\Users\NooShin\Desktop\Lab\4\Q5\Debug\List\q.asm(1150): warning: .cseg .db misalignment - padding zero byte
00003d 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
00003e 0001      	.DW  0x01
00003f 0002      	.DW  0x02
000040 0066      	.DW  __REG_BIT_VARS*2
                 
000041 0001      	.DW  0x01
000042 000c      	.DW  0x0C
000043 0068      	.DW  __REG_VARS*2
                 
000044 0003      	.DW  0x03
000045 0160      	.DW  _0x1E
000046 006a      	.DW  _0x0*2
                 
000047 0002      	.DW  0x02
000048 01cd      	.DW  __base_y_G101
000049 006e      	.DW  _0x2020003*2
                 
00004a 0001      	.DW  0x01
00004b 01d4      	.DW  __seed_G102
00004c 0070      	.DW  _0x2040060*2
                 
                 _0xFFFFFFFF:
00004d 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00004e 94f8      	CLI
00004f 27ee      	CLR  R30
000050 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000051 e0f1      	LDI  R31,1
000052 bffb      	OUT  GICR,R31
000053 bfeb      	OUT  GICR,R30
000054 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000055 e08d      	LDI  R24,(14-2)+1
000056 e0a2      	LDI  R26,2
000057 27bb      	CLR  R27
                 __CLEAR_REG:
000058 93ed      	ST   X+,R30
000059 958a      	DEC  R24
00005a f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00005b e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00005c e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00005d e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00005e 93ed      	ST   X+,R30
00005f 9701      	SBIW R24,1
000060 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000061 e7ec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000062 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000063 9185      	LPM  R24,Z+
000064 9195      	LPM  R25,Z+
000065 9700      	SBIW R24,0
000066 f061      	BREQ __GLOBAL_INI_END
000067 91a5      	LPM  R26,Z+
000068 91b5      	LPM  R27,Z+
000069 9005      	LPM  R0,Z+
00006a 9015      	LPM  R1,Z+
00006b 01bf      	MOVW R22,R30
00006c 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00006d 9005      	LPM  R0,Z+
00006e 920d      	ST   X+,R0
00006f 9701      	SBIW R24,1
000070 f7e1      	BRNE __GLOBAL_INI_LOOP
000071 01fb      	MOVW R30,R22
000072 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000073 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000074 bfed      	OUT  SPL,R30
000075 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000076 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000077 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000078 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000079 940c 00d3 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/19/2018
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// 1 Wire Bus interface functions
                 ;#include <1wire.h>
                 ;
                 ;// DS1820 Temperature Sensor functions
                 ;#include <ds1820.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;#include <stdlib.h>
                 ;int num ,num1,num2,num3   ;
                 ;unsigned char negin[10], negin1[10],negin2[10],negin3[10],strW[10];    //******************
                 ;
                 ;char date;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 8
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 0046 {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
00007b 93aa      	ST   -Y,R26
00007c 93ea      	ST   -Y,R30
00007d 93fa      	ST   -Y,R31
00007e b7ef      	IN   R30,SREG
00007f 93ea      	ST   -Y,R30
                 ; 0000 0047 char status,data;
                 ; 0000 0048 status=UCSRA;
000080 931a      	ST   -Y,R17
000081 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
000082 b11b      	IN   R17,11
                 ; 0000 0049 data=UDR;
000083 b10c      	IN   R16,12
                 ; 0000 004A if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000084 2fe1      	MOV  R30,R17
000085 71ec      	ANDI R30,LOW(0x1C)
000086 f4b1      	BRNE _0x3
                 ; 0000 004B    {
                 ; 0000 004C    rx_buffer[rx_wr_index++]=data;
000087 2dec      	MOV  R30,R12
000088 94c3      	INC  R12
000089 e0f0      	LDI  R31,0
00008a 56e2      	SUBI R30,LOW(-_rx_buffer)
00008b 4ffe      	SBCI R31,HIGH(-_rx_buffer)
00008c 8300      	ST   Z,R16
                 ; 0000 004D #if RX_BUFFER_SIZE == 256
                 ; 0000 004E    // special case for receiver buffer size=256
                 ; 0000 004F    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0050 #else
                 ; 0000 0051    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
00008d e0e8      	LDI  R30,LOW(8)
00008e 15ec      	CP   R30,R12
00008f f409      	BRNE _0x4
000090 24cc      	CLR  R12
                 ; 0000 0052    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
000091 91a0 01a7 	LDS  R26,_rx_counter
000093 5faf      	SUBI R26,-LOW(1)
000094 93a0 01a7 	STS  _rx_counter,R26
000096 30a8      	CPI  R26,LOW(0x8)
000097 f429      	BRNE _0x5
                 ; 0000 0053       {
                 ; 0000 0054       rx_counter=0;
000098 e0e0      	LDI  R30,LOW(0)
000099 93e0 01a7 	STS  _rx_counter,R30
                 ; 0000 0055       rx_buffer_overflow=1;
00009b 9468      	SET
00009c f820      	BLD  R2,0
                 ; 0000 0056       }
                 ; 0000 0057 #endif
                 ; 0000 0058    }
                 _0x5:
                 ; 0000 0059 }
                 _0x3:
00009d 9109      	LD   R16,Y+
00009e 9119      	LD   R17,Y+
00009f 91e9      	LD   R30,Y+
0000a0 bfef      	OUT  SREG,R30
0000a1 91f9      	LD   R31,Y+
0000a2 91e9      	LD   R30,Y+
0000a3 91a9      	LD   R26,Y+
0000a4 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0060 {
                 _getchar:
                 ; .FSTART _getchar
                 ; 0000 0061 char data;
                 ; 0000 0062 while (rx_counter==0);
0000a5 931a      	ST   -Y,R17
                 ;	data -> R17
                 _0x6:
0000a6 91e0 01a7 	LDS  R30,_rx_counter
0000a8 30e0      	CPI  R30,0
0000a9 f3e1      	BREQ _0x6
                 ; 0000 0063 data=rx_buffer[rx_rd_index++];
0000aa 91e0 01a6 	LDS  R30,_rx_rd_index
0000ac 5fef      	SUBI R30,-LOW(1)
0000ad 93e0 01a6 	STS  _rx_rd_index,R30
0000af 50e1      	SUBI R30,LOW(1)
0000b0 e0f0      	LDI  R31,0
0000b1 56e2      	SUBI R30,LOW(-_rx_buffer)
0000b2 4ffe      	SBCI R31,HIGH(-_rx_buffer)
0000b3 8110      	LD   R17,Z
                 ; 0000 0064 #if RX_BUFFER_SIZE != 256
                 ; 0000 0065 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
0000b4 91a0 01a6 	LDS  R26,_rx_rd_index
0000b6 30a8      	CPI  R26,LOW(0x8)
0000b7 f419      	BRNE _0x9
0000b8 e0e0      	LDI  R30,LOW(0)
0000b9 93e0 01a6 	STS  _rx_rd_index,R30
                 ; 0000 0066 #endif
                 ; 0000 0067 #asm("cli")
                 _0x9:
0000bb 94f8      	cli
                 ; 0000 0068 --rx_counter;
0000bc 91e0 01a7 	LDS  R30,_rx_counter
0000be 50e1      	SUBI R30,LOW(1)
0000bf 93e0 01a7 	STS  _rx_counter,R30
                 ; 0000 0069 #asm("sei")
0000c1 9478      	sei
                 ; 0000 006A return data;
0000c2 2fe1      	MOV  R30,R17
0000c3 9119      	LD   R17,Y+
0000c4 9508      	RET
                 ; 0000 006B }
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (1<<ADLAR))
                 ;#define xtal 4000000L
                 ;
                 ;
                 ;/* Baud rate */
                 ;#define baud 9600
                 ;
                 ;#define MAX_DEVICES 2   //*********************************************************************
                 ;unsigned char rom_codes[MAX_DEVICES][9];
                 ;
                 ;// maximum number of DS1820 devices
                 ;// connected to the 1 Wire bus
                 ;#define MAX_DS1820 2
                 ;// number of DS1820 devices
                 ;// connected to the 1 Wire bus
                 ;unsigned char ds1820_devices;
                 ;// DS1820 devices ROM code storage area,
                 ;// 9 bytes are used for each device
                 ;// (see the w1_search function description in the help)
                 ;unsigned char ds1820_rom_codes[MAX_DS1820][9];
                 ;
                 ;// Declare your global variables here
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 008C {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 008D ADMUX=adc_input | ADC_VREF_TYPE;
0000c5 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
0000c6 81e8      	LD   R30,Y
0000c7 62e0      	ORI  R30,0x20
0000c8 b9e7      	OUT  0x7,R30
                 ; 0000 008E // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 008F delay_us(10);
                +
0000c9 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000ca 958a     +DEC R24
0000cb f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 0090 // Start the AD conversion
                 ; 0000 0091 ADCSRA|=(1<<ADSC);
0000cc 9a36      	SBI  0x6,6
                 ; 0000 0092 // Wait for the AD conversion to complete
                 ; 0000 0093 while ((ADCSRA & (1<<ADIF))==0);
                 _0xA:
0000cd 9b34      	SBIS 0x6,4
0000ce cffe      	RJMP _0xA
                 ; 0000 0094 ADCSRA|=(1<<ADIF);
0000cf 9a34      	SBI  0x6,4
                 ; 0000 0095 return ADCH;
0000d0 b1e5      	IN   R30,0x5
0000d1 940c 02aa 	JMP  _0x20E0001
                 ; 0000 0096 }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0099 {
                 _main:
                 ; .FSTART _main
                 ; 0000 009A // Declare your local variables here
                 ; 0000 009B  // Declare your local variables here
                 ; 0000 009C unsigned char i,devices;
                 ; 0000 009D int temp;
                 ; 0000 009E 
                 ; 0000 009F 
                 ; 0000 00A0 /* initialize the USART control register
                 ; 0000 00A1    TX enabled, no interrupts, 8 data bits */
                 ; 0000 00A2 UCSRA=0x00;
                 ;	i -> R17
                 ;	devices -> R16
                 ;	temp -> R18,R19
0000d3 e0e0      	LDI  R30,LOW(0)
0000d4 b9eb      	OUT  0xB,R30
                 ; 0000 00A3 UCSRB=0x08;
0000d5 e0e8      	LDI  R30,LOW(8)
0000d6 b9ea      	OUT  0xA,R30
                 ; 0000 00A4 UCSRC=0x86;
0000d7 e8e6      	LDI  R30,LOW(134)
0000d8 bde0      	OUT  0x20,R30
                 ; 0000 00A5 
                 ; 0000 00A6 
                 ; 0000 00A7 /* initialize the USART's baud rate */
                 ; 0000 00A8 UBRRH=(xtal/16/baud-1) >> 8;
0000d9 e0e0      	LDI  R30,LOW(0)
0000da bde0      	OUT  0x20,R30
                 ; 0000 00A9 UBRRL=(xtal/16/baud-1) & 0xFF;
0000db e1e9      	LDI  R30,LOW(25)
0000dc b9e9      	OUT  0x9,R30
                 ; 0000 00AA 
                 ; 0000 00AB 
                 ; 0000 00AC /* detect how many DS1820/DS18S20 devices
                 ; 0000 00AD    are connected to the bus and
                 ; 0000 00AE    store their ROM codes in the rom_codes array */
                 ; 0000 00AF devices=w1_search(0xf0,rom_codes);
0000dd efe0      	LDI  R30,LOW(240)
0000de 93ea      	ST   -Y,R30
0000df eaa8      	LDI  R26,LOW(_rom_codes)
0000e0 e0b1      	LDI  R27,HIGH(_rom_codes)
0000e1 940e 0351 	CALL _w1_search
0000e3 2f0e      	MOV  R16,R30
                 ; 0000 00B0 
                 ; 0000 00B1 // Input/Output Ports initialization
                 ; 0000 00B2 // Port A initialization
                 ; 0000 00B3 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00B4 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000e4 e0e0      	LDI  R30,LOW(0)
0000e5 bbea      	OUT  0x1A,R30
                 ; 0000 00B5 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00B6 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000e6 bbeb      	OUT  0x1B,R30
                 ; 0000 00B7 
                 ; 0000 00B8 // Port B initialization
                 ; 0000 00B9 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00BA DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000e7 bbe7      	OUT  0x17,R30
                 ; 0000 00BB // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00BC PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000e8 bbe8      	OUT  0x18,R30
                 ; 0000 00BD 
                 ; 0000 00BE // Port C initialization
                 ; 0000 00BF // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00C0 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000e9 bbe4      	OUT  0x14,R30
                 ; 0000 00C1 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00C2 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000ea bbe5      	OUT  0x15,R30
                 ; 0000 00C3 
                 ; 0000 00C4 // Port D initialization
                 ; 0000 00C5 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00C6 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000eb bbe1      	OUT  0x11,R30
                 ; 0000 00C7 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00C8 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000ec bbe2      	OUT  0x12,R30
                 ; 0000 00C9 
                 ; 0000 00CA // Timer/Counter 0 initialization
                 ; 0000 00CB // Clock source: System Clock
                 ; 0000 00CC // Clock value: Timer 0 Stopped
                 ; 0000 00CD // Mode: Normal top=0xFF
                 ; 0000 00CE // OC0 output: Disconnected
                 ; 0000 00CF TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000ed bfe3      	OUT  0x33,R30
                 ; 0000 00D0 TCNT0=0x00;
0000ee bfe2      	OUT  0x32,R30
                 ; 0000 00D1 OCR0=0x00;
0000ef bfec      	OUT  0x3C,R30
                 ; 0000 00D2 
                 ; 0000 00D3 // Timer/Counter 1 initialization
                 ; 0000 00D4 // Clock source: System Clock
                 ; 0000 00D5 // Clock value: Timer1 Stopped
                 ; 0000 00D6 // Mode: Normal top=0xFFFF
                 ; 0000 00D7 // OC1A output: Disconnected
                 ; 0000 00D8 // OC1B output: Disconnected
                 ; 0000 00D9 // Noise Canceler: Off
                 ; 0000 00DA // Input Capture on Falling Edge
                 ; 0000 00DB // Timer1 Overflow Interrupt: Off
                 ; 0000 00DC // Input Capture Interrupt: Off
                 ; 0000 00DD // Compare A Match Interrupt: Off
                 ; 0000 00DE // Compare B Match Interrupt: Off
                 ; 0000 00DF TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000f0 bdef      	OUT  0x2F,R30
                 ; 0000 00E0 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000f1 bdee      	OUT  0x2E,R30
                 ; 0000 00E1 TCNT1H=0x00;
0000f2 bded      	OUT  0x2D,R30
                 ; 0000 00E2 TCNT1L=0x00;
0000f3 bdec      	OUT  0x2C,R30
                 ; 0000 00E3 ICR1H=0x00;
0000f4 bde7      	OUT  0x27,R30
                 ; 0000 00E4 ICR1L=0x00;
0000f5 bde6      	OUT  0x26,R30
                 ; 0000 00E5 OCR1AH=0x00;
0000f6 bdeb      	OUT  0x2B,R30
                 ; 0000 00E6 OCR1AL=0x00;
0000f7 bdea      	OUT  0x2A,R30
                 ; 0000 00E7 OCR1BH=0x00;
0000f8 bde9      	OUT  0x29,R30
                 ; 0000 00E8 OCR1BL=0x00;
0000f9 bde8      	OUT  0x28,R30
                 ; 0000 00E9 
                 ; 0000 00EA // Timer/Counter 2 initialization
                 ; 0000 00EB // Clock source: System Clock
                 ; 0000 00EC // Clock value: Timer2 Stopped
                 ; 0000 00ED // Mode: Normal top=0xFF
                 ; 0000 00EE // OC2 output: Disconnected
                 ; 0000 00EF ASSR=0<<AS2;
0000fa bde2      	OUT  0x22,R30
                 ; 0000 00F0 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000fb bde5      	OUT  0x25,R30
                 ; 0000 00F1 TCNT2=0x00;
0000fc bde4      	OUT  0x24,R30
                 ; 0000 00F2 OCR2=0x00;
0000fd bde3      	OUT  0x23,R30
                 ; 0000 00F3 
                 ; 0000 00F4 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00F5 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000fe bfe9      	OUT  0x39,R30
                 ; 0000 00F6 
                 ; 0000 00F7 // External Interrupt(s) initialization
                 ; 0000 00F8 // INT0: Off
                 ; 0000 00F9 // INT1: Off
                 ; 0000 00FA // INT2: Off
                 ; 0000 00FB MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000ff bfe5      	OUT  0x35,R30
                 ; 0000 00FC MCUCSR=(0<<ISC2);
000100 bfe4      	OUT  0x34,R30
                 ; 0000 00FD 
                 ; 0000 00FE // USART initialization
                 ; 0000 00FF // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0100 // USART Receiver: On
                 ; 0000 0101 // USART Transmitter: Off
                 ; 0000 0102 // USART Mode: Asynchronous
                 ; 0000 0103 // USART Baud Rate: 9600
                 ; 0000 0104 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
000101 b9eb      	OUT  0xB,R30
                 ; 0000 0105 UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000102 e9e0      	LDI  R30,LOW(144)
000103 b9ea      	OUT  0xA,R30
                 ; 0000 0106 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
000104 e8e6      	LDI  R30,LOW(134)
000105 bde0      	OUT  0x20,R30
                 ; 0000 0107 UBRRH=0x00;
000106 e0e0      	LDI  R30,LOW(0)
000107 bde0      	OUT  0x20,R30
                 ; 0000 0108 UBRRL=0x33;
000108 e3e3      	LDI  R30,LOW(51)
000109 b9e9      	OUT  0x9,R30
                 ; 0000 0109 
                 ; 0000 010A // Analog Comparator initialization
                 ; 0000 010B // Analog Comparator: Off
                 ; 0000 010C // The Analog Comparator's positive input is
                 ; 0000 010D // connected to the AIN0 pin
                 ; 0000 010E // The Analog Comparator's negative input is
                 ; 0000 010F // connected to the AIN1 pin
                 ; 0000 0110 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00010a e8e0      	LDI  R30,LOW(128)
00010b b9e8      	OUT  0x8,R30
                 ; 0000 0111 
                 ; 0000 0112 // ADC initialization
                 ; 0000 0113 // ADC Clock frequency: 1000.000 kHz
                 ; 0000 0114 // ADC Voltage Reference: AREF pin
                 ; 0000 0115 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 0116 // Only the 8 most significant bits of
                 ; 0000 0117 // the AD conversion result are used
                 ; 0000 0118 ADMUX=ADC_VREF_TYPE;
00010c e2e0      	LDI  R30,LOW(32)
00010d b9e7      	OUT  0x7,R30
                 ; 0000 0119 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
00010e e8e3      	LDI  R30,LOW(131)
00010f b9e6      	OUT  0x6,R30
                 ; 0000 011A SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000110 e0e0      	LDI  R30,LOW(0)
000111 bfe0      	OUT  0x30,R30
                 ; 0000 011B 
                 ; 0000 011C // SPI initialization
                 ; 0000 011D // SPI disabled
                 ; 0000 011E SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000112 b9ed      	OUT  0xD,R30
                 ; 0000 011F 
                 ; 0000 0120 // TWI initialization
                 ; 0000 0121 // TWI disabled
                 ; 0000 0122 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000113 bfe6      	OUT  0x36,R30
                 ; 0000 0123 
                 ; 0000 0124 // 1 Wire Bus initialization
                 ; 0000 0125 // 1 Wire Data port: PORTB
                 ; 0000 0126 // 1 Wire Data bit: 7
                 ; 0000 0127 // Note: 1 Wire port settings are specified in the
                 ; 0000 0128 // Project|Configure|C Compiler|Libraries|1 Wire menu.
                 ; 0000 0129 w1_init();
000114 940e 0301 	CALL _w1_init
                 ; 0000 012A // Determine the number of DS1820 devices
                 ; 0000 012B // connected to the 1 Wire bus
                 ; 0000 012C ds1820_devices=w1_search(0xf0,ds1820_rom_codes);
000116 efe0      	LDI  R30,LOW(240)
000117 93ea      	ST   -Y,R30
000118 ebab      	LDI  R26,LOW(_ds1820_rom_codes)
000119 e0b1      	LDI  R27,HIGH(_ds1820_rom_codes)
00011a 940e 0351 	CALL _w1_search
00011c 93e0 01ba 	STS  _ds1820_devices,R30
                 ; 0000 012D 
                 ; 0000 012E // Alphanumeric LCD initialization
                 ; 0000 012F // Connections are specified in the
                 ; 0000 0130 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0131 // RS - PORTC Bit 0
                 ; 0000 0132 // RD - PORTC Bit 1
                 ; 0000 0133 // EN - PORTC Bit 2
                 ; 0000 0134 // D4 - PORTC Bit 4
                 ; 0000 0135 // D5 - PORTC Bit 5
                 ; 0000 0136 // D6 - PORTC Bit 6
                 ; 0000 0137 // D7 - PORTC Bit 7
                 ; 0000 0138 // Characters/line: 16
                 ; 0000 0139 lcd_init(16);
00011e e1a0      	LDI  R26,LOW(16)
00011f d15d      	RCALL _lcd_init
                 ; 0000 013A 
                 ; 0000 013B // Global enable interrupts
                 ; 0000 013C #asm("sei")
000120 9478      	sei
                 ; 0000 013D 
                 ; 0000 013E while (1)
                 _0xD:
                 ; 0000 013F       {
                 ; 0000 0140       // Place your code here
                 ; 0000 0141 
                 ; 0000 0142         for(i=0;i<MAX_DEVICES;i++)  {
000121 e010      	LDI  R17,LOW(0)
                 _0x11:
000122 3012      	CPI  R17,2
000123 f578      	BRSH _0x12
                 ; 0000 0143 
                 ; 0000 0144             temp=ds1820_temperature_10(&rom_codes[i][0]);
000124 e0a9      	LDI  R26,LOW(9)
000125 9f1a      	MUL  R17,R26
000126 01f0      	MOVW R30,R0
000127 55e8      	SUBI R30,LOW(-_rom_codes)
000128 4ffe      	SBCI R31,HIGH(-_rom_codes)
000129 01df      	MOVW R26,R30
00012a d0b9      	RCALL _ds1820_temperature_10
00012b 019f      	MOVW R18,R30
                 ; 0000 0145             itoa(i,strW);
00012c 2fe1      	MOV  R30,R17
00012d e0f0      	LDI  R31,0
00012e 93fa      	ST   -Y,R31
00012f 93ea      	ST   -Y,R30
000130 e9a4      	LDI  R26,LOW(_strW)
000131 e0b1      	LDI  R27,HIGH(_strW)
000132 940e 02ac 	CALL _itoa
                 ; 0000 0146             lcd_gotoxy(0,1);
000134 e0e0      	LDI  R30,LOW(0)
000135 93ea      	ST   -Y,R30
000136 e0a1      	LDI  R26,LOW(1)
000137 d0f5      	RCALL _lcd_gotoxy
                 ; 0000 0147             lcd_puts(strW);
000138 e9a4      	LDI  R26,LOW(_strW)
000139 e0b1      	LDI  R27,HIGH(_strW)
00013a d131      	RCALL _lcd_puts
                 ; 0000 0148         //  printf("t%-u=%-i.%-u\xf8" "C\n\r",++i,temp/10,
                 ; 0000 0149          // num = abs(temp%10);
                 ; 0000 014A           itoa(temp/80, negin);
00013b 940e 02da 	CALL SUBOPT_0x0
00013d 940e 02ac 	CALL _itoa
                 ; 0000 014B           if (i == 0) {
00013f 3010      	CPI  R17,0
000140 f419      	BRNE _0x13
                 ; 0000 014C              itoa(temp/80, negin);
000141 940e 02da 	CALL SUBOPT_0x0
000143 c00b      	RJMP _0x20
                 ; 0000 014D           }
                 ; 0000 014E           else if(i == 1) {
                 _0x13:
000144 3011      	CPI  R17,1
000145 f459      	BRNE _0x15
                 ; 0000 014F                itoa(temp/80, negin3);
000146 01d9      	MOVW R26,R18
000147 e5e0      	LDI  R30,LOW(80)
000148 e0f0      	LDI  R31,HIGH(80)
000149 940e 03ff 	CALL __DIVW21
00014b 93fa      	ST   -Y,R31
00014c 93ea      	ST   -Y,R30
00014d e8aa      	LDI  R26,LOW(_negin3)
00014e e0b1      	LDI  R27,HIGH(_negin3)
                 _0x20:
00014f 940e 02ac 	CALL _itoa
                 ; 0000 0150           }
                 ; 0000 0151            //lcd_gotoxy(0,0);
                 ; 0000 0152         //lcd_puts(negin);
                 ; 0000 0153        }
                 _0x15:
000151 5f1f      	SUBI R17,-1
000152 cfcf      	RJMP _0x11
                 _0x12:
                 ; 0000 0154 
                 ; 0000 0155       num1 = read_adc(0);
000153 e0a0      	LDI  R26,LOW(0)
000154 df70      	RCALL _read_adc
000155 2e6e      	MOV  R6,R30
000156 2477      	CLR  R7
                 ; 0000 0156       itoa(num1*2, negin1);
000157 01f3      	MOVW R30,R6
000158 0fee      	LSL  R30
000159 1fff      	ROL  R31
00015a 93fa      	ST   -Y,R31
00015b 93ea      	ST   -Y,R30
00015c e7a6      	LDI  R26,LOW(_negin1)
00015d e0b1      	LDI  R27,HIGH(_negin1)
00015e 940e 02ac 	CALL _itoa
                 ; 0000 0157        //lcd_gotoxy(0,1);
                 ; 0000 0158          // lcd_puts(negin1);
                 ; 0000 0159       //itoa(num, negin);
                 ; 0000 015A      // lcd_puts(negin);
                 ; 0000 015B      num2 = read_adc(1);
000160 e0a1      	LDI  R26,LOW(1)
000161 df63      	RCALL _read_adc
000162 2e8e      	MOV  R8,R30
000163 2499      	CLR  R9
                 ; 0000 015C       itoa(num2*2, negin2);
000164 01f4      	MOVW R30,R8
000165 0fee      	LSL  R30
000166 1fff      	ROL  R31
000167 93fa      	ST   -Y,R31
000168 93ea      	ST   -Y,R30
000169 e8a0      	LDI  R26,LOW(_negin2)
00016a e0b1      	LDI  R27,HIGH(_negin2)
00016b 940e 02ac 	CALL _itoa
                 ; 0000 015D 
                 ; 0000 015E       date = getchar();
00016d df37      	RCALL _getchar
00016e 2ede      	MOV  R13,R30
                 ; 0000 015F       if (date == '1') {
00016f e3e1      	LDI  R30,LOW(49)
000170 15ed      	CP   R30,R13
000171 f429      	BRNE _0x16
                 ; 0000 0160         //lcd_clear()
                 ; 0000 0161         lcd_gotoxy(0,0);
000172 940e 02e4 	CALL SUBOPT_0x1
                 ; 0000 0162         lcd_puts(negin);
000174 e6ac      	LDI  R26,LOW(_negin)
000175 e0b1      	LDI  R27,HIGH(_negin)
000176 c01e      	RJMP _0x21
                 ; 0000 0163       }
                 ; 0000 0164       else if(date == '2'){
                 _0x16:
000177 e3e2      	LDI  R30,LOW(50)
000178 15ed      	CP   R30,R13
000179 f431      	BRNE _0x18
                 ; 0000 0165           lcd_clear();
00017a d0c3      	RCALL _lcd_clear
                 ; 0000 0166           lcd_gotoxy(0,0);
00017b 940e 02e4 	CALL SUBOPT_0x1
                 ; 0000 0167           lcd_puts(negin1);
00017d e7a6      	LDI  R26,LOW(_negin1)
00017e e0b1      	LDI  R27,HIGH(_negin1)
00017f c015      	RJMP _0x21
                 ; 0000 0168 
                 ; 0000 0169       }
                 ; 0000 016A       else if ( date == '3'){
                 _0x18:
000180 e3e3      	LDI  R30,LOW(51)
000181 15ed      	CP   R30,R13
000182 f429      	BRNE _0x1A
                 ; 0000 016B         lcd_gotoxy(0,0);
000183 940e 02e4 	CALL SUBOPT_0x1
                 ; 0000 016C            lcd_puts(negin3);
000185 e8aa      	LDI  R26,LOW(_negin3)
000186 e0b1      	LDI  R27,HIGH(_negin3)
000187 c00d      	RJMP _0x21
                 ; 0000 016D       }
                 ; 0000 016E       else if (date == '4') {
                 _0x1A:
000188 e3e4      	LDI  R30,LOW(52)
000189 15ed      	CP   R30,R13
00018a f431      	BRNE _0x1C
                 ; 0000 016F              lcd_clear();
00018b d0b2      	RCALL _lcd_clear
                 ; 0000 0170             lcd_gotoxy(0,0);
00018c 940e 02e4 	CALL SUBOPT_0x1
                 ; 0000 0171            lcd_puts(negin2);
00018e e8a0      	LDI  R26,LOW(_negin2)
00018f e0b1      	LDI  R27,HIGH(_negin2)
000190 c004      	RJMP _0x21
                 ; 0000 0172       }
                 ; 0000 0173       else {
                 _0x1C:
                 ; 0000 0174              lcd_gotoxy(0,0);
000191 940e 02e4 	CALL SUBOPT_0x1
                 ; 0000 0175            lcd_puts("as");
                +
000193 e6a0     +LDI R26 , LOW ( _0x1E + ( 0 ) )
000194 e0b1     +LDI R27 , HIGH ( _0x1E + ( 0 ) )
                 	__POINTW2MN _0x1E,0
                 _0x21:
000195 d0d6      	RCALL _lcd_puts
                 ; 0000 0176 
                 ; 0000 0177       }
                 ; 0000 0178       }
000196 cf8a      	RJMP _0xD
                 ; 0000 0179 }
                 _0x1F:
000197 cfff      	RJMP _0x1F
                 ; .FEND
                 
                 	.DSEG
                 _0x1E:
000160           	.BYTE 0x3
                 
                 	.CSEG
                 _ds1820_select:
                 ; .FSTART _ds1820_select
000198 93ba      	ST   -Y,R27
000199 93aa      	ST   -Y,R26
00019a 931a      	ST   -Y,R17
00019b 940e 0301 	CALL _w1_init
00019d 30e0      	CPI  R30,0
00019e f411      	BRNE _0x2000003
00019f e0e0      	LDI  R30,LOW(0)
0001a0 c0d9      	RJMP _0x20E0002
                 _0x2000003:
0001a1 81e9      	LDD  R30,Y+1
0001a2 81fa      	LDD  R31,Y+1+1
0001a3 9730      	SBIW R30,0
0001a4 f081      	BREQ _0x2000004
0001a5 e5a5      	LDI  R26,LOW(85)
0001a6 940e 0347 	CALL _w1_write
0001a8 e010      	LDI  R17,LOW(0)
                 _0x2000006:
0001a9 81a9      	LDD  R26,Y+1
0001aa 81ba      	LDD  R27,Y+1+1
0001ab 91ed      	LD   R30,X+
0001ac 83a9      	STD  Y+1,R26
0001ad 83ba      	STD  Y+1+1,R27
0001ae 2fae      	MOV  R26,R30
0001af 940e 0347 	CALL _w1_write
0001b1 5f1f      	SUBI R17,-LOW(1)
0001b2 3018      	CPI  R17,8
0001b3 f3a8      	BRLO _0x2000006
0001b4 c003      	RJMP _0x2000008
                 _0x2000004:
0001b5 ecac      	LDI  R26,LOW(204)
0001b6 940e 0347 	CALL _w1_write
                 _0x2000008:
0001b8 e0e1      	LDI  R30,LOW(1)
0001b9 c0c0      	RJMP _0x20E0002
                 ; .FEND
                 _ds1820_read_spd:
                 ; .FSTART _ds1820_read_spd
0001ba 93ba      	ST   -Y,R27
0001bb 93aa      	ST   -Y,R26
0001bc 940e 0412 	CALL __SAVELOCR4
0001be 81ac      	LDD  R26,Y+4
0001bf 81bd      	LDD  R27,Y+4+1
0001c0 dfd7      	RCALL _ds1820_select
0001c1 30e0      	CPI  R30,0
0001c2 f411      	BRNE _0x2000009
0001c3 e0e0      	LDI  R30,LOW(0)
0001c4 c01b      	RJMP _0x20E0004
                 _0x2000009:
0001c5 ebae      	LDI  R26,LOW(190)
0001c6 940e 0347 	CALL _w1_write
0001c8 e010      	LDI  R17,LOW(0)
                +
0001c9 e623     +LDI R18 , LOW ( ___ds1820_scratch_pad )
0001ca e031     +LDI R19 , HIGH ( ___ds1820_scratch_pad )
                 	__POINTWRM 18,19,___ds1820_scratch_pad
                 _0x200000B:
0001cb 933f      	PUSH R19
0001cc 932f      	PUSH R18
                +
0001cd 5f2f     +SUBI R18 , LOW ( - 1 )
0001ce 4f3f     +SBCI R19 , HIGH ( - 1 )
                 	__ADDWRN 18,19,1
0001cf 940e 0342 	CALL _w1_read
0001d1 91af      	POP  R26
0001d2 91bf      	POP  R27
0001d3 93ec      	ST   X,R30
0001d4 5f1f      	SUBI R17,-LOW(1)
0001d5 3019      	CPI  R17,9
0001d6 f3a0      	BRLO _0x200000B
0001d7 e6e3      	LDI  R30,LOW(___ds1820_scratch_pad)
0001d8 e0f1      	LDI  R31,HIGH(___ds1820_scratch_pad)
0001d9 93fa      	ST   -Y,R31
0001da 93ea      	ST   -Y,R30
0001db e0a9      	LDI  R26,LOW(9)
0001dc 940e 03c0 	CALL _w1_dow_crc8
0001de 940e 03da 	CALL __LNEGB1
                 _0x20E0004:
0001e0 940e 0417 	CALL __LOADLOCR4
0001e2 9626      	ADIW R28,6
0001e3 9508      	RET
                 ; .FEND
                 _ds1820_temperature_10:
                 ; .FSTART _ds1820_temperature_10
0001e4 93ba      	ST   -Y,R27
0001e5 93aa      	ST   -Y,R26
0001e6 81a8      	LD   R26,Y
0001e7 81b9      	LDD  R27,Y+1
0001e8 dfaf      	RCALL _ds1820_select
0001e9 30e0      	CPI  R30,0
0001ea f419      	BRNE _0x200000D
0001eb efe1      	LDI  R30,LOW(55537)
0001ec edf8      	LDI  R31,HIGH(55537)
0001ed c04e      	RJMP _0x20E0003
                 _0x200000D:
0001ee e4a4      	LDI  R26,LOW(68)
0001ef 940e 0347 	CALL _w1_write
0001f1 e2a6      	LDI  R26,LOW(550)
0001f2 e0b2      	LDI  R27,HIGH(550)
0001f3 940e 02f7 	CALL _delay_ms
0001f5 81a8      	LD   R26,Y
0001f6 81b9      	LDD  R27,Y+1
0001f7 dfc2      	RCALL _ds1820_read_spd
0001f8 30e0      	CPI  R30,0
0001f9 f419      	BRNE _0x200000E
0001fa efe1      	LDI  R30,LOW(55537)
0001fb edf8      	LDI  R31,HIGH(55537)
0001fc c03f      	RJMP _0x20E0003
                 _0x200000E:
0001fd 940e 0301 	CALL _w1_init
                +
0001ff 91f0 0164+LDS R31 , ___ds1820_scratch_pad + ( 1 )
                 	__GETB1HMN ___ds1820_scratch_pad,1
000201 e0e0      	LDI  R30,LOW(0)
000202 01df      	MOVW R26,R30
000203 91e0 0163 	LDS  R30,___ds1820_scratch_pad
000205 e0f0      	LDI  R31,0
000206 2bea      	OR   R30,R26
000207 2bfb      	OR   R31,R27
000208 e0a5      	LDI  R26,LOW(5)
000209 e0b0      	LDI  R27,HIGH(5)
00020a 940e 03e7 	CALL __MULW12
00020c c02f      	RJMP _0x20E0003
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G101:
                 ; .FSTART __lcd_write_nibble_G101
00020d 93aa      	ST   -Y,R26
00020e b3e5      	IN   R30,0x15
00020f 70ef      	ANDI R30,LOW(0xF)
000210 2fae      	MOV  R26,R30
000211 81e8      	LD   R30,Y
000212 7fe0      	ANDI R30,LOW(0xF0)
000213 2bea      	OR   R30,R26
000214 bbe5      	OUT  0x15,R30
                +
000215 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000216 958a     +DEC R24
000217 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000218 9aaa      	SBI  0x15,2
                +
000219 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00021a 958a     +DEC R24
00021b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00021c 98aa      	CBI  0x15,2
                +
00021d e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00021e 958a     +DEC R24
00021f f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000220 c089      	RJMP _0x20E0001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000221 93aa      	ST   -Y,R26
000222 81a8      	LD   R26,Y
000223 dfe9      	RCALL __lcd_write_nibble_G101
000224 81e8          ld    r30,y
000225 95e2          swap  r30
000226 83e8          st    y,r30
000227 81a8      	LD   R26,Y
000228 dfe4      	RCALL __lcd_write_nibble_G101
                +
000229 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
00022a 958a     +DEC R24
00022b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
00022c c07d      	RJMP _0x20E0001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
00022d 93aa      	ST   -Y,R26
00022e 81e8      	LD   R30,Y
00022f e0f0      	LDI  R31,0
000230 53e3      	SUBI R30,LOW(-__base_y_G101)
000231 4ffe      	SBCI R31,HIGH(-__base_y_G101)
000232 81e0      	LD   R30,Z
000233 81a9      	LDD  R26,Y+1
000234 0fae      	ADD  R26,R30
000235 dfeb      	RCALL __lcd_write_data
000236 81e9      	LDD  R30,Y+1
000237 93e0 01d1 	STS  __lcd_x,R30
000239 81e8      	LD   R30,Y
00023a 93e0 01d2 	STS  __lcd_y,R30
                 _0x20E0003:
00023c 9622      	ADIW R28,2
00023d 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
00023e e0a2      	LDI  R26,LOW(2)
00023f 940e 02e9 	CALL SUBOPT_0x2
000241 e0ac      	LDI  R26,LOW(12)
000242 dfde      	RCALL __lcd_write_data
000243 e0a1      	LDI  R26,LOW(1)
000244 940e 02e9 	CALL SUBOPT_0x2
000246 e0e0      	LDI  R30,LOW(0)
000247 93e0 01d2 	STS  __lcd_y,R30
000249 93e0 01d1 	STS  __lcd_x,R30
00024b 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
00024c 93aa      	ST   -Y,R26
00024d 81a8      	LD   R26,Y
00024e 30aa      	CPI  R26,LOW(0xA)
00024f f031      	BREQ _0x2020005
000250 91e0 01d3 	LDS  R30,__lcd_maxx
000252 91a0 01d1 	LDS  R26,__lcd_x
000254 17ae      	CP   R26,R30
000255 f060      	BRLO _0x2020004
                 _0x2020005:
000256 e0e0      	LDI  R30,LOW(0)
000257 93ea      	ST   -Y,R30
000258 91a0 01d2 	LDS  R26,__lcd_y
00025a 5faf      	SUBI R26,-LOW(1)
00025b 93a0 01d2 	STS  __lcd_y,R26
00025d dfcf      	RCALL _lcd_gotoxy
00025e 81a8      	LD   R26,Y
00025f 30aa      	CPI  R26,LOW(0xA)
000260 f409      	BRNE _0x2020007
000261 c048      	RJMP _0x20E0001
                 _0x2020007:
                 _0x2020004:
000262 91e0 01d1 	LDS  R30,__lcd_x
000264 5fef      	SUBI R30,-LOW(1)
000265 93e0 01d1 	STS  __lcd_x,R30
000267 9aa8      	SBI  0x15,0
000268 81a8      	LD   R26,Y
000269 dfb7      	RCALL __lcd_write_data
00026a 98a8      	CBI  0x15,0
00026b c03e      	RJMP _0x20E0001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
00026c 93ba      	ST   -Y,R27
00026d 93aa      	ST   -Y,R26
00026e 931a      	ST   -Y,R17
                 _0x2020008:
00026f 81a9      	LDD  R26,Y+1
000270 81ba      	LDD  R27,Y+1+1
000271 91ed      	LD   R30,X+
000272 83a9      	STD  Y+1,R26
000273 83ba      	STD  Y+1+1,R27
000274 2f1e      	MOV  R17,R30
000275 30e0      	CPI  R30,0
000276 f019      	BREQ _0x202000A
000277 2fa1      	MOV  R26,R17
000278 dfd3      	RCALL _lcd_putchar
000279 cff5      	RJMP _0x2020008
                 _0x202000A:
                 _0x20E0002:
00027a 8118      	LDD  R17,Y+0
00027b 9623      	ADIW R28,3
00027c 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00027d 93aa      	ST   -Y,R26
00027e b3e4      	IN   R30,0x14
00027f 6fe0      	ORI  R30,LOW(0xF0)
000280 bbe4      	OUT  0x14,R30
000281 9aa2      	SBI  0x14,2
000282 9aa0      	SBI  0x14,0
000283 9aa1      	SBI  0x14,1
000284 98aa      	CBI  0x15,2
000285 98a8      	CBI  0x15,0
000286 98a9      	CBI  0x15,1
000287 81e8      	LD   R30,Y
000288 93e0 01d3 	STS  __lcd_maxx,R30
00028a 58e0      	SUBI R30,-LOW(128)
                +
00028b 93e0 01cf+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
00028d 81e8      	LD   R30,Y
00028e 54e0      	SUBI R30,-LOW(192)
                +
00028f 93e0 01d0+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
000291 e1a4      	LDI  R26,LOW(20)
000292 e0b0      	LDI  R27,0
000293 940e 02f7 	CALL _delay_ms
000295 940e 02ef 	CALL SUBOPT_0x3
000297 940e 02ef 	CALL SUBOPT_0x3
000299 940e 02ef 	CALL SUBOPT_0x3
00029b e2a0      	LDI  R26,LOW(32)
00029c df70      	RCALL __lcd_write_nibble_G101
                +
00029d ec88     +LDI R24 , LOW ( 200 )
00029e e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00029f 9701     +SBIW R24 , 1
0002a0 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0002a1 e2a8      	LDI  R26,LOW(40)
0002a2 df7e      	RCALL __lcd_write_data
0002a3 e0a4      	LDI  R26,LOW(4)
0002a4 df7c      	RCALL __lcd_write_data
0002a5 e8a5      	LDI  R26,LOW(133)
0002a6 df7a      	RCALL __lcd_write_data
0002a7 e0a6      	LDI  R26,LOW(6)
0002a8 df78      	RCALL __lcd_write_data
0002a9 df94      	RCALL _lcd_clear
                 _0x20E0001:
0002aa 9621      	ADIW R28,1
0002ab 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 _itoa:
                 ; .FSTART _itoa
0002ac 93ba      	ST   -Y,R27
0002ad 93aa      	ST   -Y,R26
0002ae 91a9          ld   r26,y+
0002af 91b9          ld   r27,y+
0002b0 91e9          ld   r30,y+
0002b1 91f9          ld   r31,y+
0002b2 9630          adiw r30,0
0002b3 f42a          brpl __itoa0
0002b4 95e0          com  r30
0002b5 95f0          com  r31
0002b6 9631          adiw r30,1
0002b7 e26d          ldi  r22,'-'
0002b8 936d          st   x+,r22
                 __itoa0:
0002b9 94e8          clt
0002ba e180          ldi  r24,low(10000)
0002bb e297          ldi  r25,high(10000)
0002bc d00d          rcall __itoa1
0002bd ee88          ldi  r24,low(1000)
0002be e093          ldi  r25,high(1000)
0002bf d00a          rcall __itoa1
0002c0 e684          ldi  r24,100
0002c1 2799          clr  r25
0002c2 d007          rcall __itoa1
0002c3 e08a          ldi  r24,10
0002c4 d005          rcall __itoa1
0002c5 2f6e          mov  r22,r30
0002c6 d010          rcall __itoa5
0002c7 2766          clr  r22
0002c8 936c          st   x,r22
0002c9 9508          ret
                 
                 __itoa1:
0002ca 2766          clr	 r22
                 __itoa2:
0002cb 17e8          cp   r30,r24
0002cc 07f9          cpc  r31,r25
0002cd f020          brlo __itoa3
0002ce 9563          inc  r22
0002cf 1be8          sub  r30,r24
0002d0 0bf9          sbc  r31,r25
0002d1 f7c9          brne __itoa2
                 __itoa3:
0002d2 2366          tst  r22
0002d3 f411          brne __itoa4
0002d4 f016          brts __itoa5
0002d5 9508          ret
                 __itoa4:
0002d6 9468          set
                 __itoa5:
0002d7 5d60          subi r22,-0x30
0002d8 936d          st   x+,r22
0002d9 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 ___ds1820_scratch_pad:
000163           	.BYTE 0x9
                 _negin:
00016c           	.BYTE 0xA
                 _negin1:
000176           	.BYTE 0xA
                 _negin2:
000180           	.BYTE 0xA
                 _negin3:
00018a           	.BYTE 0xA
                 _strW:
000194           	.BYTE 0xA
                 _rx_buffer:
00019e           	.BYTE 0x8
                 _rx_rd_index:
0001a6           	.BYTE 0x1
                 _rx_counter:
0001a7           	.BYTE 0x1
                 _rom_codes:
0001a8           	.BYTE 0x12
                 _ds1820_devices:
0001ba           	.BYTE 0x1
                 _ds1820_rom_codes:
0001bb           	.BYTE 0x12
                 __base_y_G101:
0001cd           	.BYTE 0x4
                 __lcd_x:
0001d1           	.BYTE 0x1
                 __lcd_y:
0001d2           	.BYTE 0x1
                 __lcd_maxx:
0001d3           	.BYTE 0x1
                 __seed_G102:
0001d4           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x0:
0002da 01d9      	MOVW R26,R18
0002db e5e0      	LDI  R30,LOW(80)
0002dc e0f0      	LDI  R31,HIGH(80)
0002dd 940e 03ff 	CALL __DIVW21
0002df 93fa      	ST   -Y,R31
0002e0 93ea      	ST   -Y,R30
0002e1 e6ac      	LDI  R26,LOW(_negin)
0002e2 e0b1      	LDI  R27,HIGH(_negin)
0002e3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x1:
0002e4 e0e0      	LDI  R30,LOW(0)
0002e5 93ea      	ST   -Y,R30
0002e6 e0a0      	LDI  R26,LOW(0)
0002e7 940c 022d 	JMP  _lcd_gotoxy
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
0002e9 940e 0221 	CALL __lcd_write_data
0002eb e0a3      	LDI  R26,LOW(3)
0002ec e0b0      	LDI  R27,0
0002ed 940c 02f7 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x3:
0002ef e3a0      	LDI  R26,LOW(48)
0002f0 940e 020d 	CALL __lcd_write_nibble_G101
                +
0002f2 ec88     +LDI R24 , LOW ( 200 )
0002f3 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0002f4 9701     +SBIW R24 , 1
0002f5 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0002f6 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0002f7 9610      	adiw r26,0
0002f8 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0002f9 ed80     +LDI R24 , LOW ( 0x7D0 )
0002fa e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0002fb 9701     +SBIW R24 , 1
0002fc f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0002fd 95a8      	wdr
0002fe 9711      	sbiw r26,1
0002ff f7c9      	brne __delay_ms0
                 __delay_ms1:
000300 9508      	ret
                 
                 	.equ __w1_port=0x18
                 	.equ __w1_bit=0x07
                 
                 _w1_init:
000301 27ee      	clr  r30
000302 98c7      	cbi  __w1_port,__w1_bit
000303 9abf      	sbi  __w1_port-1,__w1_bit
                +
000304 ec80     +LDI R24 , LOW ( 0x3C0 )
000305 e093     +LDI R25 , HIGH ( 0x3C0 )
                +__DELAY_USW_LOOP :
000306 9701     +SBIW R24 , 1
000307 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x3C0
000308 98bf      	cbi  __w1_port-1,__w1_bit
                +
000309 e285     +LDI R24 , LOW ( 0x25 )
                +__DELAY_USB_LOOP :
00030a 958a     +DEC R24
00030b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x25
00030c 9bb7      	sbis __w1_port-2,__w1_bit
00030d 9508      	ret
                +
00030e ec8b     +LDI R24 , LOW ( 0xCB )
                +__DELAY_USB_LOOP :
00030f 958a     +DEC R24
000310 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0xCB
000311 9bb7      	sbis __w1_port-2,__w1_bit
000312 e0e1      	ldi  r30,1
                +
000313 e08c     +LDI R24 , LOW ( 0x30C )
000314 e093     +LDI R25 , HIGH ( 0x30C )
                +__DELAY_USW_LOOP :
000315 9701     +SBIW R24 , 1
000316 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x30C
000317 9508      	ret
                 
                 __w1_read_bit:
000318 9abf      	sbi  __w1_port-1,__w1_bit
                +
000319 e085     +LDI R24 , LOW ( 0x5 )
                +__DELAY_USB_LOOP :
00031a 958a     +DEC R24
00031b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x5
00031c 98bf      	cbi  __w1_port-1,__w1_bit
                +
00031d e18d     +LDI R24 , LOW ( 0x1D )
                +__DELAY_USB_LOOP :
00031e 958a     +DEC R24
00031f f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x1D
000320 9488      	clc
000321 99b7      	sbic __w1_port-2,__w1_bit
000322 9408      	sec
000323 95e7      	ror  r30
                +
000324 ed85     +LDI R24 , LOW ( 0xD5 )
                +__DELAY_USB_LOOP :
000325 958a     +DEC R24
000326 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0xD5
000327 9508      	ret
                 
                 __w1_write_bit:
000328 94e8      	clt
000329 9abf      	sbi  __w1_port-1,__w1_bit
                +
00032a e085     +LDI R24 , LOW ( 0x5 )
                +__DELAY_USB_LOOP :
00032b 958a     +DEC R24
00032c f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x5
00032d fd70      	sbrc r23,0
00032e 98bf      	cbi  __w1_port-1,__w1_bit
                +
00032f e283     +LDI R24 , LOW ( 0x23 )
                +__DELAY_USB_LOOP :
000330 958a     +DEC R24
000331 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0x23
000332 99b7      	sbic __w1_port-2,__w1_bit
000333 c003      	rjmp __w1_write_bit0
000334 ff70      	sbrs r23,0
000335 c003      	rjmp __w1_write_bit1
000336 9508      	ret
                 __w1_write_bit0:
000337 ff70      	sbrs r23,0
000338 9508      	ret
                 __w1_write_bit1:
                +
000339 ec88     +LDI R24 , LOW ( 0xC8 )
                +__DELAY_USB_LOOP :
00033a 958a     +DEC R24
00033b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0xC8
00033c 98bf      	cbi  __w1_port-1,__w1_bit
                +
00033d e08d     +LDI R24 , LOW ( 0xD )
                +__DELAY_USB_LOOP :
00033e 958a     +DEC R24
00033f f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 0xD
000340 9468      	set
000341 9508      	ret
                 
                 _w1_read:
000342 e068      	ldi  r22,8
                 	__w1_read0:
000343 dfd4      	rcall __w1_read_bit
000344 956a      	dec  r22
000345 f7e9      	brne __w1_read0
000346 9508      	ret
                 
                 _w1_write:
000347 2f7a      	mov  r23,r26
000348 e068      	ldi  r22,8
000349 27ee      	clr  r30
                 __w1_write0:
00034a dfdd      	rcall __w1_write_bit
00034b f426      	brtc __w1_write1
00034c 9577      	ror  r23
00034d 956a      	dec  r22
00034e f7d9      	brne __w1_write0
00034f 95e3      	inc  r30
                 __w1_write1:
000350 9508      	ret
                 
                 _w1_search:
000351 934f      	push r20
000352 935f      	push r21
000353 2411      	clr  r1
000354 2744      	clr  r20
                 __w1_search0:
000355 2c01      	mov  r0,r1
000356 2411      	clr  r1
000357 dfa9      	rcall _w1_init
000358 23ee      	tst  r30
000359 f101      	breq __w1_search7
00035a 93af      	push r26
00035b 81a8      	ld   r26,y
00035c dfea      	rcall _w1_write
00035d 91af      	pop  r26
00035e e051      	ldi  r21,1
                 __w1_search1:
00035f 1550      	cp   r21,r0
000360 f498      	brsh __w1_search6
000361 dfb6      	rcall __w1_read_bit
000362 fde7      	sbrc r30,7
000363 c008      	rjmp __w1_search2
000364 dfb3      	rcall __w1_read_bit
000365 fde7      	sbrc r30,7
000366 c006      	rjmp __w1_search3
000367 d03f      	rcall __sel_bit
000368 2389      	and  r24,r25
000369 f419      	brne __w1_search3
00036a 2e15      	mov  r1,r21
00036b c001      	rjmp __w1_search3
                 __w1_search2:
00036c dfab      	rcall __w1_read_bit
                 __w1_search3:
00036d d039      	rcall __sel_bit
00036e 2389      	and  r24,r25
00036f e070      	ldi  r23,0
000370 f009      	breq __w1_search5
                 __w1_search4:
000371 e071      	ldi  r23,1
                 __w1_search5:
000372 dfb5      	rcall __w1_write_bit
000373 c01e      	rjmp __w1_search13
                 __w1_search6:
000374 dfa3      	rcall __w1_read_bit
000375 ffe7      	sbrs r30,7
000376 c00b      	rjmp __w1_search9
000377 dfa0      	rcall __w1_read_bit
000378 ffe7      	sbrs r30,7
000379 c005      	rjmp __w1_search8
                 __w1_search7:
00037a 2fe4      	mov  r30,r20
00037b 915f      	pop  r21
00037c 914f      	pop  r20
00037d 9621      	adiw r28,1
00037e 9508      	ret
                 __w1_search8:
00037f 9468      	set
000380 d037      	rcall __set_bit
000381 cfef      	rjmp __w1_search4
                 __w1_search9:
000382 df95      	rcall __w1_read_bit
000383 ffe7      	sbrs r30,7
000384 c001      	rjmp __w1_search10
000385 c003      	rjmp __w1_search11
                 __w1_search10:
000386 1550      	cp   r21,r0
000387 f031      	breq __w1_search12
000388 2e15      	mov  r1,r21
                 __w1_search11:
000389 94e8      	clt
00038a d02d      	rcall __set_bit
00038b 2777      	clr  r23
00038c df9b      	rcall __w1_write_bit
00038d c004      	rjmp __w1_search13
                 __w1_search12:
00038e 9468      	set
00038f d028      	rcall __set_bit
000390 e071      	ldi  r23,1
000391 df96      	rcall __w1_write_bit
                 __w1_search13:
000392 9553      	inc  r21
000393 3451      	cpi  r21,65
000394 f254      	brlt __w1_search1
000395 df82      	rcall __w1_read_bit
000396 1fee      	rol  r30
000397 1fee      	rol  r30
000398 70e1      	andi r30,1
000399 9618      	adiw r26,8
00039a 93ec      	st   x,r30
00039b 9718      	sbiw r26,8
00039c 9543      	inc  r20
00039d 2011      	tst  r1
00039e f2d9      	breq __w1_search7
00039f e059      	ldi  r21,9
                 __w1_search14:
0003a0 91ec      	ld   r30,x
0003a1 9619      	adiw r26,9
0003a2 93ec      	st   x,r30
0003a3 9718      	sbiw r26,8
0003a4 955a      	dec  r21
0003a5 f7d1      	brne __w1_search14
0003a6 cfae      	rjmp __w1_search0
                 
                 __sel_bit:
0003a7 2fe5      	mov  r30,r21
0003a8 95ea      	dec  r30
0003a9 2f6e      	mov  r22,r30
0003aa 95e6      	lsr  r30
0003ab 95e6      	lsr  r30
0003ac 95e6      	lsr  r30
0003ad 27ff      	clr  r31
0003ae 0fea      	add  r30,r26
0003af 1ffb      	adc  r31,r27
0003b0 8180      	ld   r24,z
0003b1 e091      	ldi  r25,1
0003b2 7067      	andi r22,7
                 __sel_bit0:
0003b3 f019      	breq __sel_bit1
0003b4 0f99      	lsl  r25
0003b5 956a      	dec  r22
0003b6 cffc      	rjmp __sel_bit0
                 __sel_bit1:
0003b7 9508      	ret
                 
                 __set_bit:
0003b8 dfee      	rcall __sel_bit
0003b9 f01e      	brts __set_bit2
0003ba 9590      	com  r25
0003bb 2389      	and  r24,r25
0003bc c001      	rjmp __set_bit3
                 __set_bit2:
0003bd 2b89      	or   r24,r25
                 __set_bit3:
0003be 8380      	st   z,r24
0003bf 9508      	ret
                 
                 _w1_dow_crc8:
0003c0 27ee      	clr  r30
0003c1 23aa      	tst  r26
0003c2 f089      	breq __w1_dow_crc83
0003c3 2f8a      	mov  r24,r26
0003c4 e168      	ldi  r22,0x18
0003c5 81a8      	ld   r26,y
0003c6 81b9      	ldd  r27,y+1
                 __w1_dow_crc80:
0003c7 e098      	ldi  r25,8
0003c8 91fd      	ld   r31,x+
                 __w1_dow_crc81:
0003c9 2f7f      	mov  r23,r31
0003ca 277e      	eor  r23,r30
0003cb 9577      	ror  r23
0003cc f408      	brcc __w1_dow_crc82
0003cd 27e6      	eor  r30,r22
                 __w1_dow_crc82:
0003ce 95e7      	ror  r30
0003cf 95f6      	lsr  r31
0003d0 959a      	dec  r25
0003d1 f7b9      	brne __w1_dow_crc81
0003d2 958a      	dec  r24
0003d3 f799      	brne __w1_dow_crc80
                 __w1_dow_crc83:
0003d4 9622      	adiw r28,2
0003d5 9508      	ret
                 
                 __ANEGW1:
0003d6 95f1      	NEG  R31
0003d7 95e1      	NEG  R30
0003d8 40f0      	SBCI R31,0
0003d9 9508      	RET
                 
                 __LNEGB1:
0003da 23ee      	TST  R30
0003db e0e1      	LDI  R30,1
0003dc f009      	BREQ __LNEGB1F
0003dd 27ee      	CLR  R30
                 __LNEGB1F:
0003de 9508      	RET
                 
                 __MULW12U:
0003df 9ffa      	MUL  R31,R26
0003e0 2df0      	MOV  R31,R0
0003e1 9feb      	MUL  R30,R27
0003e2 0df0      	ADD  R31,R0
0003e3 9fea      	MUL  R30,R26
0003e4 2de0      	MOV  R30,R0
0003e5 0df1      	ADD  R31,R1
0003e6 9508      	RET
                 
                 __MULW12:
0003e7 d01c      	RCALL __CHKSIGNW
0003e8 dff6      	RCALL __MULW12U
0003e9 f40e      	BRTC __MULW121
0003ea dfeb      	RCALL __ANEGW1
                 __MULW121:
0003eb 9508      	RET
                 
                 __DIVW21U:
0003ec 2400      	CLR  R0
0003ed 2411      	CLR  R1
0003ee e190      	LDI  R25,16
                 __DIVW21U1:
0003ef 0faa      	LSL  R26
0003f0 1fbb      	ROL  R27
0003f1 1c00      	ROL  R0
0003f2 1c11      	ROL  R1
0003f3 1a0e      	SUB  R0,R30
0003f4 0a1f      	SBC  R1,R31
0003f5 f418      	BRCC __DIVW21U2
0003f6 0e0e      	ADD  R0,R30
0003f7 1e1f      	ADC  R1,R31
0003f8 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0003f9 60a1      	SBR  R26,1
                 __DIVW21U3:
0003fa 959a      	DEC  R25
0003fb f799      	BRNE __DIVW21U1
0003fc 01fd      	MOVW R30,R26
0003fd 01d0      	MOVW R26,R0
0003fe 9508      	RET
                 
                 __DIVW21:
0003ff d004      	RCALL __CHKSIGNW
000400 dfeb      	RCALL __DIVW21U
000401 f40e      	BRTC __DIVW211
000402 dfd3      	RCALL __ANEGW1
                 __DIVW211:
000403 9508      	RET
                 
                 __CHKSIGNW:
000404 94e8      	CLT
000405 fff7      	SBRS R31,7
000406 c002      	RJMP __CHKSW1
000407 dfce      	RCALL __ANEGW1
000408 9468      	SET
                 __CHKSW1:
000409 ffb7      	SBRS R27,7
00040a c006      	RJMP __CHKSW2
00040b 95a0      	COM  R26
00040c 95b0      	COM  R27
00040d 9611      	ADIW R26,1
00040e f800      	BLD  R0,0
00040f 9403      	INC  R0
000410 fa00      	BST  R0,0
                 __CHKSW2:
000411 9508      	RET
                 
                 __SAVELOCR4:
000412 933a      	ST   -Y,R19
                 __SAVELOCR3:
000413 932a      	ST   -Y,R18
                 __SAVELOCR2:
000414 931a      	ST   -Y,R17
000415 930a      	ST   -Y,R16
000416 9508      	RET
                 
                 __LOADLOCR4:
000417 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000418 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000419 8119      	LDD  R17,Y+1
00041a 8108      	LD   R16,Y
00041b 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  19 r1 :  12 r2 :   1 r3 :   0 r4 :   0 r5 :   0 r6 :   2 r7 :   1 
r8 :   2 r9 :   1 r10:   0 r11:   0 r12:   4 r13:   5 r14:   0 r15:   0 
r16:   7 r17:  28 r18:   8 r19:   5 r20:   5 r21:  12 r22:  21 r23:  12 
r24:  59 r25:  23 r26: 114 r27:  40 r28:   7 r29:   1 r30: 247 r31:  48 
x  :  13 y  :  96 z  :  12 
Registers used: 28 out of 35 (80.0%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   5 
adiw  :  12 and   :   3 andi  :   5 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :  13 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   1 brmi  :   0 brne  :  47 brpl  :   1 brsh  :   2 brtc  :   3 
brts  :   2 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :  39 
cbi   :  10 cbr   :   0 clc   :   1 clh   :   0 cli   :   2 cln   :   0 
clr   :  19 cls   :   0 clt   :   4 clv   :   0 clz   :   0 com   :   5 
cp    :   9 cpc   :   1 cpi   :  16 cpse  :   0 dec   :  23 des   :   0 
eor   :   2 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   6 inc   :   6 jmp   :  25 ld    :  35 ldd   :  17 ldi   : 161 
lds   :  11 lpm   :   7 lsl   :   4 lsr   :   4 mov   :  24 movw  :  13 
mul   :   4 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   4 
ori   :   2 out   :  54 pop   :   5 push  :   5 rcall :  58 ret   :  33 
reti  :   1 rjmp  :  40 rol   :   7 ror   :   4 sbc   :   2 sbci  :   6 
sbi   :  10 sbic  :   2 sbis  :   3 sbiw  :  12 sbr   :   1 sbrc  :   3 
sbrs  :   7 sec   :   1 seh   :   0 sei   :   2 sen   :   0 ser   :   0 
ses   :   0 set   :   6 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  58 std   :   4 sts   :  15 sub   :   2 subi  :  17 swap  :   1 
tst   :   5 wdr   :   1 
Instructions used: 73 out of 116 (62.9%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000838   2032     72   2104   16384  12.8%
[.dseg] 0x000060 0x0001d8      0    120    120    1024  11.7%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 14 warnings
