I 000045 55 11580         1656484324920 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656484324921 2022.06.29 11:02:04)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 0202020401555f145004465852040b045704560403)
	(_ent
		(_time 1656484324915)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainRegisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_implicit)
			(_port
				((input_1)(input_1))
				((input_2)(input_2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainRegisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_implicit)
			(_port
				((RIN0)(RIN0))
				((RIN1)(RIN1))
				((RIN2)(RIN2))
				((RIN3)(RIN3))
				((CLK)(CLK))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((ROUT0)(ROUT0))
				((ROUT1)(ROUT1))
				((ROUT2)(ROUT2))
				((ROUT3)(ROUT3))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
			)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_implicit)
			(_port
				((RINPC)(RINPC))
				((RINIR)(RINIR))
				((CLK)(CLK))
				((LDPC)(LDPC))
				((LDIR)(LDIR))
				((INCrement)(INCrement))
				((R_ST)(R_ST))
				((ROUTPC)(ROUTPC))
				((ROUTIR)(ROUTIR))
			)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_implicit)
			(_port
				((i0)(i0))
				((i1)(i1))
				((i2)(i2))
				((i3)(i3))
				((i4)(i4))
				((i5)(i5))
				((i6)(i6))
				((i7)(i7))
				((Mdata)(Mdata))
				((ALURes)(ALURes))
				((S0)(S0))
				((S1)(S1))
				((bus_sel)(bus_sel))
				((mux_bus)(mux_bus))
				((mux0)(mux0))
				((mux1)(mux1))
			)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_implicit)
			(_port
				((clock)(clock))
				((rst)(rst))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((ROUT_IR)(ROUT_IR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LD_PC)(LD_PC))
				((LD_IR)(LD_IR))
				((Sel0)(Sel0))
				((Sel1)(Sel1))
				((BusSelect)(BusSelect))
				((ALU_CMD)(ALU_CMD))
				((INC)(INC))
				((CLR)(CLR))
			)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_implicit)
			(_port
				((Address)(Address))
				((Data)(Data))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000044 55 1835          1656484354168 ROM
(_unit VHDL(rom 0 29(rom 0 36))
	(_version ve8)
	(_time 1656484354169 2022.06.29 11:02:34)
	(_source(\../src/ROM.vhd\))
	(_parameters tan)
	(_code 44171046161344534444021e414346421242104346)
	(_ent
		(_time 1656484354166)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ROM_type 0 38(_array 1((_to i 0 i 63)))))
		(_sig(_int m 2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_trgt(2(7))))))
			(line__50(_arch 8 0 50(_assignment(_trgt(2(8))))))
			(line__51(_arch 9 0 51(_assignment(_trgt(2(9))))))
			(line__52(_arch 10 0 52(_assignment(_trgt(2(10))))))
			(line__53(_arch 11 0 53(_assignment(_trgt(2(11))))))
			(line__54(_arch 12 0 54(_assignment(_trgt(2(12))))))
			(line__59(_arch 13 0 59(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(33686018 514)
		(50463234 771)
		(33686018 770)
		(33751554 771)
		(50528770 771)
		(33751554 514)
		(33686274 515)
		(50528771 770)
		(50529027 771)
	)
	(_model . ROM 14 -1)
)
I 000044 55 1539          1656484355775 MUX
(_unit VHDL(mux 0 30(mux 0 43))
	(_version ve8)
	(_time 1656484355776 2022.06.29 11:02:35)
	(_source(\../src/MUX.vhd\))
	(_parameters tan)
	(_code 8ddedc82dcdbd19bda8298d6d48bd98a888a858bd9)
	(_ent
		(_time 1656484355772)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int i0 0 0 32(_ent(_in))))
		(_port(_int i1 0 0 32(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int i3 0 0 32(_ent(_in))))
		(_port(_int i4 0 0 32(_ent(_in))))
		(_port(_int i5 0 0 32(_ent(_in))))
		(_port(_int i6 0 0 32(_ent(_in))))
		(_port(_int i7 0 0 32(_ent(_in))))
		(_port(_int Mdata 0 0 33(_ent(_in))))
		(_port(_int ALURes 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int S0 1 0 34(_ent(_in))))
		(_port(_int S1 1 0 35(_ent(_in))))
		(_port(_int bus_sel -1 0 36(_ent(_in))))
		(_port(_int mux_bus 0 0 37(_ent(_out))))
		(_port(_int mux0 0 0 37(_ent(_out))))
		(_port(_int mux1 0 0 37(_ent(_out))))
		(_prcs
			(MUXBUS(_arch 0 0 48(_prcs(_simple)(_trgt(13))(_sens(8)(9)(12)))))
			(M_0(_arch 1 0 59(_prcs(_simple)(_trgt(14))(_sens(0)(1)(2)(3)(10)))))
			(M_1(_arch 2 0 70(_prcs(_simple)(_trgt(15))(_sens(4)(5)(6)(7)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(16843009 257)
		(514)
		(770)
		(515)
		(771)
		(16843009 257)
		(16843009 257)
	)
	(_model . MUX 3 -1)
)
I 000046 55 1700          1656484357243 IR_PC
(_unit VHDL(ir_pc 0 31(ir_pc 0 42))
	(_version ve8)
	(_time 1656484357244 2022.06.29 11:02:37)
	(_source(\../src/IR_PC.vhd\))
	(_parameters tan)
	(_code 4a191149191e485d494e5910124d484f1c4d4a4c49)
	(_ent
		(_time 1656484357240)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RINPC 0 0 33(_ent(_in))))
		(_port(_int RINIR 0 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int LDPC -1 0 35(_ent(_in))))
		(_port(_int LDIR -1 0 35(_ent(_in))))
		(_port(_int INCrement -1 0 35(_ent(_in))))
		(_port(_int R_ST -1 0 35(_ent(_in)(_event))))
		(_port(_int ROUTPC 0 0 36(_ent(_out))))
		(_port(_int ROUTIR 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44(_array -1((_dto i 5 i 0)))))
		(_sig(_int RN0 1 0 44(_arch(_uni))))
		(_sig(_int RN1 1 0 44(_arch(_uni))))
		(_sig(_int RN2 1 0 44(_arch(_uni))))
		(_sig(_int RN3 1 0 44(_arch(_uni))))
		(_sig(_int R_0 1 0 44(_arch(_uni))))
		(_sig(_int R_1 1 0 44(_arch(_uni))))
		(_sig(_int R_2 1 0 44(_arch(_uni))))
		(_sig(_int R_3 1 0 44(_arch(_uni))))
		(_sig(_int pc1 1 0 44(_arch(_uni))))
		(_prcs
			(IR(_arch 0 0 51(_prcs(_trgt(8))(_sens(2)(1)(4))(_dssslsensitivity 1))))
			(PC(_arch 1 0 62(_prcs(_trgt(17))(_sens(2)(6)(17)(0)(3)(5))(_dssslsensitivity 2))))
			(line__76(_arch 2 0 76(_assignment(_alias((ROUTPC)(pc1)))(_trgt(7))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . IR_PC 3 -1)
)
I 000052 55 2776          1656484358486 ControlUnit
(_unit VHDL(controlunit 0 29(controlunit 0 43))
	(_version ve8)
	(_time 1656484358671 2022.06.29 11:02:38)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code d888db8a868fd9cf888aca82dfde8bdfddde8dded1)
	(_ent
		(_time 1656484358484)
	)
	(_object
		(_port(_int clock -1 0 31(_ent(_in)(_event))))
		(_port(_int rst -1 0 31(_ent(_in)(_event))))
		(_port(_int ZR0 -1 0 32(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 32(_ent(_in))))
		(_port(_int ZR3 -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUT_IR 0 0 33(_ent(_in))))
		(_port(_int LD0 -1 0 34(_ent(_out))))
		(_port(_int LD1 -1 0 34(_ent(_out))))
		(_port(_int LD2 -1 0 34(_ent(_out))))
		(_port(_int LD3 -1 0 34(_ent(_out))))
		(_port(_int LD_PC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int Sel0 1 0 36(_ent(_out))))
		(_port(_int Sel1 1 0 37(_ent(_out))))
		(_port(_int BusSelect -1 0 38(_ent(_out))))
		(_port(_int ALU_CMD -1 0 38(_ent(_out))))
		(_port(_int INC -1 0 39(_ent(_out))))
		(_port(_int CLR -1 0 39(_ent(_out))))
		(_type(_int FSM 0 45(_enum1 S0 S1 HLTSTATE S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int PSTATE 2 0 46(_arch(_uni))))
		(_sig(_int NSTATE 2 0 46(_arch(_uni))))
		(_sig(_int HLT -1 0 47(_arch(_uni))))
		(_sig(_int temp -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int R 3 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(22))(_sens(6(d_3_2)))(_mon))))
			(line__54(_arch 1 0 54(_assignment(_alias((R(0))(ZR0)))(_trgt(23(0)))(_sens(2)))))
			(line__55(_arch 2 0 55(_assignment(_alias((R(1))(ZR1)))(_trgt(23(1)))(_sens(3)))))
			(line__56(_arch 3 0 56(_assignment(_alias((R(2))(ZR2)))(_trgt(23(2)))(_sens(4)))))
			(line__57(_arch 4 0 57(_assignment(_alias((R(3))(ZR3)))(_trgt(23(3)))(_sens(5)))))
			(line__59(_arch 5 0 59(_prcs(_simple)(_trgt(21))(_sens(6)))))
			(line__70(_arch 6 0 70(_prcs(_trgt(19))(_sens(0)(1)(20))(_dssslsensitivity 2))))
			(line__79(_arch 7 0 79(_prcs(_simple)(_trgt(20)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(19)(2)(3)(4)(5)(6))(_read(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 8 -1)
)
I 000044 55 1365          1656484359991 ALU
(_unit VHDL(alu 0 31(alu 0 40))
	(_version ve8)
	(_time 1656484359992 2022.06.29 11:02:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 08580f0e535e591e0b0e4b535c0e090e5b0f0d0e09)
	(_ent
		(_time 1656484359989)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int input_1 0 0 34(_ent(_in))))
		(_port(_int input_2 0 0 34(_ent(_in))))
		(_port(_int cmd -1 0 35(_ent(_in))))
		(_port(_int result 0 0 36(_ent(_out))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int aluresult 1 0 41(_arch(_uni))))
		(_sig(_int a 1 0 42(_arch(_uni))))
		(_sig(_int b 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((a)(input_1)))(_trgt(5))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((b)(input_2)))(_trgt(6))(_sens(1)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(4))(_sens(5)(6)(2)))))
			(line__57(_arch 3 0 57(_assignment(_alias((result)(aluresult)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(16843009 257)
	)
	(_model . ALU 4 -1)
)
I 000054 55 2733          1656484361632 mainregisters
(_unit VHDL(mainregisters 0 31(mainregisters 0 42))
	(_version ve8)
	(_time 1656484361633 2022.06.29 11:02:41)
	(_source(\../src/mainRegisters.vhd\))
	(_parameters tan)
	(_code 7121767071262c672776632b257776777876727675)
	(_ent
		(_time 1656484361630)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN0 0 0 33(_ent(_in))))
		(_port(_int RIN1 0 0 33(_ent(_in))))
		(_port(_int RIN2 0 0 33(_ent(_in))))
		(_port(_int RIN3 0 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int LD0 -1 0 35(_ent(_in))))
		(_port(_int LD1 -1 0 35(_ent(_in))))
		(_port(_int LD2 -1 0 35(_ent(_in))))
		(_port(_int LD3 -1 0 35(_ent(_in))))
		(_port(_int ROUT0 0 0 36(_ent(_out))))
		(_port(_int ROUT1 0 0 36(_ent(_out))))
		(_port(_int ROUT2 0 0 36(_ent(_out))))
		(_port(_int ROUT3 0 0 36(_ent(_out))))
		(_port(_int ZR0 -1 0 37(_ent(_out))))
		(_port(_int ZR1 -1 0 37(_ent(_out))))
		(_port(_int ZR2 -1 0 37(_ent(_out))))
		(_port(_int ZR3 -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44(_array -1((_dto i 5 i 0)))))
		(_sig(_int RN0 1 0 44(_arch(_uni))))
		(_sig(_int RN1 1 0 44(_arch(_uni))))
		(_sig(_int RN2 1 0 44(_arch(_uni))))
		(_sig(_int RN3 1 0 44(_arch(_uni))))
		(_sig(_int R_0 1 0 44(_arch(_uni))))
		(_sig(_int R_1 1 0 44(_arch(_uni))))
		(_sig(_int R_2 1 0 44(_arch(_uni))))
		(_sig(_int R_3 1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(17))(_sens(21)(0)(5)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(18))(_sens(22)(1)(6)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(19))(_sens(23)(2)(7)))))
			(line__54(_arch 3 0 54(_assignment(_trgt(20))(_sens(24)(3)(8)))))
			(MAIN(_arch 4 0 56(_prcs(_trgt(21)(22)(23)(24))(_sens(4)(17)(18)(19)(20))(_dssslsensitivity 1))))
			(line__66(_arch 5 0 66(_assignment(_alias((ROUT0)(R_0)))(_trgt(9))(_sens(21)))))
			(line__67(_arch 6 0 67(_assignment(_alias((ROUT1)(R_1)))(_trgt(10))(_sens(22)))))
			(line__68(_arch 7 0 68(_assignment(_alias((ROUT2)(R_2)))(_trgt(11))(_sens(23)))))
			(line__69(_arch 8 0 69(_assignment(_alias((ROUT3)(R_3)))(_trgt(12))(_sens(24)))))
			(line__71(_arch 9 0 71(_assignment(_trgt(13))(_sens(21)))))
			(line__72(_arch 10 0 72(_assignment(_trgt(14))(_sens(22)))))
			(line__73(_arch 11 0 73(_assignment(_trgt(15))(_sens(23)))))
			(line__74(_arch 12 0 74(_assignment(_trgt(16))(_sens(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . mainregisters 13 -1)
)
I 000045 55 10150         1656484693872 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656484693873 2022.06.29 11:08:13)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 3b3d3a3e686c662d693d7f616b3d323d6e3d6f3d3a)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656484694105 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656484694106 2022.06.29 11:08:14)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 2620242221717b307676607d73202420722027202f)
	(_ent
		(_time 1656484694103)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 56(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 87(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 97 (main_tb))
	(_version ve8)
	(_time 1656484694112 2022.06.29 11:08:14)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 35326730356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656484829238 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656484829239 2022.06.29 11:10:29)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 0a0d080c5a5d571c580c4e505a0c030c5f0c5e0c0b)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656484829474 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656484829475 2022.06.29 11:10:29)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code f5f2f7a5f1a2a8e3a5a6b3aea0f3f7f3a1f3f4f3fc)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656484829479 2022.06.29 11:10:29)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code f5f3a7a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656484938121 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656484938122 2022.06.29 11:12:18)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 55000956510208430753110f05535c530053015354)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656484938360 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656484938361 2022.06.29 11:12:18)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 40151d4241171d561013061b154642461446414649)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656484938364 2022.06.29 11:12:18)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 40144d42451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656484965487 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656484965488 2022.06.29 11:12:45)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 44411346411319521642001e14424d421142104245)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656484965716 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656484965717 2022.06.29 11:12:45)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 1f1a4f18484842094f4c59444a191d194b191e1916)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656484965720 2022.06.29 11:12:45)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 1f1b1f184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656485280573 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656485280574 2022.06.29 11:18:00)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 0a0c5c0c5a5d571c580c4e505a0c030c5f0c5e0c0b)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656485280843 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656485280844 2022.06.29 11:18:00)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 14124313114349024447524f41121612401215121d)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656485280847 2022.06.29 11:18:00)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 14131313154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656485405298 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656485405299 2022.06.29 11:20:05)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 396a643c316e642f6b3f7d63693f303f6c3f6d3f38)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656485405564 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656485405565 2022.06.29 11:20:05)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 4310464141141e551310051816454145174542454a)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656485405568 2022.06.29 11:20:05)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 4311164145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656486167618 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656486167619 2022.06.29 11:32:47)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 111f171611464c074317554b411718174417451710)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656486167919 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656486167920 2022.06.29 11:32:47)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 3a343d3f6a6d672c6a697c616f3c383c6e3c3b3c33)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656486167923 2022.06.29 11:32:47)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 3a356d3f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000044 55 1853          1656486179972 ROM
(_unit VHDL(rom 0 29(rom 0 36))
	(_version ve8)
	(_time 1656486179973 2022.06.29 11:32:59)
	(_source(\../src/ROM.vhd\))
	(_parameters tan)
	(_code 491c194b161e495e49490f134c4e4b4f1f4f1d4e4b)
	(_ent
		(_time 1656484354165)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ROM_type 0 38(_array 1((_to i 0 i 63)))))
		(_sig(_int m 2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_trgt(2(7))))))
			(line__50(_arch 8 0 50(_assignment(_trgt(2(8))))))
			(line__51(_arch 9 0 51(_assignment(_trgt(2(9))))))
			(line__52(_arch 10 0 52(_assignment(_trgt(2(10))))))
			(line__53(_arch 11 0 53(_assignment(_trgt(2(11))))))
			(line__54(_arch 12 0 54(_assignment(_trgt(2(12))))))
			(line__59(_arch 13 0 59(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(33686018 514)
		(50463234 771)
		(33686018 770)
		(33751554 771)
		(33751554 514)
		(50528770 771)
		(50463234 515)
		(33686274 515)
		(50528771 770)
		(50529027 771)
	)
	(_model . ROM 14 -1)
)
I 000045 55 10150         1656486182697 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656486182698 2022.06.29 11:33:02)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code f7a2a6a7f1a0aae1a5f1b3ada7f1fef1a2f1a3f1f6)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656486182940 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656486182941 2022.06.29 11:33:02)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code e2b7b0b1e1b5bff4b2b1a4b9b7e4e0e4b6e4e3e4eb)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656486182944 2022.06.29 11:33:02)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code f1a5f3a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656486228932 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656486228933 2022.06.29 11:33:48)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 9293979d91c5cf84c094d6c8c2949b94c794c69493)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656486229223 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656486229224 2022.06.29 11:33:49)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code bbbabdefe8ece6adebe8fde0eebdb9bdefbdbabdb2)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656486229227 2022.06.29 11:33:49)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code bbbbedefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 3246          1656486307925 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656486307926 2022.06.29 11:35:07)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 1a4d181d4a4d470c4a495c414f1c181c4e1c1b1c13)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656486307929 2022.06.29 11:35:07)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 2a7c782e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656486311108 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656486311109 2022.06.29 11:35:11)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 8eda8880dad9d398dc88cad4de888788db88da888f)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656486311343 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656486311344 2022.06.29 11:35:11)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 782c7f79712f256e282b3e232d7e7a7e2c7e797e71)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656486311347 2022.06.29 11:35:11)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 782d2f79752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656486361192 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656486361193 2022.06.29 11:36:01)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 3b3a393e686c662d693d7f616b3d323d6e3d6f3d3a)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656486361458 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656486361459 2022.06.29 11:36:01)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 454b1147411218531516031e10434743114344434c)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656486361462 2022.06.29 11:36:01)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 454a4147451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000044 55 1853          1656486677480 ROM
(_unit VHDL(rom 0 29(rom 0 36))
	(_version ve8)
	(_time 1656486677481 2022.06.29 11:41:17)
	(_source(\../src/ROM.vhd\))
	(_parameters tan)
	(_code b5b7b5e1e6e2b5a2b5b5f3efb0b2b7b3e3b3e1b2b7)
	(_ent
		(_time 1656484354165)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ROM_type 0 38(_array 1((_to i 0 i 63)))))
		(_sig(_int m 2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_trgt(2(7))))))
			(line__50(_arch 8 0 50(_assignment(_trgt(2(8))))))
			(line__51(_arch 9 0 51(_assignment(_trgt(2(9))))))
			(line__52(_arch 10 0 52(_assignment(_trgt(2(10))))))
			(line__53(_arch 11 0 53(_assignment(_trgt(2(11))))))
			(line__54(_arch 12 0 54(_assignment(_trgt(2(12))))))
			(line__59(_arch 13 0 59(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(33686018 514)
		(50463234 771)
		(33686018 770)
		(33751554 771)
		(33751554 514)
		(50528770 771)
		(50463234 515)
		(33686274 515)
		(50528771 770)
		(50529027 771)
	)
	(_model . ROM 14 -1)
)
I 000045 55 10150         1656486681236 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656486681237 2022.06.29 11:41:21)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 6a6a3f6a3a3d377c386c2e303a6c636c3f6c3e6c6b)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656486681493 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656486681494 2022.06.29 11:41:21)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 64643264613339723437223f31626662306265626d)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656486681497 2022.06.29 11:41:21)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 64656264653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 3246          1656486699042 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656486699043 2022.06.29 11:41:39)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code efb8bdbcb8b8b2f9bfbca9b4bae9ede9bbe9eee9e6)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656486699046 2022.06.29 11:41:39)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code efb9edbcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656486701038 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656486701039 2022.06.29 11:41:41)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code bfe8beebe8e8e2a9edb9fbe5efb9b6b9eab9ebb9be)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656486701269 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656486701270 2022.06.29 11:41:41)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 9acd9895cacdc78ccac9dcc1cf9c989cce9c9b9c93)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656486701273 2022.06.29 11:41:41)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code a9fffbfea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656487463037 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656487463038 2022.06.29 11:54:23)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 4f4d4d4d181812591d490b151f4946491a491b494e)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656487463269 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656487463270 2022.06.29 11:54:23)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 2a297e2e7a7d773c7a796c717f2c282c7e2c2b2c23)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656487463273 2022.06.29 11:54:23)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 393b3d3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000044 55 1352          1656487563172 ROM
(_unit VHDL(rom 0 29(rom 0 36))
	(_version ve8)
	(_time 1656487563173 2022.06.29 11:56:03)
	(_source(\../src/ROM.vhd\))
	(_parameters tan)
	(_code 6c3f686c693b6c7b6c6a2a36696b6e6a3a6a386b6e)
	(_ent
		(_time 1656484354165)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ROM_type 0 38(_array 1((_to i 0 i 63)))))
		(_sig(_int m 2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__53(_arch 6 0 53(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(50463234 771)
		(50463234 514)
		(33686274 770)
		(33686018 514)
	)
	(_model . ROM 7 -1)
)
I 000056 55 3246          1656487564650 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656487564651 2022.06.29 11:56:04)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 386a3f3d316f652e686b7e636d3e3a3e6c3e393e31)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656487564654 2022.06.29 11:56:04)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 386b6f3d356e6f2f3c392a626c3e6d3e3b3e303d6e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656487566396 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656487566397 2022.06.29 11:56:06)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 0e5d59085a5953185c084a545e0807085b085a080f)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656487566639 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656487566640 2022.06.29 11:56:06)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code f9aaaea9f1aea4efa9aabfa2acfffbffadfff8fff0)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656487566643 2022.06.29 11:56:06)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code f9abfea9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000044 55 1352          1656487967820 ROM
(_unit VHDL(rom 0 29(rom 0 36))
	(_version ve8)
	(_time 1656487967821 2022.06.29 12:02:47)
	(_source(\../src/ROM.vhd\))
	(_parameters tan)
	(_code 1c1b1d1b194b1c0b1f495a46191b1e1a4a1a481b1e)
	(_ent
		(_time 1656484354165)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ROM_type 0 38(_array 1((_to i 0 i 63)))))
		(_sig(_int m 2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(50463234 771)
		(50463234 514)
		(33686274 770)
		(33686018 514)
	)
	(_model . ROM 7 -1)
)
I 000052 55 2776          1656488037585 ControlUnit
(_unit VHDL(controlunit 0 29(controlunit 0 43))
	(_version ve8)
	(_time 1656488037586 2022.06.29 12:03:57)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code a2a5a2f5f6f5a3b5f2f0b0f8a5a4f1a5a7a4f7a4ab)
	(_ent
		(_time 1656484358483)
	)
	(_object
		(_port(_int clock -1 0 31(_ent(_in)(_event))))
		(_port(_int rst -1 0 31(_ent(_in)(_event))))
		(_port(_int ZR0 -1 0 32(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 32(_ent(_in))))
		(_port(_int ZR3 -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUT_IR 0 0 33(_ent(_in))))
		(_port(_int LD0 -1 0 34(_ent(_out))))
		(_port(_int LD1 -1 0 34(_ent(_out))))
		(_port(_int LD2 -1 0 34(_ent(_out))))
		(_port(_int LD3 -1 0 34(_ent(_out))))
		(_port(_int LD_PC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int Sel0 1 0 36(_ent(_out))))
		(_port(_int Sel1 1 0 37(_ent(_out))))
		(_port(_int BusSelect -1 0 38(_ent(_out))))
		(_port(_int ALU_CMD -1 0 38(_ent(_out))))
		(_port(_int INC -1 0 39(_ent(_out))))
		(_port(_int CLR -1 0 39(_ent(_out))))
		(_type(_int FSM 0 45(_enum1 S0 S1 HLTSTATE S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int PSTATE 2 0 46(_arch(_uni))))
		(_sig(_int NSTATE 2 0 46(_arch(_uni))))
		(_sig(_int HLT -1 0 47(_arch(_uni))))
		(_sig(_int temp -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int R 3 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(22))(_sens(6(d_3_2)))(_mon))))
			(line__54(_arch 1 0 54(_assignment(_alias((R(0))(ZR0)))(_trgt(23(0)))(_sens(2)))))
			(line__55(_arch 2 0 55(_assignment(_alias((R(1))(ZR1)))(_trgt(23(1)))(_sens(3)))))
			(line__56(_arch 3 0 56(_assignment(_alias((R(2))(ZR2)))(_trgt(23(2)))(_sens(4)))))
			(line__57(_arch 4 0 57(_assignment(_alias((R(3))(ZR3)))(_trgt(23(3)))(_sens(5)))))
			(line__59(_arch 5 0 59(_prcs(_simple)(_trgt(21))(_sens(6)))))
			(line__70(_arch 6 0 70(_prcs(_trgt(19))(_sens(0)(1)(20))(_dssslsensitivity 2))))
			(line__79(_arch 7 0 79(_prcs(_simple)(_trgt(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(20))(_sens(2)(3)(4)(5)(6)(19))(_read(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 8 -1)
)
I 000056 55 2723          1656488270968 TB_ARCHITECTURE
(_unit VHDL(mainregisters_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656488270969 2022.06.29 12:07:50)
	(_source(\../src/TestBench/mainregisters_TB.vhd\))
	(_parameters tan)
	(_code 4116164341161c571c14531b154746474846424645)
	(_ent
		(_time 1656488270966)
	)
	(_comp
		(mainregisters
			(_object
				(_port(_int RIN0 0 0 14(_ent (_in))))
				(_port(_int RIN1 0 0 15(_ent (_in))))
				(_port(_int RIN2 0 0 16(_ent (_in))))
				(_port(_int RIN3 0 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_in))))
				(_port(_int LD1 -1 0 20(_ent (_in))))
				(_port(_int LD2 -1 0 21(_ent (_in))))
				(_port(_int LD3 -1 0 22(_ent (_in))))
				(_port(_int ROUT0 0 0 23(_ent (_out))))
				(_port(_int ROUT1 0 0 24(_ent (_out))))
				(_port(_int ROUT2 0 0 25(_ent (_out))))
				(_port(_int ROUT3 0 0 26(_ent (_out))))
				(_port(_int ZR0 -1 0 27(_ent (_out))))
				(_port(_int ZR1 -1 0 28(_ent (_out))))
				(_port(_int ZR2 -1 0 29(_ent (_out))))
				(_port(_int ZR3 -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 58(_comp mainregisters)
		(_port
			((RIN0)(RIN0))
			((RIN1)(RIN1))
			((RIN2)(RIN2))
			((RIN3)(RIN3))
			((CLK)(CLK))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((ROUT0)(ROUT0))
			((ROUT1)(ROUT1))
			((ROUT2)(ROUT2))
			((ROUT3)(ROUT3))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 34(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 1 0 34(_arch(_uni))))
		(_sig(_int RIN1 1 0 35(_arch(_uni))))
		(_sig(_int RIN2 1 0 36(_arch(_uni))))
		(_sig(_int RIN3 1 0 37(_arch(_uni))))
		(_sig(_int CLK -1 0 38(_arch(_uni))))
		(_sig(_int LD0 -1 0 39(_arch(_uni))))
		(_sig(_int LD1 -1 0 40(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 42(_arch(_uni))))
		(_sig(_int ROUT0 1 0 44(_arch(_uni))))
		(_sig(_int ROUT1 1 0 45(_arch(_uni))))
		(_sig(_int ROUT2 1 0 46(_arch(_uni))))
		(_sig(_int ROUT3 1 0 47(_arch(_uni))))
		(_sig(_int ZR0 -1 0 48(_arch(_uni))))
		(_sig(_int ZR1 -1 0 49(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 51(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 771)
		(33686018 514)
		(33686018 771)
		(50463490 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 433 0 testbench_for_mainregisters
(_configuration VHDL (testbench_for_mainregisters 0 142 (mainregisters_tb))
	(_version ve8)
	(_time 1656488270973 2022.06.29 12:07:50)
	(_source(\../src/TestBench/mainregisters_TB.vhd\))
	(_parameters tan)
	(_code 51075652550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mainregisters mainregisters
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1298          1656488326162 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656488326163 2022.06.29 12:08:46)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code e4e5b4b7b3b2b5f1b1e7f0beb7e2e5e2b7e3e1e1b2)
	(_ent
		(_time 1656488326160)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 0 0 14(_ent (_in))))
				(_port(_int input_2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((input_1)(input_1))
			((input_2)(input_2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int input_1 1 0 21(_arch(_uni))))
		(_sig(_int input_2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751554 514)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 55 (alu_tb))
	(_version ve8)
	(_time 1656488326167 2022.06.29 12:08:46)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code e4e4b1b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3146          1656488418236 TB_ARCHITECTURE
(_unit VHDL(controlunit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656488418237 2022.06.29 12:10:18)
	(_source(\../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 92c1939dc6c59385c7c380c89594c1959794c7949b)
	(_ent
		(_time 1656488418234)
	)
	(_comp
		(ControlUnit
			(_object
				(_port(_int clock -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int ZR0 -1 0 16(_ent (_in))))
				(_port(_int ZR1 -1 0 17(_ent (_in))))
				(_port(_int ZR2 -1 0 18(_ent (_in))))
				(_port(_int ZR3 -1 0 19(_ent (_in))))
				(_port(_int ROUT_IR 0 0 20(_ent (_in))))
				(_port(_int LD0 -1 0 21(_ent (_out))))
				(_port(_int LD1 -1 0 22(_ent (_out))))
				(_port(_int LD2 -1 0 23(_ent (_out))))
				(_port(_int LD3 -1 0 24(_ent (_out))))
				(_port(_int LD_PC -1 0 25(_ent (_out))))
				(_port(_int LD_IR -1 0 26(_ent (_out))))
				(_port(_int Sel0 1 0 27(_ent (_out))))
				(_port(_int Sel1 1 0 28(_ent (_out))))
				(_port(_int BusSelect -1 0 29(_ent (_out))))
				(_port(_int ALU_CMD -1 0 30(_ent (_out))))
				(_port(_int INC -1 0 31(_ent (_out))))
				(_port(_int CLR -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 62(_comp ControlUnit)
		(_port
			((clock)(clock))
			((rst)(rst))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BusSelect)(BusSelect))
			((ALU_CMD)(ALU_CMD))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 36(_arch(_uni))))
		(_sig(_int rst -1 0 37(_arch(_uni))))
		(_sig(_int ZR0 -1 0 38(_arch(_uni))))
		(_sig(_int ZR1 -1 0 39(_arch(_uni))))
		(_sig(_int ZR2 -1 0 40(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int ROUT_IR 2 0 42(_arch(_uni))))
		(_sig(_int LD0 -1 0 44(_arch(_uni))))
		(_sig(_int LD1 -1 0 45(_arch(_uni))))
		(_sig(_int LD2 -1 0 46(_arch(_uni))))
		(_sig(_int LD3 -1 0 47(_arch(_uni))))
		(_sig(_int LD_PC -1 0 48(_arch(_uni))))
		(_sig(_int LD_IR -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 50(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sel0 3 0 50(_arch(_uni))))
		(_sig(_int Sel1 3 0 51(_arch(_uni))))
		(_sig(_int BusSelect -1 0 52(_arch(_uni))))
		(_sig(_int ALU_CMD -1 0 53(_arch(_uni))))
		(_sig(_int INC -1 0 54(_arch(_uni))))
		(_sig(_int CLR -1 0 55(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 771)
		(50463234 515)
		(33686275 771)
		(50529027 770)
		(33686018 514)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 423 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 178 (controlunit_tb))
	(_version ve8)
	(_time 1656488418244 2022.06.29 12:10:18)
	(_source(\../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 92c0949d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit controlunit
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1917          1656488463153 TB_ARCHITECTURE
(_unit VHDL(ir_pc_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656488463154 2022.06.29 12:11:03)
	(_source(\../src/TestBench/ir_pc_TB.vhd\))
	(_parameters tan)
	(_code fcf3f4adada8feebfbfeefa5fbfbf8fafefaf5fbfe)
	(_ent
		(_time 1656488463151)
	)
	(_comp
		(IR_PC
			(_object
				(_port(_int RINPC 0 0 14(_ent (_in))))
				(_port(_int RINIR 0 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int LDPC -1 0 17(_ent (_in))))
				(_port(_int LDIR -1 0 18(_ent (_in))))
				(_port(_int INCrement -1 0 19(_ent (_in))))
				(_port(_int R_ST -1 0 20(_ent (_in))))
				(_port(_int ROUTPC 0 0 21(_ent (_out))))
				(_port(_int ROUTIR 0 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp IR_PC)
		(_port
			((RINPC)(RINPC))
			((RINIR)(RINIR))
			((CLK)(CLK))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((INCrement)(INCrement))
			((R_ST)(R_ST))
			((ROUTPC)(ROUTPC))
			((ROUTIR)(ROUTIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_sig(_int RINPC 1 0 26(_arch(_uni))))
		(_sig(_int RINIR 1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int LDPC -1 0 29(_arch(_uni))))
		(_sig(_int LDIR -1 0 30(_arch(_uni))))
		(_sig(_int INCrement -1 0 31(_arch(_uni))))
		(_sig(_int R_ST -1 0 32(_arch(_uni))))
		(_sig(_int ROUTPC 1 0 34(_arch(_uni))))
		(_sig(_int ROUTIR 1 0 35(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 514)
		(50463234 515)
		(50528770 514)
		(50529026 514)
		(33686274 514)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 393 0 testbench_for_ir_pc
(_configuration VHDL (testbench_for_ir_pc 0 119 (ir_pc_tb))
	(_version ve8)
	(_time 1656488463162 2022.06.29 12:11:03)
	(_source(\../src/TestBench/ir_pc_TB.vhd\))
	(_parameters tan)
	(_code 0c020a0a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . IR_PC ir_pc
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2842          1656488511945 TB_ARCHITECTURE
(_unit VHDL(mux_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656488511946 2022.06.29 12:11:51)
	(_source(\../src/TestBench/mux_TB.vhd\))
	(_parameters tan)
	(_code 999acd9795cfc58cc9988dc3ca9fcd9e9c9e919ccf)
	(_ent
		(_time 1656488511943)
	)
	(_comp
		(MUX
			(_object
				(_port(_int i0 0 0 14(_ent (_in))))
				(_port(_int i1 0 0 15(_ent (_in))))
				(_port(_int i2 0 0 16(_ent (_in))))
				(_port(_int i3 0 0 17(_ent (_in))))
				(_port(_int i4 0 0 18(_ent (_in))))
				(_port(_int i5 0 0 19(_ent (_in))))
				(_port(_int i6 0 0 20(_ent (_in))))
				(_port(_int i7 0 0 21(_ent (_in))))
				(_port(_int Mdata 0 0 22(_ent (_in))))
				(_port(_int ALURes 0 0 23(_ent (_in))))
				(_port(_int S0 1 0 24(_ent (_in))))
				(_port(_int S1 1 0 25(_ent (_in))))
				(_port(_int bus_sel -1 0 26(_ent (_in))))
				(_port(_int mux_bus 0 0 27(_ent (_out))))
				(_port(_int mux0 0 0 28(_ent (_out))))
				(_port(_int mux1 0 0 29(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 56(_comp MUX)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((i3)(i3))
			((i4)(i4))
			((i5)(i5))
			((i6)(i6))
			((i7)(i7))
			((Mdata)(Mdata))
			((ALURes)(ALURes))
			((S0)(S0))
			((S1)(S1))
			((bus_sel)(bus_sel))
			((mux_bus)(mux_bus))
			((mux0)(mux0))
			((mux1)(mux1))
		)
		(_use(_ent . MUX)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_sig(_int i0 2 0 33(_arch(_uni))))
		(_sig(_int i1 2 0 34(_arch(_uni))))
		(_sig(_int i2 2 0 35(_arch(_uni))))
		(_sig(_int i3 2 0 36(_arch(_uni))))
		(_sig(_int i4 2 0 37(_arch(_uni))))
		(_sig(_int i5 2 0 38(_arch(_uni))))
		(_sig(_int i6 2 0 39(_arch(_uni))))
		(_sig(_int i7 2 0 40(_arch(_uni))))
		(_sig(_int Mdata 2 0 41(_arch(_uni))))
		(_sig(_int ALURes 2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 43(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 3 0 43(_arch(_uni))))
		(_sig(_int S1 3 0 44(_arch(_uni))))
		(_sig(_int bus_sel -1 0 45(_arch(_uni))))
		(_sig(_int mux_bus 2 0 47(_arch(_uni))))
		(_sig(_int mux0 2 0 48(_arch(_uni))))
		(_sig(_int mux1 2 0 49(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(50463234 515)
		(50463234 771)
		(33751554 514)
		(33751554 770)
		(770)
		(771)
		(514)
		(515)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 376 0 testbench_for_mux
(_configuration VHDL (testbench_for_mux 0 105 (mux_tb))
	(_version ve8)
	(_time 1656488511952 2022.06.29 12:11:51)
	(_source(\../src/TestBench/mux_TB.vhd\))
	(_parameters tan)
	(_code 999b9d9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MUX mux
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1166          1656488541257 TB_ARCHITECTURE
(_unit VHDL(rom_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1656488541258 2022.06.29 12:12:21)
	(_source(\../src/TestBench/rom_TB.vhd\))
	(_parameters tan)
	(_code 1a4e1b1d1d4d1a0f4f1d0e40491d181c4c1c4e1f4c)
	(_ent
		(_time 1656488541255)
	)
	(_comp
		(ROM
			(_object
				(_port(_int Address 0 0 15(_ent (_in))))
				(_port(_int Data 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp ROM)
		(_port
			((Address)(Address))
			((Data)(Data))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Address 1 0 20(_arch(_uni))))
		(_sig(_int Data 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 401 0 testbench_for_rom
(_configuration VHDL (testbench_for_rom 0 51 (rom_tb))
	(_version ve8)
	(_time 1656488541264 2022.06.29 12:12:21)
	(_source(\../src/TestBench/rom_TB.vhd\))
	(_parameters tan)
	(_code 1a4e1d1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ROM rom
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1365          1656488628218 ALU
(_unit VHDL(alu 0 31(alu 0 40))
	(_version ve8)
	(_time 1656488628219 2022.06.29 12:13:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c3c4c496939592d5c0c5809897c5c2c590c4c6c5c2)
	(_ent
		(_time 1656484359988)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int input_1 0 0 34(_ent(_in))))
		(_port(_int input_2 0 0 34(_ent(_in))))
		(_port(_int cmd -1 0 35(_ent(_in))))
		(_port(_int result 0 0 36(_ent(_out))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int aluresult 1 0 41(_arch(_uni))))
		(_sig(_int a 1 0 42(_arch(_uni))))
		(_sig(_int b 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((a)(input_1)))(_trgt(5))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((b)(input_2)))(_trgt(6))(_sens(1)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(4))(_sens(5)(6)(2)))))
			(line__57(_arch 3 0 57(_assignment(_alias((result)(aluresult)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(16843009 257)
	)
	(_model . ALU 4 -1)
)
I 000056 55 1298          1656488628455 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656488628456 2022.06.29 12:13:48)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code adaaabfaaafbfcb8f8aeb9f7feabacabfeaaa8a8fb)
	(_ent
		(_time 1656488326159)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 0 0 14(_ent (_in))))
				(_port(_int input_2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((input_1)(input_1))
			((input_2)(input_2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int input_1 1 0 21(_arch(_uni))))
		(_sig(_int input_2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751554 514)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 55 (alu_tb))
	(_version ve8)
	(_time 1656488628459 2022.06.29 12:13:48)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code bdbbbee9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1298          1656488808101 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656488808102 2022.06.29 12:16:48)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 76247277232027632375622c257077702571737320)
	(_ent
		(_time 1656488326159)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 0 0 14(_ent (_in))))
				(_port(_int input_2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((input_1)(input_1))
			((input_2)(input_2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int input_1 1 0 21(_arch(_uni))))
		(_sig(_int input_2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 515)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 55 (alu_tb))
	(_version ve8)
	(_time 1656488808105 2022.06.29 12:16:48)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 76257777752021617277642c2270237075707e7320)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1365          1656488810697 ALU
(_unit VHDL(alu 0 31(alu 0 40))
	(_version ve8)
	(_time 1656488810698 2022.06.29 12:16:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 97c5c098c3c1c6819491d4ccc3919691c490929196)
	(_ent
		(_time 1656484359988)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int input_1 0 0 34(_ent(_in))))
		(_port(_int input_2 0 0 34(_ent(_in))))
		(_port(_int cmd -1 0 35(_ent(_in))))
		(_port(_int result 0 0 36(_ent(_out))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int aluresult 1 0 41(_arch(_uni))))
		(_sig(_int a 1 0 42(_arch(_uni))))
		(_sig(_int b 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((a)(input_1)))(_trgt(5))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((b)(input_2)))(_trgt(6))(_sens(1)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(4))(_sens(5)(6)(2)))))
			(line__57(_arch 3 0 57(_assignment(_alias((result)(aluresult)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(16843009 257)
	)
	(_model . ALU 4 -1)
)
I 000056 55 1298          1656488810937 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656488810938 2022.06.29 12:16:50)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 82d1838cd3d4d397d78196d8d1848384d1858787d4)
	(_ent
		(_time 1656488326159)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 0 0 14(_ent (_in))))
				(_port(_int input_2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((input_1)(input_1))
			((input_2)(input_2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int input_1 1 0 21(_arch(_uni))))
		(_sig(_int input_2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 515)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 55 (alu_tb))
	(_version ve8)
	(_time 1656488810941 2022.06.29 12:16:50)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 82d0868c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 1700          1656489492608 IR_PC
(_unit VHDL(ir_pc 0 31(ir_pc 0 42))
	(_version ve8)
	(_time 1656489492609 2022.06.29 12:28:12)
	(_source(\../src/IR_PC.vhd\))
	(_parameters tan)
	(_code 4a484449191e485d494e5910124d484f1c4d4a4c49)
	(_ent
		(_time 1656484357239)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RINPC 0 0 33(_ent(_in))))
		(_port(_int RINIR 0 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int LDPC -1 0 35(_ent(_in))))
		(_port(_int LDIR -1 0 35(_ent(_in))))
		(_port(_int INCrement -1 0 35(_ent(_in))))
		(_port(_int R_ST -1 0 35(_ent(_in)(_event))))
		(_port(_int ROUTPC 0 0 36(_ent(_out))))
		(_port(_int ROUTIR 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44(_array -1((_dto i 5 i 0)))))
		(_sig(_int RN0 1 0 44(_arch(_uni))))
		(_sig(_int RN1 1 0 44(_arch(_uni))))
		(_sig(_int RN2 1 0 44(_arch(_uni))))
		(_sig(_int RN3 1 0 44(_arch(_uni))))
		(_sig(_int R_0 1 0 44(_arch(_uni))))
		(_sig(_int R_1 1 0 44(_arch(_uni))))
		(_sig(_int R_2 1 0 44(_arch(_uni))))
		(_sig(_int R_3 1 0 44(_arch(_uni))))
		(_sig(_int pc1 1 0 44(_arch(_uni))))
		(_prcs
			(IR(_arch 0 0 51(_prcs(_trgt(8))(_sens(2)(1)(4))(_dssslsensitivity 1))))
			(PC(_arch 1 0 62(_prcs(_trgt(17))(_sens(2)(6)(17)(0)(3)(5))(_dssslsensitivity 2))))
			(line__76(_arch 2 0 76(_assignment(_alias((ROUTPC)(pc1)))(_trgt(7))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . IR_PC 3 -1)
)
I 000056 55 1917          1656489492867 TB_ARCHITECTURE
(_unit VHDL(ir_pc_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656489492868 2022.06.29 12:28:12)
	(_source(\../src/TestBench/ir_pc_TB.vhd\))
	(_parameters tan)
	(_code 53515251520751445451400a5454575551555a5451)
	(_ent
		(_time 1656488463150)
	)
	(_comp
		(IR_PC
			(_object
				(_port(_int RINPC 0 0 14(_ent (_in))))
				(_port(_int RINIR 0 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int LDPC -1 0 17(_ent (_in))))
				(_port(_int LDIR -1 0 18(_ent (_in))))
				(_port(_int INCrement -1 0 19(_ent (_in))))
				(_port(_int R_ST -1 0 20(_ent (_in))))
				(_port(_int ROUTPC 0 0 21(_ent (_out))))
				(_port(_int ROUTIR 0 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp IR_PC)
		(_port
			((RINPC)(RINPC))
			((RINIR)(RINIR))
			((CLK)(CLK))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((INCrement)(INCrement))
			((R_ST)(R_ST))
			((ROUTPC)(ROUTPC))
			((ROUTIR)(ROUTIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_sig(_int RINPC 1 0 26(_arch(_uni))))
		(_sig(_int RINIR 1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int LDPC -1 0 29(_arch(_uni))))
		(_sig(_int LDIR -1 0 30(_arch(_uni))))
		(_sig(_int INCrement -1 0 31(_arch(_uni))))
		(_sig(_int R_ST -1 0 32(_arch(_uni))))
		(_sig(_int ROUTPC 1 0 34(_arch(_uni))))
		(_sig(_int ROUTIR 1 0 35(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 514)
		(50463234 515)
		(50528770 514)
		(50529026 514)
		(33686274 514)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000038 55 393 0 testbench_for_ir_pc
(_configuration VHDL (testbench_for_ir_pc 0 119 (ir_pc_tb))
	(_version ve8)
	(_time 1656489492871 2022.06.29 12:28:12)
	(_source(\../src/TestBench/ir_pc_TB.vhd\))
	(_parameters tan)
	(_code 53505f5055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . IR_PC ir_pc
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000054 55 2733          1656492479254 mainregisters
(_unit VHDL(mainregisters 0 31(mainregisters 0 42))
	(_version ve8)
	(_time 1656492479255 2022.06.29 13:17:59)
	(_source(\../src/mainRegisters.vhd\))
	(_parameters tan)
	(_code eab8b7b9babdb7fcbcedf8b0beecedece3ede9edee)
	(_ent
		(_time 1656484361629)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN0 0 0 33(_ent(_in))))
		(_port(_int RIN1 0 0 33(_ent(_in))))
		(_port(_int RIN2 0 0 33(_ent(_in))))
		(_port(_int RIN3 0 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int LD0 -1 0 35(_ent(_in))))
		(_port(_int LD1 -1 0 35(_ent(_in))))
		(_port(_int LD2 -1 0 35(_ent(_in))))
		(_port(_int LD3 -1 0 35(_ent(_in))))
		(_port(_int ROUT0 0 0 36(_ent(_out))))
		(_port(_int ROUT1 0 0 36(_ent(_out))))
		(_port(_int ROUT2 0 0 36(_ent(_out))))
		(_port(_int ROUT3 0 0 36(_ent(_out))))
		(_port(_int ZR0 -1 0 37(_ent(_out))))
		(_port(_int ZR1 -1 0 37(_ent(_out))))
		(_port(_int ZR2 -1 0 37(_ent(_out))))
		(_port(_int ZR3 -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44(_array -1((_dto i 5 i 0)))))
		(_sig(_int RN0 1 0 44(_arch(_uni))))
		(_sig(_int RN1 1 0 44(_arch(_uni))))
		(_sig(_int RN2 1 0 44(_arch(_uni))))
		(_sig(_int RN3 1 0 44(_arch(_uni))))
		(_sig(_int R_0 1 0 44(_arch(_uni))))
		(_sig(_int R_1 1 0 44(_arch(_uni))))
		(_sig(_int R_2 1 0 44(_arch(_uni))))
		(_sig(_int R_3 1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(17))(_sens(21)(0)(5)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(18))(_sens(22)(1)(6)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(19))(_sens(23)(2)(7)))))
			(line__54(_arch 3 0 54(_assignment(_trgt(20))(_sens(24)(3)(8)))))
			(MAIN(_arch 4 0 56(_prcs(_trgt(21)(22)(23)(24))(_sens(4)(17)(18)(19)(20))(_dssslsensitivity 1))))
			(line__66(_arch 5 0 66(_assignment(_alias((ROUT0)(R_0)))(_trgt(9))(_sens(21)))))
			(line__67(_arch 6 0 67(_assignment(_alias((ROUT1)(R_1)))(_trgt(10))(_sens(22)))))
			(line__68(_arch 7 0 68(_assignment(_alias((ROUT2)(R_2)))(_trgt(11))(_sens(23)))))
			(line__69(_arch 8 0 69(_assignment(_alias((ROUT3)(R_3)))(_trgt(12))(_sens(24)))))
			(line__71(_arch 9 0 71(_assignment(_trgt(13))(_sens(21)))))
			(line__72(_arch 10 0 72(_assignment(_trgt(14))(_sens(22)))))
			(line__73(_arch 11 0 73(_assignment(_trgt(15))(_sens(23)))))
			(line__74(_arch 12 0 74(_assignment(_trgt(16))(_sens(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . mainregisters 13 -1)
)
I 000056 55 2723          1656492479517 TB_ARCHITECTURE
(_unit VHDL(mainregisters_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656492479518 2022.06.29 13:17:59)
	(_source(\../src/TestBench/mainregisters_TB.vhd\))
	(_parameters tan)
	(_code e4b6e1b7e1b3b9f2b9b1f6beb0e2e3e2ede3e7e3e0)
	(_ent
		(_time 1656488270965)
	)
	(_comp
		(mainregisters
			(_object
				(_port(_int RIN0 0 0 14(_ent (_in))))
				(_port(_int RIN1 0 0 15(_ent (_in))))
				(_port(_int RIN2 0 0 16(_ent (_in))))
				(_port(_int RIN3 0 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_in))))
				(_port(_int LD1 -1 0 20(_ent (_in))))
				(_port(_int LD2 -1 0 21(_ent (_in))))
				(_port(_int LD3 -1 0 22(_ent (_in))))
				(_port(_int ROUT0 0 0 23(_ent (_out))))
				(_port(_int ROUT1 0 0 24(_ent (_out))))
				(_port(_int ROUT2 0 0 25(_ent (_out))))
				(_port(_int ROUT3 0 0 26(_ent (_out))))
				(_port(_int ZR0 -1 0 27(_ent (_out))))
				(_port(_int ZR1 -1 0 28(_ent (_out))))
				(_port(_int ZR2 -1 0 29(_ent (_out))))
				(_port(_int ZR3 -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 58(_comp mainregisters)
		(_port
			((RIN0)(RIN0))
			((RIN1)(RIN1))
			((RIN2)(RIN2))
			((RIN3)(RIN3))
			((CLK)(CLK))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((ROUT0)(ROUT0))
			((ROUT1)(ROUT1))
			((ROUT2)(ROUT2))
			((ROUT3)(ROUT3))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 34(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 1 0 34(_arch(_uni))))
		(_sig(_int RIN1 1 0 35(_arch(_uni))))
		(_sig(_int RIN2 1 0 36(_arch(_uni))))
		(_sig(_int RIN3 1 0 37(_arch(_uni))))
		(_sig(_int CLK -1 0 38(_arch(_uni))))
		(_sig(_int LD0 -1 0 39(_arch(_uni))))
		(_sig(_int LD1 -1 0 40(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 42(_arch(_uni))))
		(_sig(_int ROUT0 1 0 44(_arch(_uni))))
		(_sig(_int ROUT1 1 0 45(_arch(_uni))))
		(_sig(_int ROUT2 1 0 46(_arch(_uni))))
		(_sig(_int ROUT3 1 0 47(_arch(_uni))))
		(_sig(_int ZR0 -1 0 48(_arch(_uni))))
		(_sig(_int ZR1 -1 0 49(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 51(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 771)
		(33686018 514)
		(33686018 771)
		(50463490 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 433 0 testbench_for_mainregisters
(_configuration VHDL (testbench_for_mainregisters 0 142 (mainregisters_tb))
	(_version ve8)
	(_time 1656492479523 2022.06.29 13:17:59)
	(_source(\../src/TestBench/mainregisters_TB.vhd\))
	(_parameters tan)
	(_code f3a0a6a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mainregisters mainregisters
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1539          1656492569052 MUX
(_unit VHDL(mux 0 30(mux 0 43))
	(_version ve8)
	(_time 1656492569053 2022.06.29 13:19:29)
	(_source(\../src/MUX.vhd\))
	(_parameters tan)
	(_code afaaf3f9fcf9f3b9f8a0baf4f6a9fba8aaa8a7a9fb)
	(_ent
		(_time 1656484355771)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int i0 0 0 32(_ent(_in))))
		(_port(_int i1 0 0 32(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int i3 0 0 32(_ent(_in))))
		(_port(_int i4 0 0 32(_ent(_in))))
		(_port(_int i5 0 0 32(_ent(_in))))
		(_port(_int i6 0 0 32(_ent(_in))))
		(_port(_int i7 0 0 32(_ent(_in))))
		(_port(_int Mdata 0 0 33(_ent(_in))))
		(_port(_int ALURes 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int S0 1 0 34(_ent(_in))))
		(_port(_int S1 1 0 35(_ent(_in))))
		(_port(_int bus_sel -1 0 36(_ent(_in))))
		(_port(_int mux_bus 0 0 37(_ent(_out))))
		(_port(_int mux0 0 0 37(_ent(_out))))
		(_port(_int mux1 0 0 37(_ent(_out))))
		(_prcs
			(MUXBUS(_arch 0 0 48(_prcs(_simple)(_trgt(13))(_sens(8)(9)(12)))))
			(M_0(_arch 1 0 59(_prcs(_simple)(_trgt(14))(_sens(0)(1)(2)(3)(10)))))
			(M_1(_arch 2 0 70(_prcs(_simple)(_trgt(15))(_sens(4)(5)(6)(7)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(16843009 257)
		(514)
		(770)
		(515)
		(771)
		(16843009 257)
		(16843009 257)
	)
	(_model . MUX 3 -1)
)
I 000056 55 2842          1656492569285 TB_ARCHITECTURE
(_unit VHDL(mux_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656492569286 2022.06.29 13:19:29)
	(_source(\../src/TestBench/mux_TB.vhd\))
	(_parameters tan)
	(_code 898cd48685dfd59cd9889dd3da8fdd8e8c8e818cdf)
	(_ent
		(_time 1656488511942)
	)
	(_comp
		(MUX
			(_object
				(_port(_int i0 0 0 14(_ent (_in))))
				(_port(_int i1 0 0 15(_ent (_in))))
				(_port(_int i2 0 0 16(_ent (_in))))
				(_port(_int i3 0 0 17(_ent (_in))))
				(_port(_int i4 0 0 18(_ent (_in))))
				(_port(_int i5 0 0 19(_ent (_in))))
				(_port(_int i6 0 0 20(_ent (_in))))
				(_port(_int i7 0 0 21(_ent (_in))))
				(_port(_int Mdata 0 0 22(_ent (_in))))
				(_port(_int ALURes 0 0 23(_ent (_in))))
				(_port(_int S0 1 0 24(_ent (_in))))
				(_port(_int S1 1 0 25(_ent (_in))))
				(_port(_int bus_sel -1 0 26(_ent (_in))))
				(_port(_int mux_bus 0 0 27(_ent (_out))))
				(_port(_int mux0 0 0 28(_ent (_out))))
				(_port(_int mux1 0 0 29(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 56(_comp MUX)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((i3)(i3))
			((i4)(i4))
			((i5)(i5))
			((i6)(i6))
			((i7)(i7))
			((Mdata)(Mdata))
			((ALURes)(ALURes))
			((S0)(S0))
			((S1)(S1))
			((bus_sel)(bus_sel))
			((mux_bus)(mux_bus))
			((mux0)(mux0))
			((mux1)(mux1))
		)
		(_use(_ent . MUX)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_sig(_int i0 2 0 33(_arch(_uni))))
		(_sig(_int i1 2 0 34(_arch(_uni))))
		(_sig(_int i2 2 0 35(_arch(_uni))))
		(_sig(_int i3 2 0 36(_arch(_uni))))
		(_sig(_int i4 2 0 37(_arch(_uni))))
		(_sig(_int i5 2 0 38(_arch(_uni))))
		(_sig(_int i6 2 0 39(_arch(_uni))))
		(_sig(_int i7 2 0 40(_arch(_uni))))
		(_sig(_int Mdata 2 0 41(_arch(_uni))))
		(_sig(_int ALURes 2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 43(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 3 0 43(_arch(_uni))))
		(_sig(_int S1 3 0 44(_arch(_uni))))
		(_sig(_int bus_sel -1 0 45(_arch(_uni))))
		(_sig(_int mux_bus 2 0 47(_arch(_uni))))
		(_sig(_int mux0 2 0 48(_arch(_uni))))
		(_sig(_int mux1 2 0 49(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(50463234 515)
		(50463234 771)
		(33751554 514)
		(33751554 770)
		(770)
		(771)
		(514)
		(515)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 376 0 testbench_for_mux
(_configuration VHDL (testbench_for_mux 0 105 (mux_tb))
	(_version ve8)
	(_time 1656492569290 2022.06.29 13:19:29)
	(_source(\../src/TestBench/mux_TB.vhd\))
	(_parameters tan)
	(_code 999d949695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MUX mux
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1352          1656494299686 ROM
(_unit VHDL(rom 0 29(rom 0 36))
	(_version ve8)
	(_time 1656494299687 2022.06.29 13:48:19)
	(_source(\../src/ROM.vhd\))
	(_parameters tan)
	(_code f0a6f2a0a6a7f0e7f3a5b6aaf5f7f2f6a6f6a4f7f2)
	(_ent
		(_time 1656484354165)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ROM_type 0 38(_array 1((_to i 0 i 63)))))
		(_sig(_int m 2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__49(_arch 6 0 49(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(50463234 771)
		(50463234 514)
		(33686274 770)
		(33686018 514)
	)
	(_model . ROM 7 -1)
)
I 000056 55 1166          1656494299937 TB_ARCHITECTURE
(_unit VHDL(rom_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1656494299938 2022.06.29 13:48:19)
	(_source(\../src/TestBench/rom_TB.vhd\))
	(_parameters tan)
	(_code eabce9b9edbdeaffbfedfeb0b9ede8ecbcecbeefbc)
	(_ent
		(_time 1656488541254)
	)
	(_comp
		(ROM
			(_object
				(_port(_int Address 0 0 15(_ent (_in))))
				(_port(_int Data 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp ROM)
		(_port
			((Address)(Address))
			((Data)(Data))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Address 1 0 20(_arch(_uni))))
		(_sig(_int Data 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 401 0 testbench_for_rom
(_configuration VHDL (testbench_for_rom 0 51 (rom_tb))
	(_version ve8)
	(_time 1656494299942 2022.06.29 13:48:19)
	(_source(\../src/TestBench/rom_TB.vhd\))
	(_parameters tan)
	(_code f9affca9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ROM rom
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000052 55 2776          1656494722491 ControlUnit
(_unit VHDL(controlunit 0 29(controlunit 0 43))
	(_version ve8)
	(_time 1656494722492 2022.06.29 13:55:22)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 8c8b8b8289db8d9bdcde9ed68b8adf8b898ad98a85)
	(_ent
		(_time 1656484358483)
	)
	(_object
		(_port(_int clock -1 0 31(_ent(_in)(_event))))
		(_port(_int rst -1 0 31(_ent(_in)(_event))))
		(_port(_int ZR0 -1 0 32(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 32(_ent(_in))))
		(_port(_int ZR3 -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUT_IR 0 0 33(_ent(_in))))
		(_port(_int LD0 -1 0 34(_ent(_out))))
		(_port(_int LD1 -1 0 34(_ent(_out))))
		(_port(_int LD2 -1 0 34(_ent(_out))))
		(_port(_int LD3 -1 0 34(_ent(_out))))
		(_port(_int LD_PC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int Sel0 1 0 36(_ent(_out))))
		(_port(_int Sel1 1 0 37(_ent(_out))))
		(_port(_int BusSelect -1 0 38(_ent(_out))))
		(_port(_int ALU_CMD -1 0 38(_ent(_out))))
		(_port(_int INC -1 0 39(_ent(_out))))
		(_port(_int CLR -1 0 39(_ent(_out))))
		(_type(_int FSM 0 45(_enum1 S0 S1 HLTSTATE S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int PSTATE 2 0 46(_arch(_uni))))
		(_sig(_int NSTATE 2 0 46(_arch(_uni))))
		(_sig(_int HLT -1 0 47(_arch(_uni))))
		(_sig(_int temp -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int R 3 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(22))(_sens(6(d_3_2)))(_mon))))
			(line__54(_arch 1 0 54(_assignment(_alias((R(0))(ZR0)))(_trgt(23(0)))(_sens(2)))))
			(line__55(_arch 2 0 55(_assignment(_alias((R(1))(ZR1)))(_trgt(23(1)))(_sens(3)))))
			(line__56(_arch 3 0 56(_assignment(_alias((R(2))(ZR2)))(_trgt(23(2)))(_sens(4)))))
			(line__57(_arch 4 0 57(_assignment(_alias((R(3))(ZR3)))(_trgt(23(3)))(_sens(5)))))
			(line__59(_arch 5 0 59(_prcs(_simple)(_trgt(21))(_sens(6)))))
			(line__70(_arch 6 0 70(_prcs(_trgt(19))(_sens(0)(1)(20))(_dssslsensitivity 2))))
			(line__79(_arch 7 0 79(_prcs(_simple)(_trgt(20)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(19)(2)(3)(4)(5)(6))(_read(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 8 -1)
)
I 000056 55 3146          1656494722772 TB_ARCHITECTURE
(_unit VHDL(controlunit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656494722773 2022.06.29 13:55:22)
	(_source(\../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code a5a2a3f2f6f2a4b2f0f4b7ffa2a3f6a2a0a3f0a3ac)
	(_ent
		(_time 1656488418233)
	)
	(_comp
		(ControlUnit
			(_object
				(_port(_int clock -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int ZR0 -1 0 16(_ent (_in))))
				(_port(_int ZR1 -1 0 17(_ent (_in))))
				(_port(_int ZR2 -1 0 18(_ent (_in))))
				(_port(_int ZR3 -1 0 19(_ent (_in))))
				(_port(_int ROUT_IR 0 0 20(_ent (_in))))
				(_port(_int LD0 -1 0 21(_ent (_out))))
				(_port(_int LD1 -1 0 22(_ent (_out))))
				(_port(_int LD2 -1 0 23(_ent (_out))))
				(_port(_int LD3 -1 0 24(_ent (_out))))
				(_port(_int LD_PC -1 0 25(_ent (_out))))
				(_port(_int LD_IR -1 0 26(_ent (_out))))
				(_port(_int Sel0 1 0 27(_ent (_out))))
				(_port(_int Sel1 1 0 28(_ent (_out))))
				(_port(_int BusSelect -1 0 29(_ent (_out))))
				(_port(_int ALU_CMD -1 0 30(_ent (_out))))
				(_port(_int INC -1 0 31(_ent (_out))))
				(_port(_int CLR -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 62(_comp ControlUnit)
		(_port
			((clock)(clock))
			((rst)(rst))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BusSelect)(BusSelect))
			((ALU_CMD)(ALU_CMD))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 36(_arch(_uni))))
		(_sig(_int rst -1 0 37(_arch(_uni))))
		(_sig(_int ZR0 -1 0 38(_arch(_uni))))
		(_sig(_int ZR1 -1 0 39(_arch(_uni))))
		(_sig(_int ZR2 -1 0 40(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int ROUT_IR 2 0 42(_arch(_uni))))
		(_sig(_int LD0 -1 0 44(_arch(_uni))))
		(_sig(_int LD1 -1 0 45(_arch(_uni))))
		(_sig(_int LD2 -1 0 46(_arch(_uni))))
		(_sig(_int LD3 -1 0 47(_arch(_uni))))
		(_sig(_int LD_PC -1 0 48(_arch(_uni))))
		(_sig(_int LD_IR -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 50(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sel0 3 0 50(_arch(_uni))))
		(_sig(_int Sel1 3 0 51(_arch(_uni))))
		(_sig(_int BusSelect -1 0 52(_arch(_uni))))
		(_sig(_int ALU_CMD -1 0 53(_arch(_uni))))
		(_sig(_int INC -1 0 54(_arch(_uni))))
		(_sig(_int CLR -1 0 55(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 771)
		(50463234 515)
		(33686275 771)
		(50529027 770)
		(33686018 514)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 423 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 178 (controlunit_tb))
	(_version ve8)
	(_time 1656494722776 2022.06.29 13:55:22)
	(_source(\../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code a5a3a4f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit controlunit
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656497633581 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656497633582 2022.06.29 14:43:53)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 020c560401555f145004465852040b045704560403)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656497633844 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656497633845 2022.06.29 14:43:53)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code fcf2a8acaeaba1eaacafbaa7a9fafefaa8fafdfaf5)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656497633851 2022.06.29 14:43:53)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 0c03090a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656497668008 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656497668009 2022.06.29 14:44:28)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 787e2a79712f256e2a7e3c22287e717e2d7e2c7e79)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656497668244 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656497668245 2022.06.29 14:44:28)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 6264316261353f743231243937646064366463646b)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656497668248 2022.06.29 14:44:28)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 6265616265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000044 55 1853          1656498356165 ROM
(_unit VHDL(rom 0 29(rom 0 36))
	(_version ve8)
	(_time 1656498356166 2022.06.29 14:55:56)
	(_source(\../src/ROM.vhd\))
	(_parameters tan)
	(_code 949b909bc6c394839491d2ce91939692c292c09396)
	(_ent
		(_time 1656484354165)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ROM_type 0 38(_array 1((_to i 0 i 63)))))
		(_sig(_int m 2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_trgt(2(7))))))
			(line__50(_arch 8 0 50(_assignment(_trgt(2(8))))))
			(line__51(_arch 9 0 51(_assignment(_trgt(2(9))))))
			(line__52(_arch 10 0 52(_assignment(_trgt(2(10))))))
			(line__53(_arch 11 0 53(_assignment(_trgt(2(11))))))
			(line__54(_arch 12 0 54(_assignment(_trgt(2(12))))))
			(line__56(_arch 13 0 56(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(33686018 514)
		(50463234 771)
		(33686018 770)
		(33751554 771)
		(33751554 514)
		(50528770 771)
		(50463234 515)
		(33686274 515)
		(50528771 770)
		(50529027 771)
	)
	(_model . ROM 14 -1)
)
I 000056 55 1166          1656498359436 TB_ARCHITECTURE
(_unit VHDL(rom_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1656498359437 2022.06.29 14:55:59)
	(_source(\../src/TestBench/rom_TB.vhd\))
	(_parameters tan)
	(_code 56585755060156430351420c055154500050025300)
	(_ent
		(_time 1656488541254)
	)
	(_comp
		(ROM
			(_object
				(_port(_int Address 0 0 15(_ent (_in))))
				(_port(_int Data 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp ROM)
		(_port
			((Address)(Address))
			((Data)(Data))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Address 1 0 20(_arch(_uni))))
		(_sig(_int Data 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 401 0 testbench_for_rom
(_configuration VHDL (testbench_for_rom 0 51 (rom_tb))
	(_version ve8)
	(_time 1656498359442 2022.06.29 14:55:59)
	(_source(\../src/TestBench/rom_TB.vhd\))
	(_parameters tan)
	(_code 656b6265653332726164773f3163306366636d6033)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ROM rom
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 10150         1656498370166 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656498370167 2022.06.29 14:56:10)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 44104446411319521642001e14424d421142104245)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
I 000056 55 3246          1656498370407 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656498370408 2022.06.29 14:56:10)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 2e7a2f2a7a7973387e7d68757b282c287a282f2827)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656498370411 2022.06.29 14:56:10)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 3e6b6f3b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000045 55 10150         1656498401675 main
(_unit VHDL(main 0 29(main 0 50))
	(_version ve8)
	(_time 1656498401676 2022.06.29 14:56:41)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 60653c6061373d763266243a306669663566346661)
	(_ent
		(_time 1656484324914)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 5 0 58(_ent (_in))))
				(_port(_int input_2 5 0 58(_ent (_in))))
				(_port(_int cmd -1 0 59(_ent (_in))))
				(_port(_int result 5 0 60(_ent (_out))))
			)
		)
		(mainregisters
			(_object
				(_port(_int RIN0 6 0 65(_ent (_in))))
				(_port(_int RIN1 6 0 65(_ent (_in))))
				(_port(_int RIN2 6 0 65(_ent (_in))))
				(_port(_int RIN3 6 0 65(_ent (_in))))
				(_port(_int CLK -1 0 66(_ent (_in))))
				(_port(_int LD0 -1 0 67(_ent (_in))))
				(_port(_int LD1 -1 0 67(_ent (_in))))
				(_port(_int LD2 -1 0 67(_ent (_in))))
				(_port(_int LD3 -1 0 67(_ent (_in))))
				(_port(_int ROUT0 6 0 68(_ent (_out))))
				(_port(_int ROUT1 6 0 68(_ent (_out))))
				(_port(_int ROUT2 6 0 68(_ent (_out))))
				(_port(_int ROUT3 6 0 68(_ent (_out))))
				(_port(_int ZR0 -1 0 69(_ent (_out))))
				(_port(_int ZR1 -1 0 69(_ent (_out))))
				(_port(_int ZR2 -1 0 69(_ent (_out))))
				(_port(_int ZR3 -1 0 69(_ent (_out))))
			)
		)
		(IR_PC
			(_object
				(_port(_int RINPC 7 0 74(_ent (_in))))
				(_port(_int RINIR 7 0 74(_ent (_in))))
				(_port(_int CLK -1 0 75(_ent (_in))))
				(_port(_int LDPC -1 0 76(_ent (_in))))
				(_port(_int LDIR -1 0 76(_ent (_in))))
				(_port(_int INCrement -1 0 76(_ent (_in))))
				(_port(_int R_ST -1 0 76(_ent (_in))))
				(_port(_int ROUTPC 7 0 77(_ent (_out))))
				(_port(_int ROUTIR 7 0 77(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port(_int i0 8 0 82(_ent (_in))))
				(_port(_int i1 8 0 82(_ent (_in))))
				(_port(_int i2 8 0 82(_ent (_in))))
				(_port(_int i3 8 0 82(_ent (_in))))
				(_port(_int i4 8 0 82(_ent (_in))))
				(_port(_int i5 8 0 82(_ent (_in))))
				(_port(_int i6 8 0 82(_ent (_in))))
				(_port(_int i7 8 0 82(_ent (_in))))
				(_port(_int Mdata 8 0 83(_ent (_in))))
				(_port(_int ALURes 8 0 83(_ent (_in))))
				(_port(_int S0 9 0 84(_ent (_in))))
				(_port(_int S1 9 0 85(_ent (_in))))
				(_port(_int bus_sel -1 0 86(_ent (_in))))
				(_port(_int mux_bus 8 0 87(_ent (_out))))
				(_port(_int mux0 8 0 87(_ent (_out))))
				(_port(_int mux1 8 0 87(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clock -1 0 98(_ent (_in))))
				(_port(_int rst -1 0 98(_ent (_in))))
				(_port(_int ZR0 -1 0 99(_ent (_in))))
				(_port(_int ZR1 -1 0 99(_ent (_in))))
				(_port(_int ZR2 -1 0 99(_ent (_in))))
				(_port(_int ZR3 -1 0 99(_ent (_in))))
				(_port(_int ROUT_IR 11 0 100(_ent (_in))))
				(_port(_int LD0 -1 0 101(_ent (_out))))
				(_port(_int LD1 -1 0 101(_ent (_out))))
				(_port(_int LD2 -1 0 101(_ent (_out))))
				(_port(_int LD3 -1 0 101(_ent (_out))))
				(_port(_int LD_PC -1 0 102(_ent (_out))))
				(_port(_int LD_IR -1 0 102(_ent (_out))))
				(_port(_int Sel0 12 0 103(_ent (_out))))
				(_port(_int Sel1 12 0 104(_ent (_out))))
				(_port(_int BusSelect -1 0 105(_ent (_out))))
				(_port(_int ALU_CMD -1 0 105(_ent (_out))))
				(_port(_int INC -1 0 106(_ent (_out))))
				(_port(_int CLR -1 0 106(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port(_int Address 10 0 92(_ent (_in))))
				(_port(_int Data 10 0 93(_ent (_out))))
			)
		)
	)
	(_inst alu_map 0 113(_comp ALU)
		(_port
			((input_1)(input1))
			((input_2)(input2))
			((cmd)(ALUCM_D))
			((result)(ALURESULT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst mainregisters_map 0 114(_comp mainregisters)
		(_port
			((RIN0)(Data_bus))
			((RIN1)(Data_bus))
			((RIN2)(Data_bus))
			((RIN3)(Data_bus))
			((CLK)(CLK))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_inst IR_PC_map 0 115(_comp IR_PC)
		(_port
			((RINPC)(Data_bus))
			((RINIR)(Data_bus))
			((CLK)(CLK))
			((LDPC)(loadPC))
			((LDIR)(loadIR))
			((INCrement)(incremnr))
			((R_ST)(res_t))
			((ROUTPC)(Addrs))
			((ROUTIR)(outIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_inst mux_map 0 116(_comp MUX)
		(_port
			((i0)(Rout0))
			((i1)(Rout1))
			((i2)(Rout2))
			((i3)(Rout3))
			((i4)(Rout0))
			((i5)(Rout1))
			((i6)(Rout2))
			((i7)(Rout3))
			((Mdata)(MemData))
			((ALURes)(ALURESULT))
			((S0)(sel_0))
			((S1)(sel_1))
			((bus_sel)(select_bus))
			((mux_bus)(Data_bus))
			((mux0)(input1))
			((mux1)(input2))
		)
		(_use(_ent . MUX)
		)
	)
	(_inst ControlUnit_map 0 117(_comp ControlUnit)
		(_port
			((clock)(CLK))
			((rst)(RESET_main))
			((ZR0)(Z_0))
			((ZR1)(Z_1))
			((ZR2)(Z_2))
			((ZR3)(Z_3))
			((ROUT_IR)(outIR))
			((LD0)(load0))
			((LD1)(load1))
			((LD2)(load2))
			((LD3)(load3))
			((LD_PC)(loadPC))
			((LD_IR)(loadIR))
			((Sel0)(sel_0))
			((Sel1)(sel_1))
			((BusSelect)(select_bus))
			((ALU_CMD)(ALUCM_D))
			((INC)(incremnr))
			((CLR)(res_t))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst rom_map 0 118(_comp ROM)
		(_port
			((Address)(Addrs))
			((Data)(MemData))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in))))
		(_port(_int RESET_main -1 0 32(_ent(_in))))
		(_port(_int BUS_Select -1 0 33(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 34(_ent(_out))))
		(_port(_int CMD_final -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 36(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 37(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 37(_ent(_out))))
		(_port(_int R_out0 0 0 38(_ent(_out))))
		(_port(_int R_out1 0 0 39(_ent(_out))))
		(_port(_int R_out2 0 0 40(_ent(_out))))
		(_port(_int R_out3 0 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 42(_ent(_out))))
		(_port(_int Select1 2 0 43(_ent(_out))))
		(_port(_int ALU_R 0 0 44(_ent(_out))))
		(_port(_int busdata_out 0 0 45(_ent(_out))))
		(_port(_int MemoryData 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel_0 3 0 52(_arch(_uni))))
		(_sig(_int sel_1 3 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_sig(_int MemData 4 0 53(_arch(_uni))))
		(_sig(_int Addrs 4 0 53(_arch(_uni))))
		(_sig(_int ALURESULT 4 0 53(_arch(_uni))))
		(_sig(_int data_bus 4 0 53(_arch(_uni))))
		(_sig(_int outIR 4 0 53(_arch(_uni))))
		(_sig(_int input1 4 0 53(_arch(_uni))))
		(_sig(_int input2 4 0 53(_arch(_uni))))
		(_sig(_int Rout0 4 0 53(_arch(_uni))))
		(_sig(_int Rout1 4 0 53(_arch(_uni))))
		(_sig(_int Rout2 4 0 53(_arch(_uni))))
		(_sig(_int Rout3 4 0 53(_arch(_uni))))
		(_sig(_int Z_0 -1 0 54(_arch(_uni))))
		(_sig(_int Z_1 -1 0 54(_arch(_uni))))
		(_sig(_int Z_2 -1 0 54(_arch(_uni))))
		(_sig(_int Z_3 -1 0 54(_arch(_uni))))
		(_sig(_int load0 -1 0 54(_arch(_uni))))
		(_sig(_int load1 -1 0 54(_arch(_uni))))
		(_sig(_int load2 -1 0 54(_arch(_uni))))
		(_sig(_int load3 -1 0 54(_arch(_uni))))
		(_sig(_int loadPC -1 0 54(_arch(_uni))))
		(_sig(_int loadIR -1 0 54(_arch(_uni))))
		(_sig(_int select_bus -1 0 54(_arch(_uni))))
		(_sig(_int ALUCM_D -1 0 54(_arch(_uni))))
		(_sig(_int res_t -1 0 54(_arch(_uni))))
		(_sig(_int incremnr -1 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 65(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 82(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 84(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 92(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 100(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 103(_array -1((_dto i 1 i 0)))))
		(_prcs
			(line__120(_arch 0 0 120(_assignment(_alias((BUS_Select)(select_bus)))(_simpleassign BUF)(_trgt(2))(_sens(39)))))
			(line__121(_arch 1 0 121(_assignment(_alias((INCREMENTPC)(incremnr)))(_simpleassign BUF)(_trgt(3))(_sens(42)))))
			(line__122(_arch 2 0 122(_assignment(_alias((CMD_final)(ALUCM_D)))(_simpleassign BUF)(_trgt(4))(_sens(40)))))
			(line__123(_arch 3 0 123(_assignment(_alias((IR_final)(outIR)))(_trgt(5))(_sens(22)))))
			(line__124(_arch 4 0 124(_assignment(_alias((LD_final(0))(load0)))(_trgt(6(0)))(_sens(33)))))
			(line__125(_arch 5 0 125(_assignment(_alias((LD_final(1))(load1)))(_trgt(6(1)))(_sens(34)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_final(2))(load2)))(_trgt(6(2)))(_sens(35)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_final(3))(load3)))(_trgt(6(3)))(_sens(36)))))
			(line__128(_arch 8 0 128(_assignment(_alias((R_out0)(Rout0)))(_trgt(7))(_sens(25)))))
			(line__129(_arch 9 0 129(_assignment(_alias((R_out1)(Rout1)))(_trgt(8))(_sens(26)))))
			(line__130(_arch 10 0 130(_assignment(_alias((R_out2)(Rout2)))(_trgt(9))(_sens(27)))))
			(line__131(_arch 11 0 131(_assignment(_alias((R_out3)(Rout3)))(_trgt(10))(_sens(28)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Select0)(sel_0)))(_trgt(11))(_sens(16)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Select1)(sel_1)))(_trgt(12))(_sens(17)))))
			(line__134(_arch 14 0 134(_assignment(_alias((ALU_R)(ALURESULT)))(_trgt(13))(_sens(20)))))
			(line__135(_arch 15 0 135(_assignment(_alias((busdata_out)(Data_bus)))(_trgt(14))(_sens(21)))))
			(line__136(_arch 16 0 136(_assignment(_alias((MemoryData)(MemData)))(_trgt(15))(_sens(18)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . main 17 -1)
)
V 000056 55 3246          1656498401939 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1656498401940 2022.06.29 14:56:41)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 5a5f07590a0d074c0a091c010f5c585c0e5c5b5c53)
	(_ent
		(_time 1656484694102)
	)
	(_comp
		(main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RESET_main -1 0 14(_ent (_in))))
				(_port(_int BUS_Select -1 0 15(_ent (_out))))
				(_port(_int INCREMENTPC -1 0 16(_ent (_out))))
				(_port(_int CMD_final -1 0 17(_ent (_out))))
				(_port(_int IR_final 0 0 18(_ent (_out))))
				(_port(_int LD_final 1 0 19(_ent (_out))))
				(_port(_int R_out0 0 0 20(_ent (_out))))
				(_port(_int R_out1 0 0 21(_ent (_out))))
				(_port(_int R_out2 0 0 22(_ent (_out))))
				(_port(_int R_out3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_R 0 0 26(_ent (_out))))
				(_port(_int busdata_out 0 0 27(_ent (_out))))
				(_port(_int MemoryData 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp main)
		(_port
			((CLK)(CLK))
			((RESET_main)(RESET_main))
			((BUS_Select)(BUS_Select))
			((INCREMENTPC)(INCREMENTPC))
			((CMD_final)(CMD_final))
			((IR_final)(IR_final))
			((LD_final)(LD_final))
			((R_out0)(R_out0))
			((R_out1)(R_out1))
			((R_out2)(R_out2))
			((R_out3)(R_out3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_R)(ALU_R))
			((busdata_out)(busdata_out))
			((MemoryData)(MemoryData))
		)
		(_use(_ent . main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RESET_main -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Select -1 0 35(_arch(_uni))))
		(_sig(_int INCREMENTPC -1 0 36(_arch(_uni))))
		(_sig(_int CMD_final -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR_final 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_final 4 0 39(_arch(_uni))))
		(_sig(_int R_out0 3 0 40(_arch(_uni))))
		(_sig(_int R_out1 3 0 41(_arch(_uni))))
		(_sig(_int R_out2 3 0 42(_arch(_uni))))
		(_sig(_int R_out3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_R 3 0 46(_arch(_uni))))
		(_sig(_int busdata_out 3 0 47(_arch(_uni))))
		(_sig(_int MemoryData 3 0 48(_arch(_uni))))
		(_cnst(_int CLK_period -2 0 50(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_process(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 88(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 98 (main_tb))
	(_version ve8)
	(_time 1656498401943 2022.06.29 14:56:41)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 696d6469653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000054 55 2733          1656498670942 mainregisters
(_unit VHDL(mainregisters 0 31(mainregisters 0 42))
	(_version ve8)
	(_time 1656498670943 2022.06.29 15:01:10)
	(_source(\../src/mainRegisters.vhd\))
	(_parameters tan)
	(_code 3132613431666c276736236b653736373836323635)
	(_ent
		(_time 1656484361629)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN0 0 0 33(_ent(_in))))
		(_port(_int RIN1 0 0 33(_ent(_in))))
		(_port(_int RIN2 0 0 33(_ent(_in))))
		(_port(_int RIN3 0 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int LD0 -1 0 35(_ent(_in))))
		(_port(_int LD1 -1 0 35(_ent(_in))))
		(_port(_int LD2 -1 0 35(_ent(_in))))
		(_port(_int LD3 -1 0 35(_ent(_in))))
		(_port(_int ROUT0 0 0 36(_ent(_out))))
		(_port(_int ROUT1 0 0 36(_ent(_out))))
		(_port(_int ROUT2 0 0 36(_ent(_out))))
		(_port(_int ROUT3 0 0 36(_ent(_out))))
		(_port(_int ZR0 -1 0 37(_ent(_out))))
		(_port(_int ZR1 -1 0 37(_ent(_out))))
		(_port(_int ZR2 -1 0 37(_ent(_out))))
		(_port(_int ZR3 -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44(_array -1((_dto i 5 i 0)))))
		(_sig(_int RN0 1 0 44(_arch(_uni))))
		(_sig(_int RN1 1 0 44(_arch(_uni))))
		(_sig(_int RN2 1 0 44(_arch(_uni))))
		(_sig(_int RN3 1 0 44(_arch(_uni))))
		(_sig(_int R_0 1 0 44(_arch(_uni))))
		(_sig(_int R_1 1 0 44(_arch(_uni))))
		(_sig(_int R_2 1 0 44(_arch(_uni))))
		(_sig(_int R_3 1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(17))(_sens(21)(0)(5)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(18))(_sens(22)(1)(6)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(19))(_sens(23)(2)(7)))))
			(line__54(_arch 3 0 54(_assignment(_trgt(20))(_sens(24)(3)(8)))))
			(MAIN(_arch 4 0 56(_prcs(_trgt(21)(22)(23)(24))(_sens(4)(17)(18)(19)(20))(_dssslsensitivity 1))))
			(line__66(_arch 5 0 66(_assignment(_alias((ROUT0)(R_0)))(_trgt(9))(_sens(21)))))
			(line__67(_arch 6 0 67(_assignment(_alias((ROUT1)(R_1)))(_trgt(10))(_sens(22)))))
			(line__68(_arch 7 0 68(_assignment(_alias((ROUT2)(R_2)))(_trgt(11))(_sens(23)))))
			(line__69(_arch 8 0 69(_assignment(_alias((ROUT3)(R_3)))(_trgt(12))(_sens(24)))))
			(line__71(_arch 9 0 71(_assignment(_trgt(13))(_sens(21)))))
			(line__72(_arch 10 0 72(_assignment(_trgt(14))(_sens(22)))))
			(line__73(_arch 11 0 73(_assignment(_trgt(15))(_sens(23)))))
			(line__74(_arch 12 0 74(_assignment(_trgt(16))(_sens(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . mainregisters 13 -1)
)
I 000056 55 2723          1656498671197 TB_ARCHITECTURE
(_unit VHDL(mainregisters_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656498671198 2022.06.29 15:01:11)
	(_source(\../src/TestBench/mainregisters_TB.vhd\))
	(_parameters tan)
	(_code 2b287a2f787c763d767e39717f2d2c2d222c282c2f)
	(_ent
		(_time 1656488270965)
	)
	(_comp
		(mainregisters
			(_object
				(_port(_int RIN0 0 0 14(_ent (_in))))
				(_port(_int RIN1 0 0 15(_ent (_in))))
				(_port(_int RIN2 0 0 16(_ent (_in))))
				(_port(_int RIN3 0 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_in))))
				(_port(_int LD1 -1 0 20(_ent (_in))))
				(_port(_int LD2 -1 0 21(_ent (_in))))
				(_port(_int LD3 -1 0 22(_ent (_in))))
				(_port(_int ROUT0 0 0 23(_ent (_out))))
				(_port(_int ROUT1 0 0 24(_ent (_out))))
				(_port(_int ROUT2 0 0 25(_ent (_out))))
				(_port(_int ROUT3 0 0 26(_ent (_out))))
				(_port(_int ZR0 -1 0 27(_ent (_out))))
				(_port(_int ZR1 -1 0 28(_ent (_out))))
				(_port(_int ZR2 -1 0 29(_ent (_out))))
				(_port(_int ZR3 -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 58(_comp mainregisters)
		(_port
			((RIN0)(RIN0))
			((RIN1)(RIN1))
			((RIN2)(RIN2))
			((RIN3)(RIN3))
			((CLK)(CLK))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((ROUT0)(ROUT0))
			((ROUT1)(ROUT1))
			((ROUT2)(ROUT2))
			((ROUT3)(ROUT3))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 34(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 1 0 34(_arch(_uni))))
		(_sig(_int RIN1 1 0 35(_arch(_uni))))
		(_sig(_int RIN2 1 0 36(_arch(_uni))))
		(_sig(_int RIN3 1 0 37(_arch(_uni))))
		(_sig(_int CLK -1 0 38(_arch(_uni))))
		(_sig(_int LD0 -1 0 39(_arch(_uni))))
		(_sig(_int LD1 -1 0 40(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 42(_arch(_uni))))
		(_sig(_int ROUT0 1 0 44(_arch(_uni))))
		(_sig(_int ROUT1 1 0 45(_arch(_uni))))
		(_sig(_int ROUT2 1 0 46(_arch(_uni))))
		(_sig(_int ROUT3 1 0 47(_arch(_uni))))
		(_sig(_int ZR0 -1 0 48(_arch(_uni))))
		(_sig(_int ZR1 -1 0 49(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 51(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 771)
		(33686018 514)
		(33686018 771)
		(50463490 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 433 0 testbench_for_mainregisters
(_configuration VHDL (testbench_for_mainregisters 0 142 (mainregisters_tb))
	(_version ve8)
	(_time 1656498671201 2022.06.29 15:01:11)
	(_source(\../src/TestBench/mainregisters_TB.vhd\))
	(_parameters tan)
	(_code 2b292a2f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mainregisters mainregisters
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1365          1656498734194 ALU
(_unit VHDL(alu 0 31(alu 0 40))
	(_version ve8)
	(_time 1656498734195 2022.06.29 15:02:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 434110411315125540450018174542451044464542)
	(_ent
		(_time 1656484359988)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int input_1 0 0 34(_ent(_in))))
		(_port(_int input_2 0 0 34(_ent(_in))))
		(_port(_int cmd -1 0 35(_ent(_in))))
		(_port(_int result 0 0 36(_ent(_out))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int aluresult 1 0 41(_arch(_uni))))
		(_sig(_int a 1 0 42(_arch(_uni))))
		(_sig(_int b 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((a)(input_1)))(_trgt(5))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((b)(input_2)))(_trgt(6))(_sens(1)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(4))(_sens(5)(6)(2)))))
			(line__57(_arch 3 0 57(_assignment(_alias((result)(aluresult)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(16843009 257)
	)
	(_model . ALU 4 -1)
)
I 000056 55 1298          1656498734432 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656498734433 2022.06.29 15:02:14)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 2e2c7c2a28787f3b7b2d3a747d282f287d292b2b78)
	(_ent
		(_time 1656488326159)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 0 0 14(_ent (_in))))
				(_port(_int input_2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((input_1)(input_1))
			((input_2)(input_2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int input_1 1 0 21(_arch(_uni))))
		(_sig(_int input_2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 515)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 55 (alu_tb))
	(_version ve8)
	(_time 1656498734439 2022.06.29 15:02:14)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 2e2d792a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000052 55 2776          1656498744132 ControlUnit
(_unit VHDL(controlunit 0 29(controlunit 0 43))
	(_version ve8)
	(_time 1656498744133 2022.06.29 15:02:24)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 15141412464214024547074f12134612101340131c)
	(_ent
		(_time 1656484358483)
	)
	(_object
		(_port(_int clock -1 0 31(_ent(_in)(_event))))
		(_port(_int rst -1 0 31(_ent(_in)(_event))))
		(_port(_int ZR0 -1 0 32(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 32(_ent(_in))))
		(_port(_int ZR3 -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUT_IR 0 0 33(_ent(_in))))
		(_port(_int LD0 -1 0 34(_ent(_out))))
		(_port(_int LD1 -1 0 34(_ent(_out))))
		(_port(_int LD2 -1 0 34(_ent(_out))))
		(_port(_int LD3 -1 0 34(_ent(_out))))
		(_port(_int LD_PC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int Sel0 1 0 36(_ent(_out))))
		(_port(_int Sel1 1 0 37(_ent(_out))))
		(_port(_int BusSelect -1 0 38(_ent(_out))))
		(_port(_int ALU_CMD -1 0 38(_ent(_out))))
		(_port(_int INC -1 0 39(_ent(_out))))
		(_port(_int CLR -1 0 39(_ent(_out))))
		(_type(_int FSM 0 45(_enum1 S0 S1 HLTSTATE S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int PSTATE 2 0 46(_arch(_uni))))
		(_sig(_int NSTATE 2 0 46(_arch(_uni))))
		(_sig(_int HLT -1 0 47(_arch(_uni))))
		(_sig(_int temp -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int R 3 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(22))(_sens(6(d_3_2)))(_mon))))
			(line__54(_arch 1 0 54(_assignment(_alias((R(0))(ZR0)))(_trgt(23(0)))(_sens(2)))))
			(line__55(_arch 2 0 55(_assignment(_alias((R(1))(ZR1)))(_trgt(23(1)))(_sens(3)))))
			(line__56(_arch 3 0 56(_assignment(_alias((R(2))(ZR2)))(_trgt(23(2)))(_sens(4)))))
			(line__57(_arch 4 0 57(_assignment(_alias((R(3))(ZR3)))(_trgt(23(3)))(_sens(5)))))
			(line__59(_arch 5 0 59(_prcs(_simple)(_trgt(21))(_sens(6)))))
			(line__70(_arch 6 0 70(_prcs(_trgt(19))(_sens(0)(1)(20))(_dssslsensitivity 2))))
			(line__79(_arch 7 0 79(_prcs(_simple)(_trgt(20)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(19)(2)(3)(4)(5)(6))(_read(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 8 -1)
)
I 000056 55 3146          1656498744370 TB_ARCHITECTURE
(_unit VHDL(controlunit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656498744371 2022.06.29 15:02:24)
	(_source(\../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code fffefeafffa8fee8aaaeeda5f8f9acf8faf9aaf9f6)
	(_ent
		(_time 1656488418233)
	)
	(_comp
		(ControlUnit
			(_object
				(_port(_int clock -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int ZR0 -1 0 16(_ent (_in))))
				(_port(_int ZR1 -1 0 17(_ent (_in))))
				(_port(_int ZR2 -1 0 18(_ent (_in))))
				(_port(_int ZR3 -1 0 19(_ent (_in))))
				(_port(_int ROUT_IR 0 0 20(_ent (_in))))
				(_port(_int LD0 -1 0 21(_ent (_out))))
				(_port(_int LD1 -1 0 22(_ent (_out))))
				(_port(_int LD2 -1 0 23(_ent (_out))))
				(_port(_int LD3 -1 0 24(_ent (_out))))
				(_port(_int LD_PC -1 0 25(_ent (_out))))
				(_port(_int LD_IR -1 0 26(_ent (_out))))
				(_port(_int Sel0 1 0 27(_ent (_out))))
				(_port(_int Sel1 1 0 28(_ent (_out))))
				(_port(_int BusSelect -1 0 29(_ent (_out))))
				(_port(_int ALU_CMD -1 0 30(_ent (_out))))
				(_port(_int INC -1 0 31(_ent (_out))))
				(_port(_int CLR -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 62(_comp ControlUnit)
		(_port
			((clock)(clock))
			((rst)(rst))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BusSelect)(BusSelect))
			((ALU_CMD)(ALU_CMD))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 36(_arch(_uni))))
		(_sig(_int rst -1 0 37(_arch(_uni))))
		(_sig(_int ZR0 -1 0 38(_arch(_uni))))
		(_sig(_int ZR1 -1 0 39(_arch(_uni))))
		(_sig(_int ZR2 -1 0 40(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int ROUT_IR 2 0 42(_arch(_uni))))
		(_sig(_int LD0 -1 0 44(_arch(_uni))))
		(_sig(_int LD1 -1 0 45(_arch(_uni))))
		(_sig(_int LD2 -1 0 46(_arch(_uni))))
		(_sig(_int LD3 -1 0 47(_arch(_uni))))
		(_sig(_int LD_PC -1 0 48(_arch(_uni))))
		(_sig(_int LD_IR -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 50(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sel0 3 0 50(_arch(_uni))))
		(_sig(_int Sel1 3 0 51(_arch(_uni))))
		(_sig(_int BusSelect -1 0 52(_arch(_uni))))
		(_sig(_int ALU_CMD -1 0 53(_arch(_uni))))
		(_sig(_int INC -1 0 54(_arch(_uni))))
		(_sig(_int CLR -1 0 55(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 771)
		(50463234 515)
		(33686275 771)
		(50529027 770)
		(33686018 514)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 423 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 178 (controlunit_tb))
	(_version ve8)
	(_time 1656498744374 2022.06.29 15:02:24)
	(_source(\../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code fffff9afaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit controlunit
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000054 55 2733          1656498777269 mainregisters
(_unit VHDL(mainregisters 0 31(mainregisters 0 42))
	(_version ve8)
	(_time 1656498777270 2022.06.29 15:02:57)
	(_source(\../src/mainRegisters.vhd\))
	(_parameters tan)
	(_code 7a2a2d7b2a2d276c2c7d68202e7c7d7c737d797d7e)
	(_ent
		(_time 1656484361629)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN0 0 0 33(_ent(_in))))
		(_port(_int RIN1 0 0 33(_ent(_in))))
		(_port(_int RIN2 0 0 33(_ent(_in))))
		(_port(_int RIN3 0 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int LD0 -1 0 35(_ent(_in))))
		(_port(_int LD1 -1 0 35(_ent(_in))))
		(_port(_int LD2 -1 0 35(_ent(_in))))
		(_port(_int LD3 -1 0 35(_ent(_in))))
		(_port(_int ROUT0 0 0 36(_ent(_out))))
		(_port(_int ROUT1 0 0 36(_ent(_out))))
		(_port(_int ROUT2 0 0 36(_ent(_out))))
		(_port(_int ROUT3 0 0 36(_ent(_out))))
		(_port(_int ZR0 -1 0 37(_ent(_out))))
		(_port(_int ZR1 -1 0 37(_ent(_out))))
		(_port(_int ZR2 -1 0 37(_ent(_out))))
		(_port(_int ZR3 -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44(_array -1((_dto i 5 i 0)))))
		(_sig(_int RN0 1 0 44(_arch(_uni))))
		(_sig(_int RN1 1 0 44(_arch(_uni))))
		(_sig(_int RN2 1 0 44(_arch(_uni))))
		(_sig(_int RN3 1 0 44(_arch(_uni))))
		(_sig(_int R_0 1 0 44(_arch(_uni))))
		(_sig(_int R_1 1 0 44(_arch(_uni))))
		(_sig(_int R_2 1 0 44(_arch(_uni))))
		(_sig(_int R_3 1 0 44(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(17))(_sens(21)(0)(5)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(18))(_sens(22)(1)(6)))))
			(line__53(_arch 2 0 53(_assignment(_trgt(19))(_sens(23)(2)(7)))))
			(line__54(_arch 3 0 54(_assignment(_trgt(20))(_sens(24)(3)(8)))))
			(MAIN(_arch 4 0 56(_prcs(_trgt(21)(22)(23)(24))(_sens(4)(17)(18)(19)(20))(_dssslsensitivity 1))))
			(line__66(_arch 5 0 66(_assignment(_alias((ROUT0)(R_0)))(_trgt(9))(_sens(21)))))
			(line__67(_arch 6 0 67(_assignment(_alias((ROUT1)(R_1)))(_trgt(10))(_sens(22)))))
			(line__68(_arch 7 0 68(_assignment(_alias((ROUT2)(R_2)))(_trgt(11))(_sens(23)))))
			(line__69(_arch 8 0 69(_assignment(_alias((ROUT3)(R_3)))(_trgt(12))(_sens(24)))))
			(line__71(_arch 9 0 71(_assignment(_trgt(13))(_sens(21)))))
			(line__72(_arch 10 0 72(_assignment(_trgt(14))(_sens(22)))))
			(line__73(_arch 11 0 73(_assignment(_trgt(15))(_sens(23)))))
			(line__74(_arch 12 0 74(_assignment(_trgt(16))(_sens(24)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . mainregisters 13 -1)
)
V 000056 55 2723          1656498777527 TB_ARCHITECTURE
(_unit VHDL(mainregisters_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656498777528 2022.06.29 15:02:57)
	(_source(\../src/TestBench/mainregisters_TB.vhd\))
	(_parameters tan)
	(_code 83d3d38d81d4de95ded691d9d78584858a84808487)
	(_ent
		(_time 1656488270965)
	)
	(_comp
		(mainregisters
			(_object
				(_port(_int RIN0 0 0 14(_ent (_in))))
				(_port(_int RIN1 0 0 15(_ent (_in))))
				(_port(_int RIN2 0 0 16(_ent (_in))))
				(_port(_int RIN3 0 0 17(_ent (_in))))
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int LD0 -1 0 19(_ent (_in))))
				(_port(_int LD1 -1 0 20(_ent (_in))))
				(_port(_int LD2 -1 0 21(_ent (_in))))
				(_port(_int LD3 -1 0 22(_ent (_in))))
				(_port(_int ROUT0 0 0 23(_ent (_out))))
				(_port(_int ROUT1 0 0 24(_ent (_out))))
				(_port(_int ROUT2 0 0 25(_ent (_out))))
				(_port(_int ROUT3 0 0 26(_ent (_out))))
				(_port(_int ZR0 -1 0 27(_ent (_out))))
				(_port(_int ZR1 -1 0 28(_ent (_out))))
				(_port(_int ZR2 -1 0 29(_ent (_out))))
				(_port(_int ZR3 -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 58(_comp mainregisters)
		(_port
			((RIN0)(RIN0))
			((RIN1)(RIN1))
			((RIN2)(RIN2))
			((RIN3)(RIN3))
			((CLK)(CLK))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((ROUT0)(ROUT0))
			((ROUT1)(ROUT1))
			((ROUT2)(ROUT2))
			((ROUT3)(ROUT3))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
		(_use(_ent . mainregisters)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 34(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 1 0 34(_arch(_uni))))
		(_sig(_int RIN1 1 0 35(_arch(_uni))))
		(_sig(_int RIN2 1 0 36(_arch(_uni))))
		(_sig(_int RIN3 1 0 37(_arch(_uni))))
		(_sig(_int CLK -1 0 38(_arch(_uni))))
		(_sig(_int LD0 -1 0 39(_arch(_uni))))
		(_sig(_int LD1 -1 0 40(_arch(_uni))))
		(_sig(_int LD2 -1 0 41(_arch(_uni))))
		(_sig(_int LD3 -1 0 42(_arch(_uni))))
		(_sig(_int ROUT0 1 0 44(_arch(_uni))))
		(_sig(_int ROUT1 1 0 45(_arch(_uni))))
		(_sig(_int ROUT2 1 0 46(_arch(_uni))))
		(_sig(_int ROUT3 1 0 47(_arch(_uni))))
		(_sig(_int ZR0 -1 0 48(_arch(_uni))))
		(_sig(_int ZR1 -1 0 49(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 51(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 771)
		(33686018 514)
		(33686018 771)
		(50463490 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000046 55 433 0 testbench_for_mainregisters
(_configuration VHDL (testbench_for_mainregisters 0 142 (mainregisters_tb))
	(_version ve8)
	(_time 1656498777531 2022.06.29 15:02:57)
	(_source(\../src/TestBench/mainregisters_TB.vhd\))
	(_parameters tan)
	(_code 83d2838d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . mainregisters mainregisters
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 1365          1656498800040 ALU
(_unit VHDL(alu 0 31(alu 0 40))
	(_version ve8)
	(_time 1656498800041 2022.06.29 15:03:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 77752576232126617471342c237176712470727176)
	(_ent
		(_time 1656484359988)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int input_1 0 0 34(_ent(_in))))
		(_port(_int input_2 0 0 34(_ent(_in))))
		(_port(_int cmd -1 0 35(_ent(_in))))
		(_port(_int result 0 0 36(_ent(_out))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 41(_array -1((_dto i 5 i 0)))))
		(_sig(_int aluresult 1 0 41(_arch(_uni))))
		(_sig(_int a 1 0 42(_arch(_uni))))
		(_sig(_int b 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((a)(input_1)))(_trgt(5))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((b)(input_2)))(_trgt(6))(_sens(1)))))
			(line__48(_arch 2 0 48(_prcs(_simple)(_trgt(4))(_sens(5)(6)(2)))))
			(line__57(_arch 3 0 57(_assignment(_alias((result)(aluresult)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(16843009 257)
	)
	(_model . ALU 4 -1)
)
V 000056 55 1298          1656498800275 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656498800276 2022.06.29 15:03:20)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 61633461333730743462753b326760673266646437)
	(_ent
		(_time 1656488326159)
	)
	(_comp
		(ALU
			(_object
				(_port(_int input_1 0 0 14(_ent (_in))))
				(_port(_int input_2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((input_1)(input_1))
			((input_2)(input_2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int input_1 1 0 21(_arch(_uni))))
		(_sig(_int input_2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 515)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 375 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 55 (alu_tb))
	(_version ve8)
	(_time 1656498800279 2022.06.29 15:03:20)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 61623161653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000052 55 2776          1656498812809 ControlUnit
(_unit VHDL(controlunit 0 29(controlunit 0 43))
	(_version ve8)
	(_time 1656498812810 2022.06.29 15:03:32)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 55540356060254420507470f52530652505300535c)
	(_ent
		(_time 1656484358483)
	)
	(_object
		(_port(_int clock -1 0 31(_ent(_in)(_event))))
		(_port(_int rst -1 0 31(_ent(_in)(_event))))
		(_port(_int ZR0 -1 0 32(_ent(_in))))
		(_port(_int ZR1 -1 0 32(_ent(_in))))
		(_port(_int ZR2 -1 0 32(_ent(_in))))
		(_port(_int ZR3 -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUT_IR 0 0 33(_ent(_in))))
		(_port(_int LD0 -1 0 34(_ent(_out))))
		(_port(_int LD1 -1 0 34(_ent(_out))))
		(_port(_int LD2 -1 0 34(_ent(_out))))
		(_port(_int LD3 -1 0 34(_ent(_out))))
		(_port(_int LD_PC -1 0 35(_ent(_out))))
		(_port(_int LD_IR -1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int Sel0 1 0 36(_ent(_out))))
		(_port(_int Sel1 1 0 37(_ent(_out))))
		(_port(_int BusSelect -1 0 38(_ent(_out))))
		(_port(_int ALU_CMD -1 0 38(_ent(_out))))
		(_port(_int INC -1 0 39(_ent(_out))))
		(_port(_int CLR -1 0 39(_ent(_out))))
		(_type(_int FSM 0 45(_enum1 S0 S1 HLTSTATE S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int PSTATE 2 0 46(_arch(_uni))))
		(_sig(_int NSTATE 2 0 46(_arch(_uni))))
		(_sig(_int HLT -1 0 47(_arch(_uni))))
		(_sig(_int temp -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 49(_array -1((_to i 0 i 3)))))
		(_sig(_int R 3 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(22))(_sens(6(d_3_2)))(_mon))))
			(line__54(_arch 1 0 54(_assignment(_alias((R(0))(ZR0)))(_trgt(23(0)))(_sens(2)))))
			(line__55(_arch 2 0 55(_assignment(_alias((R(1))(ZR1)))(_trgt(23(1)))(_sens(3)))))
			(line__56(_arch 3 0 56(_assignment(_alias((R(2))(ZR2)))(_trgt(23(2)))(_sens(4)))))
			(line__57(_arch 4 0 57(_assignment(_alias((R(3))(ZR3)))(_trgt(23(3)))(_sens(5)))))
			(line__59(_arch 5 0 59(_prcs(_simple)(_trgt(21))(_sens(6)))))
			(line__70(_arch 6 0 70(_prcs(_trgt(19))(_sens(0)(1)(20))(_dssslsensitivity 2))))
			(line__79(_arch 7 0 79(_prcs(_simple)(_trgt(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(20))(_sens(2)(3)(4)(5)(6)(19))(_read(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 8 -1)
)
V 000056 55 3146          1656498813053 TB_ARCHITECTURE
(_unit VHDL(controlunit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656498813054 2022.06.29 15:03:33)
	(_source(\../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 4f4e1a4d4f184e581a1e5d1548491c484a491a4946)
	(_ent
		(_time 1656488418233)
	)
	(_comp
		(ControlUnit
			(_object
				(_port(_int clock -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int ZR0 -1 0 16(_ent (_in))))
				(_port(_int ZR1 -1 0 17(_ent (_in))))
				(_port(_int ZR2 -1 0 18(_ent (_in))))
				(_port(_int ZR3 -1 0 19(_ent (_in))))
				(_port(_int ROUT_IR 0 0 20(_ent (_in))))
				(_port(_int LD0 -1 0 21(_ent (_out))))
				(_port(_int LD1 -1 0 22(_ent (_out))))
				(_port(_int LD2 -1 0 23(_ent (_out))))
				(_port(_int LD3 -1 0 24(_ent (_out))))
				(_port(_int LD_PC -1 0 25(_ent (_out))))
				(_port(_int LD_IR -1 0 26(_ent (_out))))
				(_port(_int Sel0 1 0 27(_ent (_out))))
				(_port(_int Sel1 1 0 28(_ent (_out))))
				(_port(_int BusSelect -1 0 29(_ent (_out))))
				(_port(_int ALU_CMD -1 0 30(_ent (_out))))
				(_port(_int INC -1 0 31(_ent (_out))))
				(_port(_int CLR -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 62(_comp ControlUnit)
		(_port
			((clock)(clock))
			((rst)(rst))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BusSelect)(BusSelect))
			((ALU_CMD)(ALU_CMD))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 27(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 36(_arch(_uni))))
		(_sig(_int rst -1 0 37(_arch(_uni))))
		(_sig(_int ZR0 -1 0 38(_arch(_uni))))
		(_sig(_int ZR1 -1 0 39(_arch(_uni))))
		(_sig(_int ZR2 -1 0 40(_arch(_uni))))
		(_sig(_int ZR3 -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int ROUT_IR 2 0 42(_arch(_uni))))
		(_sig(_int LD0 -1 0 44(_arch(_uni))))
		(_sig(_int LD1 -1 0 45(_arch(_uni))))
		(_sig(_int LD2 -1 0 46(_arch(_uni))))
		(_sig(_int LD3 -1 0 47(_arch(_uni))))
		(_sig(_int LD_PC -1 0 48(_arch(_uni))))
		(_sig(_int LD_IR -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 50(_array -1((_dto i 1 i 0)))))
		(_sig(_int Sel0 3 0 50(_arch(_uni))))
		(_sig(_int Sel1 3 0 51(_arch(_uni))))
		(_sig(_int BusSelect -1 0 52(_arch(_uni))))
		(_sig(_int ALU_CMD -1 0 53(_arch(_uni))))
		(_sig(_int INC -1 0 54(_arch(_uni))))
		(_sig(_int CLR -1 0 55(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 771)
		(50463234 515)
		(33686275 771)
		(50529027 770)
		(33686018 514)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000044 55 423 0 testbench_for_controlunit
(_configuration VHDL (testbench_for_controlunit 0 178 (controlunit_tb))
	(_version ve8)
	(_time 1656498813057 2022.06.29 15:03:33)
	(_source(\../src/TestBench/controlunit_TB.vhd\))
	(_parameters tan)
	(_code 4f4f1d4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ControlUnit controlunit
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000046 55 1700          1656498838975 IR_PC
(_unit VHDL(ir_pc 0 31(ir_pc 0 42))
	(_version ve8)
	(_time 1656498838976 2022.06.29 15:03:58)
	(_source(\../src/IR_PC.vhd\))
	(_parameters tan)
	(_code 91c29c9f92c59386929582cbc9969394c796919792)
	(_ent
		(_time 1656484357239)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 33(_array -1((_dto i 5 i 0)))))
		(_port(_int RINPC 0 0 33(_ent(_in))))
		(_port(_int RINIR 0 0 33(_ent(_in))))
		(_port(_int CLK -1 0 34(_ent(_in)(_event))))
		(_port(_int LDPC -1 0 35(_ent(_in))))
		(_port(_int LDIR -1 0 35(_ent(_in))))
		(_port(_int INCrement -1 0 35(_ent(_in))))
		(_port(_int R_ST -1 0 35(_ent(_in)(_event))))
		(_port(_int ROUTPC 0 0 36(_ent(_out))))
		(_port(_int ROUTIR 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44(_array -1((_dto i 5 i 0)))))
		(_sig(_int RN0 1 0 44(_arch(_uni))))
		(_sig(_int RN1 1 0 44(_arch(_uni))))
		(_sig(_int RN2 1 0 44(_arch(_uni))))
		(_sig(_int RN3 1 0 44(_arch(_uni))))
		(_sig(_int R_0 1 0 44(_arch(_uni))))
		(_sig(_int R_1 1 0 44(_arch(_uni))))
		(_sig(_int R_2 1 0 44(_arch(_uni))))
		(_sig(_int R_3 1 0 44(_arch(_uni))))
		(_sig(_int pc1 1 0 44(_arch(_uni))))
		(_prcs
			(IR(_arch 0 0 51(_prcs(_trgt(8))(_sens(2)(1)(4))(_dssslsensitivity 1))))
			(PC(_arch 1 0 62(_prcs(_trgt(17))(_sens(2)(6)(17)(0)(3)(5))(_dssslsensitivity 2))))
			(line__76(_arch 2 0 76(_assignment(_alias((ROUTPC)(pc1)))(_trgt(7))(_sens(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . IR_PC 3 -1)
)
V 000056 55 1917          1656498839237 TB_ARCHITECTURE
(_unit VHDL(ir_pc_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656498839238 2022.06.29 15:03:59)
	(_source(\../src/TestBench/ir_pc_TB.vhd\))
	(_parameters tan)
	(_code 9ac99694c9ce988d9d9889c39d9d9e9c989c939d98)
	(_ent
		(_time 1656488463150)
	)
	(_comp
		(IR_PC
			(_object
				(_port(_int RINPC 0 0 14(_ent (_in))))
				(_port(_int RINIR 0 0 15(_ent (_in))))
				(_port(_int CLK -1 0 16(_ent (_in))))
				(_port(_int LDPC -1 0 17(_ent (_in))))
				(_port(_int LDIR -1 0 18(_ent (_in))))
				(_port(_int INCrement -1 0 19(_ent (_in))))
				(_port(_int R_ST -1 0 20(_ent (_in))))
				(_port(_int ROUTPC 0 0 21(_ent (_out))))
				(_port(_int ROUTIR 0 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp IR_PC)
		(_port
			((RINPC)(RINPC))
			((RINIR)(RINIR))
			((CLK)(CLK))
			((LDPC)(LDPC))
			((LDIR)(LDIR))
			((INCrement)(INCrement))
			((R_ST)(R_ST))
			((ROUTPC)(ROUTPC))
			((ROUTIR)(ROUTIR))
		)
		(_use(_ent . IR_PC)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_sig(_int RINPC 1 0 26(_arch(_uni))))
		(_sig(_int RINIR 1 0 27(_arch(_uni))))
		(_sig(_int CLK -1 0 28(_arch(_uni))))
		(_sig(_int LDPC -1 0 29(_arch(_uni))))
		(_sig(_int LDIR -1 0 30(_arch(_uni))))
		(_sig(_int INCrement -1 0 31(_arch(_uni))))
		(_sig(_int R_ST -1 0 32(_arch(_uni))))
		(_sig(_int ROUTPC 1 0 34(_arch(_uni))))
		(_sig(_int ROUTIR 1 0 35(_arch(_uni))))
		(_prcs
			(line__57(_arch 0 0 57(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 514)
		(50463234 515)
		(50528770 514)
		(50529026 514)
		(33686274 514)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000038 55 393 0 testbench_for_ir_pc
(_configuration VHDL (testbench_for_ir_pc 0 119 (ir_pc_tb))
	(_version ve8)
	(_time 1656498839243 2022.06.29 15:03:59)
	(_source(\../src/TestBench/ir_pc_TB.vhd\))
	(_parameters tan)
	(_code 9ac89b95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . IR_PC ir_pc
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 1539          1656498864012 MUX
(_unit VHDL(mux 0 30(mux 0 43))
	(_version ve8)
	(_time 1656498864013 2022.06.29 15:04:24)
	(_source(\../src/MUX.vhd\))
	(_parameters tan)
	(_code 585a0a5a550e044e0f574d03015e0c5f5d5f505e0c)
	(_ent
		(_time 1656484355771)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int i0 0 0 32(_ent(_in))))
		(_port(_int i1 0 0 32(_ent(_in))))
		(_port(_int i2 0 0 32(_ent(_in))))
		(_port(_int i3 0 0 32(_ent(_in))))
		(_port(_int i4 0 0 32(_ent(_in))))
		(_port(_int i5 0 0 32(_ent(_in))))
		(_port(_int i6 0 0 32(_ent(_in))))
		(_port(_int i7 0 0 32(_ent(_in))))
		(_port(_int Mdata 0 0 33(_ent(_in))))
		(_port(_int ALURes 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int S0 1 0 34(_ent(_in))))
		(_port(_int S1 1 0 35(_ent(_in))))
		(_port(_int bus_sel -1 0 36(_ent(_in))))
		(_port(_int mux_bus 0 0 37(_ent(_out))))
		(_port(_int mux0 0 0 37(_ent(_out))))
		(_port(_int mux1 0 0 37(_ent(_out))))
		(_prcs
			(MUXBUS(_arch 0 0 48(_prcs(_simple)(_trgt(13))(_sens(8)(9)(12)))))
			(M_0(_arch 1 0 59(_prcs(_simple)(_trgt(14))(_sens(0)(1)(2)(3)(10)))))
			(M_1(_arch 2 0 70(_prcs(_simple)(_trgt(15))(_sens(4)(5)(6)(7)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(16843009 257)
		(514)
		(770)
		(515)
		(771)
		(16843009 257)
		(16843009 257)
	)
	(_model . MUX 3 -1)
)
V 000056 55 2842          1656498864250 TB_ARCHITECTURE
(_unit VHDL(mux_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1656498864251 2022.06.29 15:04:24)
	(_source(\../src/TestBench/mux_TB.vhd\))
	(_parameters tan)
	(_code 4240114145141e57124356181144164547454a4714)
	(_ent
		(_time 1656488511942)
	)
	(_comp
		(MUX
			(_object
				(_port(_int i0 0 0 14(_ent (_in))))
				(_port(_int i1 0 0 15(_ent (_in))))
				(_port(_int i2 0 0 16(_ent (_in))))
				(_port(_int i3 0 0 17(_ent (_in))))
				(_port(_int i4 0 0 18(_ent (_in))))
				(_port(_int i5 0 0 19(_ent (_in))))
				(_port(_int i6 0 0 20(_ent (_in))))
				(_port(_int i7 0 0 21(_ent (_in))))
				(_port(_int Mdata 0 0 22(_ent (_in))))
				(_port(_int ALURes 0 0 23(_ent (_in))))
				(_port(_int S0 1 0 24(_ent (_in))))
				(_port(_int S1 1 0 25(_ent (_in))))
				(_port(_int bus_sel -1 0 26(_ent (_in))))
				(_port(_int mux_bus 0 0 27(_ent (_out))))
				(_port(_int mux0 0 0 28(_ent (_out))))
				(_port(_int mux1 0 0 29(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 56(_comp MUX)
		(_port
			((i0)(i0))
			((i1)(i1))
			((i2)(i2))
			((i3)(i3))
			((i4)(i4))
			((i5)(i5))
			((i6)(i6))
			((i7)(i7))
			((Mdata)(Mdata))
			((ALURes)(ALURes))
			((S0)(S0))
			((S1)(S1))
			((bus_sel)(bus_sel))
			((mux_bus)(mux_bus))
			((mux0)(mux0))
			((mux1)(mux1))
		)
		(_use(_ent . MUX)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_sig(_int i0 2 0 33(_arch(_uni))))
		(_sig(_int i1 2 0 34(_arch(_uni))))
		(_sig(_int i2 2 0 35(_arch(_uni))))
		(_sig(_int i3 2 0 36(_arch(_uni))))
		(_sig(_int i4 2 0 37(_arch(_uni))))
		(_sig(_int i5 2 0 38(_arch(_uni))))
		(_sig(_int i6 2 0 39(_arch(_uni))))
		(_sig(_int i7 2 0 40(_arch(_uni))))
		(_sig(_int Mdata 2 0 41(_arch(_uni))))
		(_sig(_int ALURes 2 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 43(_array -1((_dto i 1 i 0)))))
		(_sig(_int S0 3 0 43(_arch(_uni))))
		(_sig(_int S1 3 0 44(_arch(_uni))))
		(_sig(_int bus_sel -1 0 45(_arch(_uni))))
		(_sig(_int mux_bus 2 0 47(_arch(_uni))))
		(_sig(_int mux0 2 0 48(_arch(_uni))))
		(_sig(_int mux1 2 0 49(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(50463234 515)
		(50463234 771)
		(33751554 514)
		(33751554 770)
		(770)
		(771)
		(514)
		(515)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 376 0 testbench_for_mux
(_configuration VHDL (testbench_for_mux 0 105 (mux_tb))
	(_version ve8)
	(_time 1656498864258 2022.06.29 15:04:24)
	(_source(\../src/TestBench/mux_TB.vhd\))
	(_parameters tan)
	(_code 5251515155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MUX mux
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000044 55 1853          1656498877670 ROM
(_unit VHDL(rom 0 29(rom 0 36))
	(_version ve8)
	(_time 1656498877671 2022.06.29 15:04:37)
	(_source(\../src/ROM.vhd\))
	(_parameters tan)
	(_code b0b0e0e4e6e7b0a7b0b5f6eab5b7b2b6e6b6e4b7b2)
	(_ent
		(_time 1656484354165)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 31(_ent(_in))))
		(_port(_int Data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ROM_type 0 38(_array 1((_to i 0 i 63)))))
		(_sig(_int m 2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2(0))))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2(1))))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2(2))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(2(3))))))
			(line__46(_arch 4 0 46(_assignment(_trgt(2(4))))))
			(line__47(_arch 5 0 47(_assignment(_trgt(2(5))))))
			(line__48(_arch 6 0 48(_assignment(_trgt(2(6))))))
			(line__49(_arch 7 0 49(_assignment(_trgt(2(7))))))
			(line__50(_arch 8 0 50(_assignment(_trgt(2(8))))))
			(line__51(_arch 9 0 51(_assignment(_trgt(2(9))))))
			(line__52(_arch 10 0 52(_assignment(_trgt(2(10))))))
			(line__53(_arch 11 0 53(_assignment(_trgt(2(11))))))
			(line__54(_arch 12 0 54(_assignment(_trgt(2(12))))))
			(line__56(_arch 13 0 56(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(33686018 514)
		(50463234 771)
		(33686018 770)
		(33751554 771)
		(33751554 514)
		(50528770 771)
		(50463234 515)
		(33686274 515)
		(50528771 770)
		(50529027 771)
	)
	(_model . ROM 14 -1)
)
V 000056 55 1166          1656498877910 TB_ARCHITECTURE
(_unit VHDL(rom_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1656498877911 2022.06.29 15:04:37)
	(_source(\../src/TestBench/rom_TB.vhd\))
	(_parameters tan)
	(_code aaaafbfdadfdaabfffadbef0f9ada8acfcacfeaffc)
	(_ent
		(_time 1656488541254)
	)
	(_comp
		(ROM
			(_object
				(_port(_int Address 0 0 15(_ent (_in))))
				(_port(_int Data 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp ROM)
		(_port
			((Address)(Address))
			((Data)(Data))
		)
		(_use(_ent . ROM)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Address 1 0 20(_arch(_uni))))
		(_sig(_int Data 1 0 22(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 770)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 401 0 testbench_for_rom
(_configuration VHDL (testbench_for_rom 0 51 (rom_tb))
	(_version ve8)
	(_time 1656498877914 2022.06.29 15:04:37)
	(_source(\../src/TestBench/rom_TB.vhd\))
	(_parameters tan)
	(_code aaaafdfdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ROM rom
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
