Notice 0: Reading LEF file:  /openLANE_flow/designs/digital_pll/runs/check_run/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/digital_pll/runs/check_run/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/digital_pll/runs/check_run/results/routing/digital_pll.def
Notice 0: Design: digital_pll
Notice 0:     Created 47 pins.
Notice 0:     Created 900 components and 4581 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 358 nets and 1134 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/digital_pll/runs/check_run/results/routing/digital_pll.def
Top-level design name: digital_pll
Default power net:  VPWR
Default ground net: VGND
Found a total of 1 power ports.
Found a total of 1 ground ports.
Modified power connections of 900 cells (Remaining: 0 ).
