/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2018 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww26b/scripts/i_csrs/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Thursday 6/28/18 12:45:58
*  /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww26b/scripts/i_csrs/i_csrs.pl -C -RVREGS -ST fxr_rcf -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/349_Memory_Map_RCF.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_RCF_SW_DEF
#define DEF_FXR_RCF_SW_DEF

#ifndef FXR_RCF_CSRS
#define FXR_RCF_CSRS									0x000000000000
#endif
#define FXR_NUM_CONTEXTS								256
#define FXR_NUM_PIDS									4096
#define FXR_MAX_CONTEXT									255
#define FXR_TX_CONTEXT_ENTRIES								128
#define FXR_TX_CONTEXT_MAX								127
#define FXR_RX_CONTEXT_ENTRIES								32
#define FXR_RX_CONTEXT_MAX								31
#define FXR_NUM_SL									32
#define FXR_MAX_SL									31
#define MAN_EFUSE_OFFSET								0
#define FXR_EFUSE_DFX_OFFSET								256
#define FXR_EFUSE_OFFSET								304
#define FXR_RCF_OFFSET									512
/*
* Table #4 of fxr_top - RCF_MAN_EFUSE0
* When released from reset, the RCF Manufacturing EFUSE controller will read the 
* first 256bits of the MAN EFUSE and load these registers. 
*/
#define FXR_RCF_MAN_EFUSE0								(FXR_RCF_CSRS + 0x000000000000)
#define FXR_RCF_MAN_EFUSE0_RESETCSR							0x0000000000000000ull
#define FXR_RCF_MAN_EFUSE0_RESERVED_63_SHIFT						63
#define FXR_RCF_MAN_EFUSE0_RESERVED_63_MASK						0x1ull
#define FXR_RCF_MAN_EFUSE0_RESERVED_63_SMASK						0x8000000000000000ull
#define FXR_RCF_MAN_EFUSE0_EFUSE_MAN_INFO_SHIFT						0
#define FXR_RCF_MAN_EFUSE0_EFUSE_MAN_INFO_MASK						0x7FFFFFFFFFFFFFFFull
#define FXR_RCF_MAN_EFUSE0_EFUSE_MAN_INFO_SMASK						0x7FFFFFFFFFFFFFFFull
/*
* Table #5 of fxr_top - RCF_MAN_EFUSE1
* When released from reset, the Manufacturing EFUSE controller will read the 
* first 256bits of the MAN EFUSE and load these registers. 
*/
#define FXR_RCF_MAN_EFUSE1								(FXR_RCF_CSRS + 0x000000000008)
#define FXR_RCF_MAN_EFUSE1_RESETCSR							0x0000000000000000ull
#define FXR_RCF_MAN_EFUSE1_CUSTOMER_RESERVED_63_SHIFT					52
#define FXR_RCF_MAN_EFUSE1_CUSTOMER_RESERVED_63_MASK					0xFFFull
#define FXR_RCF_MAN_EFUSE1_CUSTOMER_RESERVED_63_SMASK					0xFFF0000000000000ull
#define FXR_RCF_MAN_EFUSE1_EFUSE_SVS_CONTROL_SHIFT					50
#define FXR_RCF_MAN_EFUSE1_EFUSE_SVS_CONTROL_MASK					0x3ull
#define FXR_RCF_MAN_EFUSE1_EFUSE_SVS_CONTROL_SMASK					0xC000000000000ull
#define FXR_RCF_MAN_EFUSE1_CUSTOMER_RESERVED_SHIFT					42
#define FXR_RCF_MAN_EFUSE1_CUSTOMER_RESERVED_MASK					0xFFull
#define FXR_RCF_MAN_EFUSE1_CUSTOMER_RESERVED_SMASK					0x3FC0000000000ull
#define FXR_RCF_MAN_EFUSE1_EFUSE_VOLTAGE_OFFSET_SHIFT					38
#define FXR_RCF_MAN_EFUSE1_EFUSE_VOLTAGE_OFFSET_MASK					0xFull
#define FXR_RCF_MAN_EFUSE1_EFUSE_VOLTAGE_OFFSET_SMASK					0x3C000000000ull
#define FXR_RCF_MAN_EFUSE1_RESERVED_37_13_SHIFT						13
#define FXR_RCF_MAN_EFUSE1_RESERVED_37_13_MASK						0x1FFFFFFull
#define FXR_RCF_MAN_EFUSE1_RESERVED_37_13_SMASK						0x3FFFFFE000ull
#define FXR_RCF_MAN_EFUSE1_EFUSE_OSCILLATOR_COUNT_ID_SHIFT				1
#define FXR_RCF_MAN_EFUSE1_EFUSE_OSCILLATOR_COUNT_ID_MASK				0xFFFull
#define FXR_RCF_MAN_EFUSE1_EFUSE_OSCILLATOR_COUNT_ID_SMASK				0x1FFEull
#define FXR_RCF_MAN_EFUSE1_RESERVED_0_SHIFT						0
#define FXR_RCF_MAN_EFUSE1_RESERVED_0_MASK						0x1ull
#define FXR_RCF_MAN_EFUSE1_RESERVED_0_SMASK						0x1ull
/*
* Table #6 of fxr_top - RCF_MAN_EFUSE2
* When released from reset, the Manufacturing EFUSE controller will read the 
* first 256bits of the MAN EFUSE and load these registers. 
*/
#define FXR_RCF_MAN_EFUSE2								(FXR_RCF_CSRS + 0x000000000010)
#define FXR_RCF_MAN_EFUSE2_RESETCSR							0x0000000000000000ull
#define FXR_RCF_MAN_EFUSE2_SER_DES_RESERVED_SHIFT					0
#define FXR_RCF_MAN_EFUSE2_SER_DES_RESERVED_MASK					0xFFFFFFFFFFFFFFFFull
#define FXR_RCF_MAN_EFUSE2_SER_DES_RESERVED_SMASK					0xFFFFFFFFFFFFFFFFull
/*
* Table #7 of fxr_top - RCF_MAN_EFUSE3
* When released from reset, the Manufacturing EFUSE controller will read the 
* first 256bits of the MAN EFUSE and load these registers. 
*/
#define FXR_RCF_MAN_EFUSE3								(FXR_RCF_CSRS + 0x000000000018)
#define FXR_RCF_MAN_EFUSE3_RESETCSR							0x0000000000000000ull
#define FXR_RCF_MAN_EFUSE3_EFUSE_MAN_DATE_SHIFT						48
#define FXR_RCF_MAN_EFUSE3_EFUSE_MAN_DATE_MASK						0xFFFFull
#define FXR_RCF_MAN_EFUSE3_EFUSE_MAN_DATE_SMASK						0xFFFF000000000000ull
#define FXR_RCF_MAN_EFUSE3_CUSTOMER_RESERVED_SHIFT					32
#define FXR_RCF_MAN_EFUSE3_CUSTOMER_RESERVED_MASK					0xFFFFull
#define FXR_RCF_MAN_EFUSE3_CUSTOMER_RESERVED_SMASK					0xFFFF00000000ull
#define FXR_RCF_MAN_EFUSE3_EFUSE_TESTER_NUMBER_SHIFT					27
#define FXR_RCF_MAN_EFUSE3_EFUSE_TESTER_NUMBER_MASK					0x1Full
#define FXR_RCF_MAN_EFUSE3_EFUSE_TESTER_NUMBER_SMASK					0xF8000000ull
#define FXR_RCF_MAN_EFUSE3_EFUSE_SUB_UNIT_LOW_SHIFT					24
#define FXR_RCF_MAN_EFUSE3_EFUSE_SUB_UNIT_LOW_MASK					0x7ull
#define FXR_RCF_MAN_EFUSE3_EFUSE_SUB_UNIT_LOW_SMASK					0x7000000ull
#define FXR_RCF_MAN_EFUSE3_EFUSE_SERIAL_NUMBER_SHIFT					0
#define FXR_RCF_MAN_EFUSE3_EFUSE_SERIAL_NUMBER_MASK					0xFFFFFFull
#define FXR_RCF_MAN_EFUSE3_EFUSE_SERIAL_NUMBER_SMASK					0xFFFFFFull
/*
* Table #8 of fxr_top - RCF_DFX_FUSE_REG4_PART_ID
* This fuse data is sent directly to the DFX aggregator.
*/
#define FXR_RCF_DFX_FUSE_REG4_PART_ID							(FXR_RCF_CSRS + 0x000000000120)
#define FXR_RCF_DFX_FUSE_REG4_PART_ID_RESETCSR						0x0000000000000000ull
#define FXR_RCF_DFX_FUSE_REG4_PART_ID_UNIQUEPART_ID_SHIFT				0
#define FXR_RCF_DFX_FUSE_REG4_PART_ID_UNIQUEPART_ID_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_RCF_DFX_FUSE_REG4_PART_ID_UNIQUEPART_ID_SMASK				0xFFFFFFFFFFFFFFFFull
/*
* Table #9 of fxr_top - RCF_DFX_FUSE_REG5_CONTROL
* This fuse data is sent directly to the DFX aggregator. 
*/
#define FXR_RCF_DFX_FUSE_REG5_CONTROL							(FXR_RCF_CSRS + 0x000000000128)
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_RESETCSR						0x0000000000000000ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_SPARE_63_SHIFT					33
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_SPARE_63_MASK					0x7FFFFFFFull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_SPARE_63_SMASK					0xFFFFFFFE00000000ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_FUSE_BURN_DISABLE_SHIFT				32
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_FUSE_BURN_DISABLE_MASK				0x1ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_FUSE_BURN_DISABLE_SMASK				0x100000000ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_SPARE_31_SHIFT					16
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_SPARE_31_MASK					0xFFFFull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_SPARE_31_SMASK					0xFFFF0000ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DFX_AGGDEFAULTPERSONALITY_SHIFT			11
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DFX_AGGDEFAULTPERSONALITY_MASK			0x1Full
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DFX_AGGDEFAULTPERSONALITY_SMASK			0xF800ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DFX_AGGDEFAULTPERSONALITYEN_SHIFT			10
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DFX_AGGDEFAULTPERSONALITYEN_MASK			0x1ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DFX_AGGDEFAULTPERSONALITYEN_SMASK			0x400ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_MANUFACTURING_EXIT_SHIFT				9
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_MANUFACTURING_EXIT_MASK				0x1ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_MANUFACTURING_EXIT_SMASK				0x200ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_METAL_PASSWD_DISABLED_SHIFT			8
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_METAL_PASSWD_DISABLED_MASK			0x1ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_METAL_PASSWD_DISABLED_SMASK			0x100ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_SPARE_SHIFT					5
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_SPARE_MASK					0x7ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_SPARE_SMASK					0xE0ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DRA_MDEBUGENABLE_SHIFT				4
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DRA_MDEBUGENABLE_MASK				0x1ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DRA_MDEBUGENABLE_SMASK				0x10ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DECOMMISSION_SHIFT				3
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DECOMMISSION_MASK					0x1ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DECOMMISSION_SMASK				0x8ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DECODERENABLE_SHIFT				2
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DECODERENABLE_MASK				0x1ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_DECODERENABLE_SMASK				0x4ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_REDPASSWORDENABLE_SHIFT				1
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_REDPASSWORDENABLE_MASK				0x1ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_REDPASSWORDENABLE_SMASK				0x2ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_ORANGEPASSWORDENABLE_SHIFT			0
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_ORANGEPASSWORDENABLE_MASK				0x1ull
#define FXR_RCF_DFX_FUSE_REG5_CONTROL_ORANGEPASSWORDENABLE_SMASK			0x1ull
/*
* Table #10 of fxr_top - RCF_FUSE_REG0_Control
* These fuse bits are pulled at late fuse pull time and loaded into internal 
* hardware control registers. These internal registers are loaded with fuse data 
* prior to late fuse pull exit and are used to control fuse burn, MBIST, REI and 
* PLL functions.
*/
#define FXR_RCF_FUSE_REG0_CONTROL							(FXR_RCF_CSRS + 0x000000000130)
#define FXR_RCF_FUSE_REG0_CONTROL_RESETCSR						0x0000000000000000ull
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_63_SHIFT					57
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_63_MASK						0x7Full
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_63_SMASK					0xFE00000000000000ull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_PLL_DATA_SHIFT					36
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_PLL_DATA_MASK					0x1FFFFFull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_PLL_DATA_SMASK					0x1FFFFF000000000ull
#define FXR_RCF_FUSE_REG0_CONTROL_FAILOVER_DISABLE_PLL_TOGGLE_SHIFT			35
#define FXR_RCF_FUSE_REG0_CONTROL_FAILOVER_DISABLE_PLL_TOGGLE_MASK			0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_FAILOVER_DISABLE_PLL_TOGGLE_SMASK			0x800000000ull
#define FXR_RCF_FUSE_REG0_CONTROL_FAILOVER_DISABLE_CORE_SBUS_RESET_SHIFT		34
#define FXR_RCF_FUSE_REG0_CONTROL_FAILOVER_DISABLE_CORE_SBUS_RESET_MASK			0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_FAILOVER_DISABLE_CORE_SBUS_RESET_SMASK		0x400000000ull
#define FXR_RCF_FUSE_REG0_CONTROL_FAILOVER_DISABLE_SBM_ROM_SHIFT			33
#define FXR_RCF_FUSE_REG0_CONTROL_FAILOVER_DISABLE_SBM_ROM_MASK				0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_FAILOVER_DISABLE_SBM_ROM_SMASK			0x200000000ull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_PLL_LOAD_ENABLE_SHIFT				32
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_PLL_LOAD_ENABLE_MASK				0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_PLL_LOAD_ENABLE_SMASK				0x100000000ull
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_31_SHIFT					26
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_31_MASK						0x3Full
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_31_SMASK					0xFC000000ull
#define FXR_RCF_FUSE_REG0_CONTROL_DINIT_STATE_TO_DISABLE_SHIFT				25
#define FXR_RCF_FUSE_REG0_CONTROL_DINIT_STATE_TO_DISABLE_MASK				0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_DINIT_STATE_TO_DISABLE_SMASK				0x2000000ull
#define FXR_RCF_FUSE_REG0_CONTROL_FORCE_FW_DEFAULT_ROM_SHIFT				24
#define FXR_RCF_FUSE_REG0_CONTROL_FORCE_FW_DEFAULT_ROM_MASK				0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_FORCE_FW_DEFAULT_ROM_SMASK				0x1000000ull
#define FXR_RCF_FUSE_REG0_CONTROL_IGNORE_PM_REQ_CORE_RST_SHIFT				23
#define FXR_RCF_FUSE_REG0_CONTROL_IGNORE_PM_REQ_CORE_RST_MASK				0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_IGNORE_PM_REQ_CORE_RST_SMASK				0x800000ull
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_22_SHIFT					21
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_22_MASK						0x3ull
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_22_SMASK					0x600000ull
#define FXR_RCF_FUSE_REG0_CONTROL_BYPASS_PLL_LOCK_STATE_SHIFT				20
#define FXR_RCF_FUSE_REG0_CONTROL_BYPASS_PLL_LOCK_STATE_MASK				0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_BYPASS_PLL_LOCK_STATE_SMASK				0x100000ull
#define FXR_RCF_FUSE_REG0_CONTROL_IGNORE_PLL_LOCK_SHIFT					19
#define FXR_RCF_FUSE_REG0_CONTROL_IGNORE_PLL_LOCK_MASK					0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_IGNORE_PLL_LOCK_SMASK					0x80000ull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_DISABLE_REI_SHIFT				18
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_DISABLE_REI_MASK				0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_DISABLE_REI_SMASK				0x40000ull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_DISABLE_MBIST_CHK_SHIFT				17
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_DISABLE_MBIST_CHK_MASK				0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_DISABLE_MBIST_CHK_SMASK				0x20000ull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_MBIST_DISABLE_SHIFT				16
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_MBIST_DISABLE_MASK				0x1ull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_MBIST_DISABLE_SMASK				0x10000ull
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_SHIFT						4
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_MASK						0xFFFull
#define FXR_RCF_FUSE_REG0_CONTROL_SPARE_SMASK						0xFFF0ull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_MBIST_CHAIN_DISABLE_SHIFT			0
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_MBIST_CHAIN_DISABLE_MASK			0xFull
#define FXR_RCF_FUSE_REG0_CONTROL_EFUSE_MBIST_CHAIN_DISABLE_SMASK			0xFull
/*
* Table #11 of fxr_top - RCF_FUSE_REG1_MISC
* These fuse bits are loaded at late fuse pull time. 
*/
#define FXR_RCF_FUSE_REG1_MISC								(FXR_RCF_CSRS + 0x000000000138)
#define FXR_RCF_FUSE_REG1_MISC_RESETCSR							0x0000000000000000ull
#define FXR_RCF_FUSE_REG1_MISC_SPARE_63_SHIFT						40
#define FXR_RCF_FUSE_REG1_MISC_SPARE_63_MASK						0xFFFFFFull
#define FXR_RCF_FUSE_REG1_MISC_SPARE_63_SMASK						0xFFFFFF0000000000ull
#define FXR_RCF_FUSE_REG1_MISC_OC_MISC_SHIFT						32
#define FXR_RCF_FUSE_REG1_MISC_OC_MISC_MASK						0xFFull
#define FXR_RCF_FUSE_REG1_MISC_OC_MISC_SMASK						0xFF00000000ull
#define FXR_RCF_FUSE_REG1_MISC_SPARE_31_SHIFT						22
#define FXR_RCF_FUSE_REG1_MISC_SPARE_31_MASK						0x3FFull
#define FXR_RCF_FUSE_REG1_MISC_SPARE_31_SMASK						0xFFC00000ull
#define FXR_RCF_FUSE_REG1_MISC_EFUSE_DLL_DATA_SHIFT					4
#define FXR_RCF_FUSE_REG1_MISC_EFUSE_DLL_DATA_MASK					0x3FFFFull
#define FXR_RCF_FUSE_REG1_MISC_EFUSE_DLL_DATA_SMASK					0x3FFFF0ull
#define FXR_RCF_FUSE_REG1_MISC_SPARE_SHIFT						1
#define FXR_RCF_FUSE_REG1_MISC_SPARE_MASK						0x7ull
#define FXR_RCF_FUSE_REG1_MISC_SPARE_SMASK						0xEull
#define FXR_RCF_FUSE_REG1_MISC_EFUSE_DLL_LOAD_ENABLE_SHIFT				0
#define FXR_RCF_FUSE_REG1_MISC_EFUSE_DLL_LOAD_ENABLE_MASK				0x1ull
#define FXR_RCF_FUSE_REG1_MISC_EFUSE_DLL_LOAD_ENABLE_SMASK				0x1ull
/*
* Table #12 of fxr_top - RCF_FUSE_REG2_Version
* These fuse bits are loaded at late fuse pull time. These fuse bits do not 
* affect hardware.
*/
#define FXR_RCF_FUSE_REG2_VERSION							(FXR_RCF_CSRS + 0x000000000140)
#define FXR_RCF_FUSE_REG2_VERSION_RESETCSR						0x0001030000000000ull
#define FXR_RCF_FUSE_REG2_VERSION_ASIC_REVISION_INFO_SHIFT				32
#define FXR_RCF_FUSE_REG2_VERSION_ASIC_REVISION_INFO_MASK				0xFFFFFFFFull
#define FXR_RCF_FUSE_REG2_VERSION_ASIC_REVISION_INFO_SMASK				0xFFFFFFFF00000000ull
#define FXR_RCF_FUSE_REG2_VERSION_SPARE_31_16_SHIFT					16
#define FXR_RCF_FUSE_REG2_VERSION_SPARE_31_16_MASK					0xFFFFull
#define FXR_RCF_FUSE_REG2_VERSION_SPARE_31_16_SMASK					0xFFFF0000ull
#define FXR_RCF_FUSE_REG2_VERSION_FUSE_VERSION_SHIFT					0
#define FXR_RCF_FUSE_REG2_VERSION_FUSE_VERSION_MASK					0xFFFFull
#define FXR_RCF_FUSE_REG2_VERSION_FUSE_VERSION_SMASK					0xFFFFull
/*
* Table #13 of fxr_top - RCF_FUSE_REG3_GUID
* These fuse bits are loaded at late fuse pull time. These fuse bits, along with 
* values from related MAN fuse, are distributed to FXR_OC.
*/
#define FXR_RCF_FUSE_REG3_GUID								(FXR_RCF_CSRS + 0x000000000148)
#define FXR_RCF_FUSE_REG3_GUID_RESETCSR							0x0011750004000000ull
#define FXR_RCF_FUSE_REG3_GUID_FUSE_OUI_SHIFT						40
#define FXR_RCF_FUSE_REG3_GUID_FUSE_OUI_MASK						0xFFFFFFull
#define FXR_RCF_FUSE_REG3_GUID_FUSE_OUI_SMASK						0xFFFFFF0000000000ull
#define FXR_RCF_FUSE_REG3_GUID_RESERVED_39_32_SHIFT					32
#define FXR_RCF_FUSE_REG3_GUID_RESERVED_39_32_MASK					0xFFull
#define FXR_RCF_FUSE_REG3_GUID_RESERVED_39_32_SMASK					0xFF00000000ull
#define FXR_RCF_FUSE_REG3_GUID_FUSE_TYPE_SHIFT						24
#define FXR_RCF_FUSE_REG3_GUID_FUSE_TYPE_MASK						0xFFull
#define FXR_RCF_FUSE_REG3_GUID_FUSE_TYPE_SMASK						0xFF000000ull
#define FXR_RCF_FUSE_REG3_GUID_RESERVED_23_0_SHIFT					0
#define FXR_RCF_FUSE_REG3_GUID_RESERVED_23_0_MASK					0xFFFFFFull
#define FXR_RCF_FUSE_REG3_GUID_RESERVED_23_0_SMASK					0xFFFFFFull
/*
* Table #14 of fxr_top - RCF_FUSE_REG4_THERMAL
* These fuse bits are loaded at late fuse pull time. Thermal sensor fuse values 
* are distributed to the FW partition.
*/
#define FXR_RCF_FUSE_REG4_THERMAL							(FXR_RCF_CSRS + 0x000000000150)
#define FXR_RCF_FUSE_REG4_THERMAL_RESETCSR						0x0000000000000000ull
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_63_SHIFT					60
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_63_MASK						0xFull
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_63_SMASK					0xF000000000000000ull
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_CRIT_LIMIT_SHIFT				48
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_CRIT_LIMIT_MASK				0xFFFull
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_CRIT_LIMIT_SMASK				0xFFF000000000000ull
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_47_SHIFT					44
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_47_MASK						0xFull
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_47_SMASK					0xF00000000000ull
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_LIMIT_HI_SHIFT				32
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_LIMIT_HI_MASK					0xFFFull
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_LIMIT_HI_SMASK				0xFFF00000000ull
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_31_SHIFT					28
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_31_MASK						0xFull
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_31_SMASK					0xF0000000ull
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_LIMIT_LO_SHIFT				16
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_LIMIT_LO_MASK					0xFFFull
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_LIMIT_LO_SMASK				0xFFF0000ull
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_SHIFT						10
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_MASK						0x3Full
#define FXR_RCF_FUSE_REG4_THERMAL_SPARE_SMASK						0xFC00ull
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_SENSOR_CLK_DIV_SHIFT				0
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_SENSOR_CLK_DIV_MASK				0x3FFull
#define FXR_RCF_FUSE_REG4_THERMAL_THERMAL_SENSOR_CLK_DIV_SMASK				0x3FFull
/*
* Table #15 of fxr_top - RCF_FUSE_REG5_FirmwareValidation
* These fuse bits are loaded at late fuse pull time. These fuse values are 
* distributed to the OTR_BPE, OTR_PKT, RX_HP, and FW partitions.
*/
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION						(FXR_RCF_CSRS + 0x000000000158)
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_RESETCSR					0x0000000000000000ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_63_32_SHIFT				32
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_63_32_MASK				0xFFFFFFFFull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_63_32_SMASK				0xFFFFFFFF00000000ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_31_13_SHIFT				13
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_31_13_MASK				0x7FFFFull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_31_13_SMASK				0xFFFFE000ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_SW_BOOT_CONTROL_SHIFT	12
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_SW_BOOT_CONTROL_MASK	0x1ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_SW_BOOT_CONTROL_SMASK	0x1000ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_11_9_SHIFT				9
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_11_9_MASK				0x7ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_11_9_SMASK				0xE00ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_HW_BOOT_CONTROL_SHIFT	8
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_HW_BOOT_CONTROL_MASK	0x1ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_HW_BOOT_CONTROL_SMASK	0x100ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_7_5_SHIFT				5
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_7_5_MASK				0x7ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_7_5_SMASK				0xE0ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_SW_VALIDATION_ENABLE_SHIFT	4
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_SW_VALIDATION_ENABLE_MASK	0x1ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_SW_VALIDATION_ENABLE_SMASK	0x10ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_3_1_SHIFT				1
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_3_1_MASK				0x7ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_SPARE_3_1_SMASK				0xEull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_HW_VALIDATION_ENABLE_SHIFT	0
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_HW_VALIDATION_ENABLE_MASK	0x1ull
#define FXR_RCF_FUSE_REG5_FIRMWARE_VALIDATION_FUSE_FIRMWARE_HW_VALIDATION_ENABLE_SMASK	0x1ull
/*
* Table #16 of fxr_top - RCF_FUSE_REG6_9_HWProductionKey
* Production Hash Key for Hardware authentication by FW partition.
*/
#define FXR_RCF_FUSE_REG6_9_HW_PRODUCTION_KEY						(FXR_RCF_CSRS + 0x000000000160)
#define FXR_RCF_FUSE_REG6_9_HW_PRODUCTION_KEY_RESETCSR					0x0000000000000000ull
#define FXR_RCF_FUSE_REG6_9_HW_PRODUCTION_KEY_HW_PRODUCTION_KEY_1_SHIFT			32
#define FXR_RCF_FUSE_REG6_9_HW_PRODUCTION_KEY_HW_PRODUCTION_KEY_1_MASK			0xFFFFFFFFull
#define FXR_RCF_FUSE_REG6_9_HW_PRODUCTION_KEY_HW_PRODUCTION_KEY_1_SMASK			0xFFFFFFFF00000000ull
#define FXR_RCF_FUSE_REG6_9_HW_PRODUCTION_KEY_HW_PRODUCTION_KEY_0_SHIFT			0
#define FXR_RCF_FUSE_REG6_9_HW_PRODUCTION_KEY_HW_PRODUCTION_KEY_0_MASK			0xFFFFFFFFull
#define FXR_RCF_FUSE_REG6_9_HW_PRODUCTION_KEY_HW_PRODUCTION_KEY_0_SMASK			0xFFFFFFFFull
/*
* Table #17 of fxr_top - RCF_FUSE_REG10_13_HWDebugKey
* Debug Hash Key for Hardware authentication by FW partition.
*/
#define FXR_RCF_FUSE_REG10_13_HW_DEBUG_KEY						(FXR_RCF_CSRS + 0x000000000180)
#define FXR_RCF_FUSE_REG10_13_HW_DEBUG_KEY_RESETCSR					0x0000000000000000ull
#define FXR_RCF_FUSE_REG10_13_HW_DEBUG_KEY_HW_DEBUG_KEY_1_SHIFT				32
#define FXR_RCF_FUSE_REG10_13_HW_DEBUG_KEY_HW_DEBUG_KEY_1_MASK				0xFFFFFFFFull
#define FXR_RCF_FUSE_REG10_13_HW_DEBUG_KEY_HW_DEBUG_KEY_1_SMASK				0xFFFFFFFF00000000ull
#define FXR_RCF_FUSE_REG10_13_HW_DEBUG_KEY_HW_DEBUG_KEY_0_SHIFT				0
#define FXR_RCF_FUSE_REG10_13_HW_DEBUG_KEY_HW_DEBUG_KEY_0_MASK				0xFFFFFFFFull
#define FXR_RCF_FUSE_REG10_13_HW_DEBUG_KEY_HW_DEBUG_KEY_0_SMASK				0xFFFFFFFFull
/*
* Table #18 of fxr_top - RCF_FUSE_REG14_17_SWProductionKey
* Production Hash Key for software authentication by PEs in RX_HP and 
* TX_OTR.
*/
#define FXR_RCF_FUSE_REG14_17_SW_PRODUCTION_KEY						(FXR_RCF_CSRS + 0x0000000001A0)
#define FXR_RCF_FUSE_REG14_17_SW_PRODUCTION_KEY_RESETCSR				0x0000000000000000ull
#define FXR_RCF_FUSE_REG14_17_SW_PRODUCTION_KEY_SW_PRODUCTION_KEY_1_SHIFT		32
#define FXR_RCF_FUSE_REG14_17_SW_PRODUCTION_KEY_SW_PRODUCTION_KEY_1_MASK		0xFFFFFFFFull
#define FXR_RCF_FUSE_REG14_17_SW_PRODUCTION_KEY_SW_PRODUCTION_KEY_1_SMASK		0xFFFFFFFF00000000ull
#define FXR_RCF_FUSE_REG14_17_SW_PRODUCTION_KEY_SW_PRODUCTION_KEY_0_SHIFT		0
#define FXR_RCF_FUSE_REG14_17_SW_PRODUCTION_KEY_SW_PRODUCTION_KEY_0_MASK		0xFFFFFFFFull
#define FXR_RCF_FUSE_REG14_17_SW_PRODUCTION_KEY_SW_PRODUCTION_KEY_0_SMASK		0xFFFFFFFFull
/*
* Table #19 of fxr_top - RCF_FUSE_REG18_21_SWDebugKey
* Debug Hash Key for software authentication by PEs in RX_HP and 
* TX_OTR.
*/
#define FXR_RCF_FUSE_REG18_21_SW_DEBUG_KEY						(FXR_RCF_CSRS + 0x0000000001C0)
#define FXR_RCF_FUSE_REG18_21_SW_DEBUG_KEY_RESETCSR					0x0000000000000000ull
#define FXR_RCF_FUSE_REG18_21_SW_DEBUG_KEY_SW_DEBUG_KEY_1_SHIFT				32
#define FXR_RCF_FUSE_REG18_21_SW_DEBUG_KEY_SW_DEBUG_KEY_1_MASK				0xFFFFFFFFull
#define FXR_RCF_FUSE_REG18_21_SW_DEBUG_KEY_SW_DEBUG_KEY_1_SMASK				0xFFFFFFFF00000000ull
#define FXR_RCF_FUSE_REG18_21_SW_DEBUG_KEY_SW_DEBUG_KEY_0_SHIFT				0
#define FXR_RCF_FUSE_REG18_21_SW_DEBUG_KEY_SW_DEBUG_KEY_0_MASK				0xFFFFFFFFull
#define FXR_RCF_FUSE_REG18_21_SW_DEBUG_KEY_SW_DEBUG_KEY_0_SMASK				0xFFFFFFFFull
/*
* Table #20 of fxr_top - RCF_FUSE_REG22_SPIOFFSET
* SPI Offsets for CFG and BSM blocks
*/
#define FXR_RCF_FUSE_REG22_SPIOFFSET							(FXR_RCF_CSRS + 0x000000000210)
#define FXR_RCF_FUSE_REG22_SPIOFFSET_RESETCSR						0x0000000000000000ull
#define FXR_RCF_FUSE_REG22_SPIOFFSET_SPARE_SHIFT					48
#define FXR_RCF_FUSE_REG22_SPIOFFSET_SPARE_MASK						0xFFFFull
#define FXR_RCF_FUSE_REG22_SPIOFFSET_SPARE_SMASK					0xFFFF000000000000ull
#define FXR_RCF_FUSE_REG22_SPIOFFSET_SPI_CFG_OFFSET_SHIFT				24
#define FXR_RCF_FUSE_REG22_SPIOFFSET_SPI_CFG_OFFSET_MASK				0xFFFFFFull
#define FXR_RCF_FUSE_REG22_SPIOFFSET_SPI_CFG_OFFSET_SMASK				0xFFFFFF000000ull
#define FXR_RCF_FUSE_REG22_SPIOFFSET_SPI_BSM_OFFSET_SHIFT				0
#define FXR_RCF_FUSE_REG22_SPIOFFSET_SPI_BSM_OFFSET_MASK				0xFFFFFFull
#define FXR_RCF_FUSE_REG22_SPIOFFSET_SPI_BSM_OFFSET_SMASK				0xFFFFFFull
/*
* Table #21 of fxr_top - RCF_DINIT_TDR_STATUS
* Read only copy of DINIT TDR status. See #%%#Section 23.2.5.6, 'DINIT TDR'#%%# 
* for field descriptions.
*/
#define FXR_RCF_DINIT_TDR_STATUS							(FXR_RCF_CSRS + 0x000000000200)
#define FXR_RCF_DINIT_TDR_STATUS_RESETCSR						0x0000000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_SELECT_DIRECT_MODE_SHIFT				63
#define FXR_RCF_DINIT_TDR_STATUS_SELECT_DIRECT_MODE_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_SELECT_DIRECT_MODE_SMASK				0x8000000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_SINGLE_STEP_MODE_SHIFT					62
#define FXR_RCF_DINIT_TDR_STATUS_SINGLE_STEP_MODE_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_SINGLE_STEP_MODE_SMASK					0x4000000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_STEP_TO_NEXT_STATE_SHIFT				61
#define FXR_RCF_DINIT_TDR_STATUS_STEP_TO_NEXT_STATE_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_STEP_TO_NEXT_STATE_SMASK				0x2000000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_CORE_REI_RUN_SHIFT					60
#define FXR_RCF_DINIT_TDR_STATUS_O_CORE_REI_RUN_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_CORE_REI_RUN_SMASK					0x1000000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_CORE_REI_MODE_SHIFT					59
#define FXR_RCF_DINIT_TDR_STATUS_O_CORE_REI_MODE_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_CORE_REI_MODE_SMASK					0x800000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_CORE_MEMMASTER_RST_SHIFT				58
#define FXR_RCF_DINIT_TDR_STATUS_O_CORE_MEMMASTER_RST_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_CORE_MEMMASTER_RST_SMASK				0x400000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_PLL_RESET_N_SHIFT					57
#define FXR_RCF_DINIT_TDR_STATUS_O_PLL_RESET_N_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_PLL_RESET_N_SMASK					0x200000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_SBR_RST_N_SHIFT					56
#define FXR_RCF_DINIT_TDR_STATUS_O_SBR_RST_N_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_SBR_RST_N_SMASK					0x100000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_SRESET_SHIFT						55
#define FXR_RCF_DINIT_TDR_STATUS_O_SRESET_MASK						0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_SRESET_SMASK						0x80000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_HRESET_SHIFT						54
#define FXR_RCF_DINIT_TDR_STATUS_O_HRESET_MASK						0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_HRESET_SMASK						0x40000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSEBREAK_N_SHIFT					53
#define FXR_RCF_DINIT_TDR_STATUS_FUSEBREAK_N_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSEBREAK_N_SMASK					0x20000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_52_SHIFT					52
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_52_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_52_SMASK					0x10000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_51_SHIFT					51
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_51_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_51_SMASK					0x8000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_50_SHIFT					50
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_50_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_50_SMASK					0x4000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_DISABLE_BURN_SHIFT				49
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_DISABLE_BURN_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_DISABLE_BURN_SMASK				0x2000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_48_SHIFT					48
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_48_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_48_SMASK					0x1000000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_ENC_CS30_SHIFT						44
#define FXR_RCF_DINIT_TDR_STATUS_ENC_CS30_MASK						0xFull
#define FXR_RCF_DINIT_TDR_STATUS_ENC_CS30_SMASK						0xF00000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_DLL_LOCK_SHIFT						43
#define FXR_RCF_DINIT_TDR_STATUS_DLL_LOCK_MASK						0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_DLL_LOCK_SMASK						0x80000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_PLL_LOCK_SHIFT						42
#define FXR_RCF_DINIT_TDR_STATUS_PLL_LOCK_MASK						0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_PLL_LOCK_SMASK						0x40000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_41_SHIFT					41
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_41_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_41_SMASK					0x20000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_TIMEOUT_DISABLE_SHIFT					40
#define FXR_RCF_DINIT_TDR_STATUS_TIMEOUT_DISABLE_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_TIMEOUT_DISABLE_SMASK					0x10000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_BYPASS_PLL_LOCK_SHIFT					39
#define FXR_RCF_DINIT_TDR_STATUS_BYPASS_PLL_LOCK_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_BYPASS_PLL_LOCK_SMASK					0x8000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_REI_BYPASS_SHIFT					38
#define FXR_RCF_DINIT_TDR_STATUS_REI_BYPASS_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_REI_BYPASS_SMASK					0x4000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_MBIST_BYPASS_SHIFT					37
#define FXR_RCF_DINIT_TDR_STATUS_MBIST_BYPASS_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_MBIST_BYPASS_SMASK					0x2000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_BYPASS_PLL_LOCK_TAKEN_SHIFT				36
#define FXR_RCF_DINIT_TDR_STATUS_BYPASS_PLL_LOCK_TAKEN_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_BYPASS_PLL_LOCK_TAKEN_SMASK				0x1000000000ull
#define FXR_RCF_DINIT_TDR_STATUS_REI_BYPASS_TAKEN_SHIFT					35
#define FXR_RCF_DINIT_TDR_STATUS_REI_BYPASS_TAKEN_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_REI_BYPASS_TAKEN_SMASK					0x800000000ull
#define FXR_RCF_DINIT_TDR_STATUS_MBIST_BYPASS_TAKEN_SHIFT				34
#define FXR_RCF_DINIT_TDR_STATUS_MBIST_BYPASS_TAKEN_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_MBIST_BYPASS_TAKEN_SMASK				0x400000000ull
#define FXR_RCF_DINIT_TDR_STATUS_DIRECT_MODE_OCCURRED_SHIFT				33
#define FXR_RCF_DINIT_TDR_STATUS_DIRECT_MODE_OCCURRED_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_DIRECT_MODE_OCCURRED_SMASK				0x200000000ull
#define FXR_RCF_DINIT_TDR_STATUS_IGNORE_PLL_LOCK_SHIFT					32
#define FXR_RCF_DINIT_TDR_STATUS_IGNORE_PLL_LOCK_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_IGNORE_PLL_LOCK_SMASK					0x100000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_FUSE_SENSE_GO_SHIFT					31
#define FXR_RCF_DINIT_TDR_STATUS_O_FUSE_SENSE_GO_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_FUSE_SENSE_GO_SMASK					0x80000000ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_SENSE_DONE_SHIFT					30
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_SENSE_DONE_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_SENSE_DONE_SMASK					0x40000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_FUSE_EARLY_GO_SHIFT					29
#define FXR_RCF_DINIT_TDR_STATUS_O_FUSE_EARLY_GO_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_FUSE_EARLY_GO_SMASK					0x20000000ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_EARLY_DONE_SHIFT					28
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_EARLY_DONE_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_EARLY_DONE_SMASK					0x10000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_FUSE_LATE_GO_SHIFT					27
#define FXR_RCF_DINIT_TDR_STATUS_O_FUSE_LATE_GO_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_FUSE_LATE_GO_SMASK					0x8000000ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_LATE_DONE_SHIFT					26
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_LATE_DONE_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_LATE_DONE_SMASK					0x4000000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_REI_GO_SHIFT						25
#define FXR_RCF_DINIT_TDR_STATUS_O_REI_GO_MASK						0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_REI_GO_SMASK						0x2000000ull
#define FXR_RCF_DINIT_TDR_STATUS_Q_REI_DONE_PASS_SHIFT					24
#define FXR_RCF_DINIT_TDR_STATUS_Q_REI_DONE_PASS_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_Q_REI_DONE_PASS_SMASK					0x1000000ull
#define FXR_RCF_DINIT_TDR_STATUS_Q_REI_DONE_FAIL_SHIFT					23
#define FXR_RCF_DINIT_TDR_STATUS_Q_REI_DONE_FAIL_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_Q_REI_DONE_FAIL_SMASK					0x800000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_MBIST_GO_SHIFT					22
#define FXR_RCF_DINIT_TDR_STATUS_O_MBIST_GO_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_MBIST_GO_SMASK					0x400000ull
#define FXR_RCF_DINIT_TDR_STATUS_Q_MBIST_PASS_SHIFT					21
#define FXR_RCF_DINIT_TDR_STATUS_Q_MBIST_PASS_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_Q_MBIST_PASS_SMASK					0x200000ull
#define FXR_RCF_DINIT_TDR_STATUS_Q_MBIST_FAIL_SHIFT					20
#define FXR_RCF_DINIT_TDR_STATUS_Q_MBIST_FAIL_MASK					0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_Q_MBIST_FAIL_SMASK					0x100000ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_SENSE_TIMEOUT_STATUS_SHIFT			19
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_SENSE_TIMEOUT_STATUS_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_SENSE_TIMEOUT_STATUS_SMASK			0x80000ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_EARLY_TIMEOUT_STATUS_SHIFT			18
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_EARLY_TIMEOUT_STATUS_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_EARLY_TIMEOUT_STATUS_SMASK			0x40000ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_LATE_TIMEOUT_STATUS_SHIFT				17
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_LATE_TIMEOUT_STATUS_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_FUSE_LATE_TIMEOUT_STATUS_SMASK				0x20000ull
#define FXR_RCF_DINIT_TDR_STATUS_PLL_LOCK_TIMEOUT_STATUS_SHIFT				16
#define FXR_RCF_DINIT_TDR_STATUS_PLL_LOCK_TIMEOUT_STATUS_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_PLL_LOCK_TIMEOUT_STATUS_SMASK				0x10000ull
#define FXR_RCF_DINIT_TDR_STATUS_REI_TIMEOUT_STATUS_SHIFT				15
#define FXR_RCF_DINIT_TDR_STATUS_REI_TIMEOUT_STATUS_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_REI_TIMEOUT_STATUS_SMASK				0x8000ull
#define FXR_RCF_DINIT_TDR_STATUS_MBIST_TIMEOUT_STATUS_SHIFT				14
#define FXR_RCF_DINIT_TDR_STATUS_MBIST_TIMEOUT_STATUS_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_MBIST_TIMEOUT_STATUS_SMASK				0x4000ull
#define FXR_RCF_DINIT_TDR_STATUS_SBM_ROM_SEQUENCE_COMPLETE_SHIFT			13
#define FXR_RCF_DINIT_TDR_STATUS_SBM_ROM_SEQUENCE_COMPLETE_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_SBM_ROM_SEQUENCE_COMPLETE_SMASK			0x2000ull
#define FXR_RCF_DINIT_TDR_STATUS_O_LMON_STOP_CLK_EN_SHIFT				12
#define FXR_RCF_DINIT_TDR_STATUS_O_LMON_STOP_CLK_EN_MASK				0x1ull
#define FXR_RCF_DINIT_TDR_STATUS_O_LMON_STOP_CLK_EN_SMASK				0x1000ull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_11_0_SHIFT					0
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_11_0_MASK					0xFFFull
#define FXR_RCF_DINIT_TDR_STATUS_RESERVED_11_0_SMASK					0xFFFull
/*
* Table #22 of fxr_top - RCF_HOT_RESET_PULSE
* This register configures the count of Reference Clocks that determines PCIe 
* Hot Reset pulse width.
*/
#define FXR_RCF_HOT_RESET_PULSE								(FXR_RCF_CSRS + 0x000000000208)
#define FXR_RCF_HOT_RESET_PULSE_RESETCSR						0x0000000000000200ull
#define FXR_RCF_HOT_RESET_PULSE_RESERVED_63_16_SHIFT					16
#define FXR_RCF_HOT_RESET_PULSE_RESERVED_63_16_MASK					0xFFFFFFFFFFFFull
#define FXR_RCF_HOT_RESET_PULSE_RESERVED_63_16_SMASK					0xFFFFFFFFFFFF0000ull
#define FXR_RCF_HOT_RESET_PULSE_REF_CLK_COUNT_SHIFT					0
#define FXR_RCF_HOT_RESET_PULSE_REF_CLK_COUNT_MASK					0xFFFFull
#define FXR_RCF_HOT_RESET_PULSE_REF_CLK_COUNT_SMASK					0xFFFFull

#endif 		/* DEF_FXR_RCF_SW_DEF */
