// Seed: 4178514653
module module_0 #(
    parameter id_6 = 32'd50
) (
    input uwire id_0
    , _id_6,
    input supply0 id_1,
    input wand id_2,
    output tri1 id_3,
    input tri1 id_4
);
  wire [1 : id_6] id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd61,
    parameter id_1 = 32'd54
) (
    output supply0 _id_0,
    output wand _id_1,
    input wand id_2,
    input tri0 id_3,
    output logic id_4,
    output tri0 id_5,
    input wor id_6,
    output wor id_7
);
  always id_4 = {(1) {1}};
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_6,
      id_5,
      id_3
  );
  assign modCall_1.id_3 = 0;
  logic [id_1 : id_0] id_10;
endmodule
