
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126690                       # Number of seconds simulated
sim_ticks                                126690329500                       # Number of ticks simulated
final_tick                               126690329500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 447440                       # Simulator instruction rate (inst/s)
host_op_rate                                   465556                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              140747399                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676368                       # Number of bytes of host memory used
host_seconds                                   900.13                       # Real time elapsed on the host
sim_insts                                   402752346                       # Number of instructions simulated
sim_ops                                     419059294                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           67456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             208128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        67456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3252                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             532448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             336948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        773413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1642809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        532448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           532448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            532448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            336948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       773413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1642809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3252                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3252                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 208128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  208128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  126690254500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3252                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.754325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.682250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.949223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          206     35.64%     35.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          117     20.24%     55.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           70     12.11%     67.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      4.84%     72.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      2.94%     75.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      2.42%     78.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.04%     79.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.04%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          114     19.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          578                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    148188611                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               209163611                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16260000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     45568.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64318.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2669                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   38957642.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2284800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1203015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12794880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             55144080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             14080800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       402508920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       326160480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      30012381765                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            31038074850                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.991665                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         126532481028                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29545000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      90094000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 124800472750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    849366986                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      38166222                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    882684542                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1877820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   990495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10424400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         165338160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43361040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10803840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       341691060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       241810080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      30090420180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            30906717075                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            243.954823                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         126566474297                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     22368500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      70432000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 125188074250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    629718000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30410953                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    749325797                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                66205424                       # Number of BP lookups
system.cpu.branchPred.condPredicted          55365787                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4066685                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             52429870                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                46103355                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.933377                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 5288970                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             278471                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          220491                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             219814                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              677                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          392                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        253380660                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4028016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      498741815                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    66205424                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           51612139                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     245129766                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8197036                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  701                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           344                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1437                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 154506783                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1200                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          253258782                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.094532                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.035296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11670441      4.61%      4.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 89875806     35.49%     40.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 14554795      5.75%     45.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                137157740     54.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            253258782                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.261288                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.968350                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11234767                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10984707                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 222623708                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4398957                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4016643                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             43397549                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                108354                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              498811878                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              16935185                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                4016643                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 25284289                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4035411                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2535702                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 212963964                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4422773                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              481306090                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               8244200                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                181038                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2441115                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    605                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  42874                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           666518662                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2398065852                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        794682731                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576946516                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 89572146                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             214833                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          91063                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7461392                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             43142742                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            40147242                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            572334                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           503223                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  473316367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               91645                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 441029053                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3383479                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        54348717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    166431004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          59537                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     253258782                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.741417                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.957624                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            39902265     15.76%     15.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            37020831     14.62%     30.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           125607302     49.60%     79.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            50119918     19.79%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              608466      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       253258782                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                67704630     84.49%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5605443      7.00%     91.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6822692      8.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             360618195     81.77%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1602064      0.36%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.04%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             39842271      9.03%     91.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38811826      8.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              441029053                       # Type of FU issued
system.cpu.iq.rate                           1.740579                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    80132800                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.181695                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1218833121                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         527757728                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    434233676                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              521161823                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           303289                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5954080                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1019                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2445108                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        22329                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2106                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4016643                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3808655                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   504                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           473408029                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              43142742                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             40147242                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              91061                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    255                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   228                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1019                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2297892                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1778802                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              4076694                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             434820597                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              38457912                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6208456                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            17                       # number of nop insts executed
system.cpu.iew.exec_refs                     76864631                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 50680521                       # Number of branches executed
system.cpu.iew.exec_stores                   38406719                       # Number of stores executed
system.cpu.iew.exec_rate                     1.716077                       # Inst execution rate
system.cpu.iew.wb_sent                      434360631                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     434233692                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 318538924                       # num instructions producing a value
system.cpu.iew.wb_consumers                 770867784                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.713760                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.413221                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        45882273                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3984810                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    245435808                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.707409                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.976944                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     75711166     30.85%     30.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     64061622     26.10%     56.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     62165991     25.33%     82.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9312242      3.79%     86.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4450667      1.81%     87.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16124733      6.57%     94.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       732816      0.30%     94.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3106833      1.27%     96.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      9769738      3.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    245435808                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752346                       # Number of instructions committed
system.cpu.commit.committedOps              419059294                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890796                       # Number of memory references committed
system.cpu.commit.loads                      37188662                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961033                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724609                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239996                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342416928     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188662      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702118      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059294                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9769738                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    700576517                       # The number of ROB reads
system.cpu.rob.rob_writes                   937675263                       # The number of ROB writes
system.cpu.timesIdled                             845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          121878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752346                       # Number of Instructions Simulated
system.cpu.committedOps                     419059294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.629123                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.629123                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.589515                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.589515                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                707743319                       # number of integer regfile reads
system.cpu.int_regfile_writes               307030691                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1420876624                       # number of cc regfile reads
system.cpu.cc_regfile_writes                292948415                       # number of cc regfile writes
system.cpu.misc_regfile_reads                76609939                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32092                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6575                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.900796                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            59051292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7599                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           7770.929333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1116116000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.900796                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         118169095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        118169095                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     37372758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37372758                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677372                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          579                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          579                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      59050130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         59050130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     59050130                       # number of overall hits
system.cpu.dcache.overall_hits::total        59050130                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         5457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5457                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23990                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23990                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        29447                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29447                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        29447                       # number of overall misses
system.cpu.dcache.overall_misses::total         29447                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    187917500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    187917500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    216771500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    216771500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        94500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        94500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    404689000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    404689000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    404689000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    404689000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     37378215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37378215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     59079577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     59079577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     59079577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     59079577                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001105                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.015306                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015306                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000498                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000498                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000498                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000498                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34436.045446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34436.045446                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9035.910796                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9035.910796                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13742.961932                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13742.961932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13742.961932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13742.961932                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21676                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2244                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.659537                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6575                       # number of writebacks
system.cpu.dcache.writebacks::total              6575                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1698                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1698                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        20150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20150                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21848                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21848                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3759                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3840                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7599                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    136051000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    136051000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     44388000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44388000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    180439000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    180439000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    180439000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    180439000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000177                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000129                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000129                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000129                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000129                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36193.402501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36193.402501                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11559.375000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11559.375000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23745.098039                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23745.098039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23745.098039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23745.098039                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1849                       # number of replacements
system.cpu.icache.tags.tagsinuse           448.138955                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           154504030                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          66140.423801                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   448.138955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.875271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         309015892                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        309015892                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    154504030                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       154504030                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     154504030                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        154504030                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    154504030                       # number of overall hits
system.cpu.icache.overall_hits::total       154504030                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2748                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2748                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2748                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2748                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2748                       # number of overall misses
system.cpu.icache.overall_misses::total          2748                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    148661978                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148661978                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    148661978                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148661978                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    148661978                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148661978                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    154506778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    154506778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    154506778                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    154506778                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    154506778                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    154506778                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54098.245269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54098.245269                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54098.245269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54098.245269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54098.245269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54098.245269                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        42306                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               394                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   107.375635                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1849                       # number of writebacks
system.cpu.icache.writebacks::total              1849                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          411                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          411                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          411                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          411                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          411                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          411                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2337                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2337                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    126083484                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126083484                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    126083484                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126083484                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    126083484                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126083484                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53950.998716                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53950.998716                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53950.998716                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53950.998716                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53950.998716                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53950.998716                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18222                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18222                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2250                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   705.449212                       # Cycle average of tags in use
system.l2.tags.total_refs                        3859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1315                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.934601                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      686.459321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.989891                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.020949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.021529                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          539                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000824                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.039307                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    152911                       # Number of tag accesses
system.l2.tags.data_accesses                   152911                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5407                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5407                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2581                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2581                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3713                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1281                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           3180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3180                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1281                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6893                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8174                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1281                       # number of overall hits
system.l2.overall_hits::cpu.data                 6893                       # number of overall hits
system.l2.overall_hits::total                    8174                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 127                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1056                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1056                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             579                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1056                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 706                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1762                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1056                       # number of overall misses
system.l2.overall_misses::cpu.data                706                       # number of overall misses
system.l2.overall_misses::total                  1762                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     14040500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14040500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    115340000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115340000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    109656500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    109656500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     115340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     123697000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        239037000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    115340000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    123697000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       239037000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5407                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5407                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2581                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2581                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2337                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9936                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2337                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9936                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.033073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033073                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.451861                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.451861                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.154030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154030                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.451861                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.092907                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177335                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.451861                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.092907                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177335                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 110555.118110                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110555.118110                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 109223.484848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 109223.484848                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 189389.464594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 189389.464594                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 109223.484848                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 175208.215297                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 135662.315551                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 109223.484848                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 175208.215297                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 135662.315551                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               30                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  40                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 40                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3186                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3186                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           97                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             97                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1055                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1055                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          570                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1722                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4908                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     94331410                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     94331410                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12264000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12264000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    108950500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    108950500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    105672500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    105672500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    108950500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    117936500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    226887000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    108950500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    117936500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     94331410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    321218410                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.025260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.451433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.451433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.151636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.151636                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.451433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.087775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173309                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.451433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.087775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.493961                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 29608.101067                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 29608.101067                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 126432.989691                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 126432.989691                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 103270.616114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 103270.616114                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 185390.350877                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 185390.350877                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 103270.616114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 176816.341829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 131757.839721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 103270.616114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 176816.341829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 29608.101067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65447.923798                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3155                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               97                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3155                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       208128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  208128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3252                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3252    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3252                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4809687                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17073024                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        18360                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         8440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1655                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1655                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 126690329500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3017                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3840                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2337                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3759                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        21773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 28295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       267840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       907136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1174976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3423                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13359                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.157721                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364493                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11252     84.23%     84.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2107     15.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13359                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           17604000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3505497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          11402991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
