vendor_name = ModelSim
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte04/ALU4.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte04/ALUDemo.bdf
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte04/Bin7SegDecoder.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte04/Bin2BCD.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte04/Bin2BCDSim.vwf
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula03/parte04/db/ALUDemo.cbx.xml
design_name = bin2bcd
instance = comp, \outport[0]~output\, outport[0]~output, bin2bcd, 1
instance = comp, \outport[1]~output\, outport[1]~output, bin2bcd, 1
instance = comp, \outport[2]~output\, outport[2]~output, bin2bcd, 1
instance = comp, \outport[3]~output\, outport[3]~output, bin2bcd, 1
instance = comp, \outport[4]~output\, outport[4]~output, bin2bcd, 1
instance = comp, \outport[5]~output\, outport[5]~output, bin2bcd, 1
instance = comp, \outport[6]~output\, outport[6]~output, bin2bcd, 1
instance = comp, \outport[7]~output\, outport[7]~output, bin2bcd, 1
instance = comp, \inport[0]~input\, inport[0]~input, bin2bcd, 1
instance = comp, \inport[3]~input\, inport[3]~input, bin2bcd, 1
instance = comp, \inport[2]~input\, inport[2]~input, bin2bcd, 1
instance = comp, \inport[1]~input\, inport[1]~input, bin2bcd, 1
instance = comp, \outport~17\, outport~17, bin2bcd, 1
instance = comp, \outport~16\, outport~16, bin2bcd, 1
instance = comp, \outport~15\, outport~15, bin2bcd, 1
instance = comp, \outport~18\, outport~18, bin2bcd, 1
