// Seed: 2889354773
module module_0 (
    output tri0 id_0,
    output tri  id_1,
    output tri  id_2,
    input  tri1 id_3,
    input  tri0 id_4
);
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wand id_3,
    input wor id_4,
    output wor id_5,
    output uwire id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    output wire id_11,
    output wire id_12,
    input wire id_13
    , id_49,
    input wire id_14,
    input tri0 id_15,
    input supply0 void id_16,
    output tri1 id_17,
    input tri1 id_18,
    output wor id_19,
    output tri0 id_20,
    output uwire id_21,
    input tri id_22,
    input wor id_23,
    input wor id_24,
    input uwire id_25,
    input wire id_26,
    output tri id_27,
    input tri id_28,
    input wand id_29,
    output wire id_30,
    output tri1 id_31,
    input tri0 id_32,
    output wire id_33,
    output tri id_34,
    output tri0 id_35,
    output tri id_36,
    input uwire id_37,
    input tri1 id_38,
    input supply1 id_39,
    input tri0 id_40,
    input wand id_41,
    input uwire id_42,
    input tri0 id_43,
    output wor id_44,
    input supply1 id_45,
    input wire id_46,
    input wor id_47
);
  module_0(
      id_35, id_20, id_5, id_9, id_24
  );
endmodule
