Source Block: hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@91:101@HdlIdDef
reg last_ilas_mframe = 1'b0;
reg cgs_enable = 1'b1;

wire [NUM_LINKS-1:0] status_sync_cdc;

genvar i;
generate
  for (i=0; i<NUM_LINKS; i=i+1) begin : SYNC_CDC
    sync_bits i_cdc_sync (
      .in(sync[i]),
      .out_clk(clk),

Diff Content:
- 96 genvar i;

Clone Blocks:
