<stg><name>Matrix_Vector_Activa</name>


<trans_list>

<trans id="322" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
entry:0  %accu_0_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_0_V_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
entry:1  %accu_1_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_1_V_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
entry:2  %accu_2_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_2_V_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
entry:3  %accu_3_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_3_V_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
entry:4  %accu_4_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_4_V_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
entry:5  %accu_5_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_5_V_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:6  %accu_6_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_6_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:7  %accu_7_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_7_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:8  %sf_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sf_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:9  %nf_0_i = alloca i32

]]></Node>
<StgValue><ssdm name="nf_0_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:10  %cntr_0_i = alloca i32

]]></Node>
<StgValue><ssdm name="cntr_0_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i3* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  %empty_29 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13  %reps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %reps)

]]></Node>
<StgValue><ssdm name="reps_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:14  %neust_0_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_0_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:15  %neust_1_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_1_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:16  %neust_2_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_2_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:17  %neust_3_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_3_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:18  %neust_4_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_4_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:19  %neust_5_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_5_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:20  %neust_6_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_6_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:21  %neust_7_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_7_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:22  %neust_8_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_8_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry:23  %neust_9_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_9_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
entry:24  %neust_10_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_10_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
entry:25  %neust_11_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_11_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
entry:26  %neust_12_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_12_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
entry:27  %neust_13_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_13_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
entry:28  %neust_14_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_14_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
entry:29  %neust_15_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_15_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
entry:30  %neust_16_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_16_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
entry:31  %neust_17_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_17_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
entry:32  %neust_18_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_18_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:33  %neust_19_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_19_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:34  %neust_20_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_20_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:35  %neust_21_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_21_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:36  %neust_22_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_22_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:37  %neust_23_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_23_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:38  %neust_24_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_24_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:39  %neust_25_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_25_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:40  %neust_26_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_26_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:41  %neust_27_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_27_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:42  %neust_28_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_28_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:43  %neust_29_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_29_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:44  %neust_30_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_30_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:45  %neust_31_V = alloca [256 x i16], align 2

]]></Node>
<StgValue><ssdm name="neust_31_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46  %shl_ln147 = shl i32 %reps_read, 2

]]></Node>
<StgValue><ssdm name="shl_ln147"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47  store i32 0, i32* %cntr_0_i

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48  store i32 0, i32* %nf_0_i

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
entry:50  br label %0

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i32 [ 0, %entry ], [ %i, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln147 = icmp eq i32 %i_0_i, %shl_ln147

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln147, label %"Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, 5, 3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, 5, 3, 0> >, ap_resource_dsp>.exit", label %hls_label_3_begin

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:0  %nf_0_i_load_1 = load i32* %nf_0_i

]]></Node>
<StgValue><ssdm name="nf_0_i_load_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln148"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:3  %icmp_ln150 = icmp eq i32 %nf_0_i_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_3_begin:4  br i1 %icmp_ln150, label %branch0.i, label %branch1.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch1.i_ifconv:8  %sf_1_load = load i32* %sf_1

]]></Node>
<StgValue><ssdm name="sf_1_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch1.i_ifconv:10  %cntr_0_i_load_1 = load i32* %cntr_0_i

]]></Node>
<StgValue><ssdm name="cntr_0_i_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1.i_ifconv:11  %icmp_ln165 = icmp eq i32 %sf_1_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="32">
<![CDATA[
branch1.i_ifconv:12  %zext_ln169 = zext i32 %cntr_0_i_load_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:13  %neust_0_V_addr = getelementptr [256 x i16]* %neust_0_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_0_V_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:14  %neust_8_V_addr = getelementptr [256 x i16]* %neust_8_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_8_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:15  %neust_16_V_addr = getelementptr [256 x i16]* %neust_16_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_16_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:16  %neust_24_V_addr = getelementptr [256 x i16]* %neust_24_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_24_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:18  %neust_24_V_load = load i16* %neust_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_24_V_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:19  %neust_0_V_load = load i16* %neust_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_0_V_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:20  %neust_8_V_load = load i16* %neust_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_8_V_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:21  %neust_16_V_load = load i16* %neust_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_16_V_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:31  %neust_1_V_addr = getelementptr [256 x i16]* %neust_1_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_1_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:32  %neust_9_V_addr = getelementptr [256 x i16]* %neust_9_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_9_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:33  %neust_17_V_addr = getelementptr [256 x i16]* %neust_17_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_17_V_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:34  %neust_25_V_addr = getelementptr [256 x i16]* %neust_25_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_25_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:35  %neust_25_V_load = load i16* %neust_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_25_V_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:36  %neust_1_V_load = load i16* %neust_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_1_V_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:37  %neust_9_V_load = load i16* %neust_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_9_V_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:38  %neust_17_V_load = load i16* %neust_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_17_V_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:45  %neust_2_V_addr = getelementptr [256 x i16]* %neust_2_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_2_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:46  %neust_10_V_addr = getelementptr [256 x i16]* %neust_10_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_10_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:47  %neust_18_V_addr = getelementptr [256 x i16]* %neust_18_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_18_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:48  %neust_26_V_addr = getelementptr [256 x i16]* %neust_26_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_26_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:49  %neust_26_V_load = load i16* %neust_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_26_V_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:50  %neust_2_V_load = load i16* %neust_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_2_V_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:51  %neust_10_V_load = load i16* %neust_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_10_V_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:52  %neust_18_V_load = load i16* %neust_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_18_V_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:59  %neust_3_V_addr = getelementptr [256 x i16]* %neust_3_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_3_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:60  %neust_11_V_addr = getelementptr [256 x i16]* %neust_11_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_11_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:61  %neust_19_V_addr = getelementptr [256 x i16]* %neust_19_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_19_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:62  %neust_27_V_addr = getelementptr [256 x i16]* %neust_27_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_27_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:63  %neust_27_V_load = load i16* %neust_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_27_V_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:64  %neust_3_V_load = load i16* %neust_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_3_V_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:65  %neust_11_V_load = load i16* %neust_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_11_V_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:66  %neust_19_V_load = load i16* %neust_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_19_V_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:73  %neust_4_V_addr = getelementptr [256 x i16]* %neust_4_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_4_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:74  %neust_12_V_addr = getelementptr [256 x i16]* %neust_12_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_12_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:75  %neust_20_V_addr = getelementptr [256 x i16]* %neust_20_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_20_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:76  %neust_28_V_addr = getelementptr [256 x i16]* %neust_28_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_28_V_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:77  %neust_28_V_load = load i16* %neust_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_28_V_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:78  %neust_4_V_load = load i16* %neust_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_4_V_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:79  %neust_12_V_load = load i16* %neust_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_12_V_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:80  %neust_20_V_load = load i16* %neust_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_20_V_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:87  %neust_5_V_addr = getelementptr [256 x i16]* %neust_5_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_5_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:88  %neust_13_V_addr = getelementptr [256 x i16]* %neust_13_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_13_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:89  %neust_21_V_addr = getelementptr [256 x i16]* %neust_21_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_21_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:90  %neust_29_V_addr = getelementptr [256 x i16]* %neust_29_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_29_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:91  %neust_29_V_load = load i16* %neust_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_29_V_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:92  %neust_5_V_load = load i16* %neust_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_5_V_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:93  %neust_13_V_load = load i16* %neust_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_13_V_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:94  %neust_21_V_load = load i16* %neust_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_21_V_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:101  %neust_6_V_addr = getelementptr [256 x i16]* %neust_6_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_6_V_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:102  %neust_14_V_addr = getelementptr [256 x i16]* %neust_14_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_14_V_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:103  %neust_22_V_addr = getelementptr [256 x i16]* %neust_22_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_22_V_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:104  %neust_30_V_addr = getelementptr [256 x i16]* %neust_30_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_30_V_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:105  %neust_30_V_load = load i16* %neust_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_30_V_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:106  %neust_6_V_load = load i16* %neust_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_6_V_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:107  %neust_14_V_load = load i16* %neust_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_14_V_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:108  %neust_22_V_load = load i16* %neust_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_22_V_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:115  %neust_7_V_addr = getelementptr [256 x i16]* %neust_7_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_7_V_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:116  %neust_15_V_addr = getelementptr [256 x i16]* %neust_15_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_15_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:117  %neust_23_V_addr = getelementptr [256 x i16]* %neust_23_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_23_V_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1.i_ifconv:118  %neust_31_V_addr = getelementptr [256 x i16]* %neust_31_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="neust_31_V_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:119  %neust_31_V_load = load i16* %neust_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_31_V_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:120  %neust_7_V_load = load i16* %neust_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_7_V_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:121  %neust_15_V_load = load i16* %neust_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_15_V_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:122  %neust_23_V_load = load i16* %neust_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_23_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="133" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch0.i:0  %tmp_V_0 = call i3 @_ssdm_op_Read.ap_fifo.volatile.i3P(i3* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_0"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
branch0.i:1  br label %branch1.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:0  %accu_0_V_2_load = load i16* %accu_0_V_2

]]></Node>
<StgValue><ssdm name="accu_0_V_2_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:1  %accu_1_V_2_load = load i16* %accu_1_V_2

]]></Node>
<StgValue><ssdm name="accu_1_V_2_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:2  %accu_2_V_2_load = load i16* %accu_2_V_2

]]></Node>
<StgValue><ssdm name="accu_2_V_2_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:3  %accu_3_V_2_load = load i16* %accu_3_V_2

]]></Node>
<StgValue><ssdm name="accu_3_V_2_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:4  %accu_4_V_2_load = load i16* %accu_4_V_2

]]></Node>
<StgValue><ssdm name="accu_4_V_2_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:5  %accu_5_V_2_load = load i16* %accu_5_V_2

]]></Node>
<StgValue><ssdm name="accu_5_V_2_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:6  %accu_6_V_2_load = load i16* %accu_6_V_2

]]></Node>
<StgValue><ssdm name="accu_6_V_2_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16">
<![CDATA[
branch1.i_ifconv:7  %accu_7_V_2_load = load i16* %accu_7_V_2

]]></Node>
<StgValue><ssdm name="accu_7_V_2_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch1.i_ifconv:9  %nf_0_i_load_2 = load i32* %nf_0_i

]]></Node>
<StgValue><ssdm name="nf_0_i_load_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="32">
<![CDATA[
branch1.i_ifconv:17  %trunc_ln169 = trunc i32 %nf_0_i_load_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln169"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:18  %neust_24_V_load = load i16* %neust_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_24_V_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:19  %neust_0_V_load = load i16* %neust_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_0_V_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:20  %neust_8_V_load = load i16* %neust_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_8_V_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:21  %neust_16_V_load = load i16* %neust_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_16_V_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch1.i_ifconv:22  %icmp_ln169 = icmp eq i2 %trunc_ln169, 0

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:23  %select_ln169 = select i1 %icmp_ln169, i16 %neust_0_V_load, i16 %neust_24_V_load

]]></Node>
<StgValue><ssdm name="select_ln169"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch1.i_ifconv:24  %icmp_ln169_1 = icmp eq i2 %trunc_ln169, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:25  %select_ln169_1 = select i1 %icmp_ln169_1, i16 %neust_8_V_load, i16 %select_ln169

]]></Node>
<StgValue><ssdm name="select_ln169_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch1.i_ifconv:26  %icmp_ln169_2 = icmp eq i2 %trunc_ln169, -2

]]></Node>
<StgValue><ssdm name="icmp_ln169_2"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:27  %select_ln169_2 = select i1 %icmp_ln169_2, i16 %neust_16_V_load, i16 %select_ln169_1

]]></Node>
<StgValue><ssdm name="select_ln169_2"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:28  %trunc_ln1333_1 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %select_ln169_2, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:29  %sext_ln1333 = sext i12 %trunc_ln1333_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:30  %accu_0_V = sub i16 %select_ln169_2, %sext_ln1333

]]></Node>
<StgValue><ssdm name="accu_0_V"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:35  %neust_25_V_load = load i16* %neust_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_25_V_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:36  %neust_1_V_load = load i16* %neust_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_1_V_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:37  %neust_9_V_load = load i16* %neust_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_9_V_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:38  %neust_17_V_load = load i16* %neust_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_17_V_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:39  %select_ln169_3 = select i1 %icmp_ln169, i16 %neust_1_V_load, i16 %neust_25_V_load

]]></Node>
<StgValue><ssdm name="select_ln169_3"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:40  %select_ln169_4 = select i1 %icmp_ln169_1, i16 %neust_9_V_load, i16 %select_ln169_3

]]></Node>
<StgValue><ssdm name="select_ln169_4"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:41  %select_ln169_5 = select i1 %icmp_ln169_2, i16 %neust_17_V_load, i16 %select_ln169_4

]]></Node>
<StgValue><ssdm name="select_ln169_5"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:42  %trunc_ln1333_3 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %select_ln169_5, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_3"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:43  %sext_ln1333_1 = sext i12 %trunc_ln1333_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:44  %accu_1_V = sub i16 %select_ln169_5, %sext_ln1333_1

]]></Node>
<StgValue><ssdm name="accu_1_V"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:49  %neust_26_V_load = load i16* %neust_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_26_V_load"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:50  %neust_2_V_load = load i16* %neust_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_2_V_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:51  %neust_10_V_load = load i16* %neust_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_10_V_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:52  %neust_18_V_load = load i16* %neust_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_18_V_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:53  %select_ln169_6 = select i1 %icmp_ln169, i16 %neust_2_V_load, i16 %neust_26_V_load

]]></Node>
<StgValue><ssdm name="select_ln169_6"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:54  %select_ln169_7 = select i1 %icmp_ln169_1, i16 %neust_10_V_load, i16 %select_ln169_6

]]></Node>
<StgValue><ssdm name="select_ln169_7"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:55  %select_ln169_8 = select i1 %icmp_ln169_2, i16 %neust_18_V_load, i16 %select_ln169_7

]]></Node>
<StgValue><ssdm name="select_ln169_8"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:56  %trunc_ln1333_5 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %select_ln169_8, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_5"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:57  %sext_ln1333_2 = sext i12 %trunc_ln1333_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:58  %accu_2_V = sub i16 %select_ln169_8, %sext_ln1333_2

]]></Node>
<StgValue><ssdm name="accu_2_V"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:63  %neust_27_V_load = load i16* %neust_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_27_V_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:64  %neust_3_V_load = load i16* %neust_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_3_V_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:65  %neust_11_V_load = load i16* %neust_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_11_V_load"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:66  %neust_19_V_load = load i16* %neust_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_19_V_load"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:67  %select_ln169_9 = select i1 %icmp_ln169, i16 %neust_3_V_load, i16 %neust_27_V_load

]]></Node>
<StgValue><ssdm name="select_ln169_9"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:68  %select_ln169_10 = select i1 %icmp_ln169_1, i16 %neust_11_V_load, i16 %select_ln169_9

]]></Node>
<StgValue><ssdm name="select_ln169_10"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:69  %select_ln169_11 = select i1 %icmp_ln169_2, i16 %neust_19_V_load, i16 %select_ln169_10

]]></Node>
<StgValue><ssdm name="select_ln169_11"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:70  %trunc_ln1333_7 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %select_ln169_11, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_7"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:71  %sext_ln1333_3 = sext i12 %trunc_ln1333_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_3"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:72  %accu_3_V = sub i16 %select_ln169_11, %sext_ln1333_3

]]></Node>
<StgValue><ssdm name="accu_3_V"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:77  %neust_28_V_load = load i16* %neust_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_28_V_load"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:78  %neust_4_V_load = load i16* %neust_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_4_V_load"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:79  %neust_12_V_load = load i16* %neust_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_12_V_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:80  %neust_20_V_load = load i16* %neust_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_20_V_load"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:81  %select_ln169_12 = select i1 %icmp_ln169, i16 %neust_4_V_load, i16 %neust_28_V_load

]]></Node>
<StgValue><ssdm name="select_ln169_12"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:82  %select_ln169_13 = select i1 %icmp_ln169_1, i16 %neust_12_V_load, i16 %select_ln169_12

]]></Node>
<StgValue><ssdm name="select_ln169_13"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:83  %select_ln169_14 = select i1 %icmp_ln169_2, i16 %neust_20_V_load, i16 %select_ln169_13

]]></Node>
<StgValue><ssdm name="select_ln169_14"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:84  %trunc_ln1333_9 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %select_ln169_14, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_9"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:85  %sext_ln1333_4 = sext i12 %trunc_ln1333_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_4"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:86  %accu_4_V = sub i16 %select_ln169_14, %sext_ln1333_4

]]></Node>
<StgValue><ssdm name="accu_4_V"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:91  %neust_29_V_load = load i16* %neust_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_29_V_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:92  %neust_5_V_load = load i16* %neust_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_5_V_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:93  %neust_13_V_load = load i16* %neust_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_13_V_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:94  %neust_21_V_load = load i16* %neust_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_21_V_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:95  %select_ln169_15 = select i1 %icmp_ln169, i16 %neust_5_V_load, i16 %neust_29_V_load

]]></Node>
<StgValue><ssdm name="select_ln169_15"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:96  %select_ln169_16 = select i1 %icmp_ln169_1, i16 %neust_13_V_load, i16 %select_ln169_15

]]></Node>
<StgValue><ssdm name="select_ln169_16"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:97  %select_ln169_17 = select i1 %icmp_ln169_2, i16 %neust_21_V_load, i16 %select_ln169_16

]]></Node>
<StgValue><ssdm name="select_ln169_17"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:98  %trunc_ln1333_s = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %select_ln169_17, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_s"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:99  %sext_ln1333_5 = sext i12 %trunc_ln1333_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_5"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:100  %accu_5_V = sub i16 %select_ln169_17, %sext_ln1333_5

]]></Node>
<StgValue><ssdm name="accu_5_V"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:105  %neust_30_V_load = load i16* %neust_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_30_V_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:106  %neust_6_V_load = load i16* %neust_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_6_V_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:107  %neust_14_V_load = load i16* %neust_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_14_V_load"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:108  %neust_22_V_load = load i16* %neust_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_22_V_load"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:109  %select_ln169_18 = select i1 %icmp_ln169, i16 %neust_6_V_load, i16 %neust_30_V_load

]]></Node>
<StgValue><ssdm name="select_ln169_18"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:110  %select_ln169_19 = select i1 %icmp_ln169_1, i16 %neust_14_V_load, i16 %select_ln169_18

]]></Node>
<StgValue><ssdm name="select_ln169_19"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:111  %select_ln169_20 = select i1 %icmp_ln169_2, i16 %neust_22_V_load, i16 %select_ln169_19

]]></Node>
<StgValue><ssdm name="select_ln169_20"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:112  %trunc_ln1333_2 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %select_ln169_20, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_2"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:113  %sext_ln1333_6 = sext i12 %trunc_ln1333_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_6"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:114  %accu_6_V = sub i16 %select_ln169_20, %sext_ln1333_6

]]></Node>
<StgValue><ssdm name="accu_6_V"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:119  %neust_31_V_load = load i16* %neust_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_31_V_load"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:120  %neust_7_V_load = load i16* %neust_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_7_V_load"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:121  %neust_15_V_load = load i16* %neust_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_15_V_load"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
branch1.i_ifconv:122  %neust_23_V_load = load i16* %neust_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="neust_23_V_load"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:123  %select_ln169_21 = select i1 %icmp_ln169, i16 %neust_7_V_load, i16 %neust_31_V_load

]]></Node>
<StgValue><ssdm name="select_ln169_21"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:124  %select_ln169_22 = select i1 %icmp_ln169_1, i16 %neust_15_V_load, i16 %select_ln169_21

]]></Node>
<StgValue><ssdm name="select_ln169_22"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:125  %select_ln169_23 = select i1 %icmp_ln169_2, i16 %neust_23_V_load, i16 %select_ln169_22

]]></Node>
<StgValue><ssdm name="select_ln169_23"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1.i_ifconv:126  %trunc_ln1333_4 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %select_ln169_23, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln1333_4"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="12">
<![CDATA[
branch1.i_ifconv:127  %sext_ln1333_7 = sext i12 %trunc_ln1333_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1333_7"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1.i_ifconv:128  %accu_7_V = sub i16 %select_ln169_23, %sext_ln1333_7

]]></Node>
<StgValue><ssdm name="accu_7_V"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:129  %accu_7_V_3 = select i1 %icmp_ln165, i16 %accu_7_V, i16 %accu_7_V_2_load

]]></Node>
<StgValue><ssdm name="accu_7_V_3"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:130  %accu_6_V_3 = select i1 %icmp_ln165, i16 %accu_6_V, i16 %accu_6_V_2_load

]]></Node>
<StgValue><ssdm name="accu_6_V_3"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:131  %accu_5_V_3 = select i1 %icmp_ln165, i16 %accu_5_V, i16 %accu_5_V_2_load

]]></Node>
<StgValue><ssdm name="accu_5_V_3"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:132  %accu_4_V_3 = select i1 %icmp_ln165, i16 %accu_4_V, i16 %accu_4_V_2_load

]]></Node>
<StgValue><ssdm name="accu_4_V_3"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:133  %accu_3_V_3 = select i1 %icmp_ln165, i16 %accu_3_V, i16 %accu_3_V_2_load

]]></Node>
<StgValue><ssdm name="accu_3_V_3"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:134  %accu_2_V_3 = select i1 %icmp_ln165, i16 %accu_2_V, i16 %accu_2_V_2_load

]]></Node>
<StgValue><ssdm name="accu_2_V_3"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:135  %accu_1_V_3 = select i1 %icmp_ln165, i16 %accu_1_V, i16 %accu_1_V_2_load

]]></Node>
<StgValue><ssdm name="accu_1_V_3"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:136  %accu_0_V_3 = select i1 %icmp_ln165, i16 %accu_0_V, i16 %accu_0_V_2_load

]]></Node>
<StgValue><ssdm name="accu_0_V_3"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1.i_ifconv:137  %sf = add i32 1, %sf_1_load

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:138  store i16 %accu_7_V_3, i16* %accu_7_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:139  store i16 %accu_6_V_3, i16* %accu_6_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:140  store i16 %accu_5_V_3, i16* %accu_5_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:141  store i16 %accu_4_V_3, i16* %accu_4_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:142  store i16 %accu_3_V_3, i16* %accu_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:143  store i16 %accu_2_V_3, i16* %accu_2_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:144  store i16 %accu_1_V_3, i16* %accu_1_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1.i_ifconv:145  store i16 %accu_0_V_3, i16* %accu_0_V_2

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch1.i_ifconv:146  br i1 %icmp_ln165, label %_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i, label %branch1.i_ifconv.hls_label_3_end_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch1.i_ifconv.hls_label_3_end_crit_edge:0  store i32 %sf, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch1.i_ifconv.hls_label_3_end_crit_edge:1  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %accu_0_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:1  %select_ln204 = select i1 %tmp, i16 %accu_0_V_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln204"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.i:2  switch i2 %trunc_ln169, label %branch250.i [
    i2 0, label %branch226.i
    i2 1, label %branch234.i
    i2 -2, label %branch242.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln204"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch242.i:0  store i16 %select_ln204, i16* %neust_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch242.i:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch234.i:0  store i16 %select_ln204, i16* %neust_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch234.i:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch226.i:0  store i16 %select_ln204, i16* %neust_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch226.i:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch250.i:0  store i16 %select_ln204, i16* %neust_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch250.i:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:0  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %accu_1_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:1  %select_ln204_1 = select i1 %tmp_1, i16 %accu_1_V_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln204_1"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:2  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %accu_2_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:3  %select_ln204_2 = select i1 %tmp_2, i16 %accu_2_V_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln204_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:4  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %accu_3_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:5  %select_ln204_3 = select i1 %tmp_3, i16 %accu_3_V_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln204_3"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:6  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %accu_4_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:7  %select_ln204_4 = select i1 %tmp_4, i16 %accu_4_V_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln204_4"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:8  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %accu_5_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:9  %select_ln204_5 = select i1 %tmp_5, i16 %accu_5_V_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln204_5"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:10  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %accu_6_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:11  %select_ln204_6 = select i1 %tmp_6, i16 %accu_6_V_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln204_6"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:12  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %accu_7_V_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:13  %select_ln204_7 = select i1 %tmp_7, i16 %accu_7_V_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln204_7"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0303.i:14  switch i2 %trunc_ln169, label %branch219.i [
    i2 0, label %branch195.i
    i2 1, label %branch203.i
    i2 -2, label %branch211.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln204"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch211.i:0  store i16 %select_ln204_1, i16* %neust_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch211.i:1  store i16 %select_ln204_2, i16* %neust_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch211.i:2  store i16 %select_ln204_3, i16* %neust_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch211.i:3  store i16 %select_ln204_4, i16* %neust_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch211.i:4  store i16 %select_ln204_5, i16* %neust_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch211.i:5  store i16 %select_ln204_6, i16* %neust_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch211.i:6  store i16 %select_ln204_7, i16* %neust_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch211.i:7  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch203.i:0  store i16 %select_ln204_1, i16* %neust_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch203.i:1  store i16 %select_ln204_2, i16* %neust_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch203.i:2  store i16 %select_ln204_3, i16* %neust_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch203.i:3  store i16 %select_ln204_4, i16* %neust_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch203.i:4  store i16 %select_ln204_5, i16* %neust_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch203.i:5  store i16 %select_ln204_6, i16* %neust_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch203.i:6  store i16 %select_ln204_7, i16* %neust_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch203.i:7  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch195.i:0  store i16 %select_ln204_1, i16* %neust_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch195.i:1  store i16 %select_ln204_2, i16* %neust_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch195.i:2  store i16 %select_ln204_3, i16* %neust_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch195.i:3  store i16 %select_ln204_4, i16* %neust_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch195.i:4  store i16 %select_ln204_5, i16* %neust_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch195.i:5  store i16 %select_ln204_6, i16* %neust_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch195.i:6  store i16 %select_ln204_7, i16* %neust_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch195.i:7  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch219.i:0  store i16 %select_ln204_1, i16* %neust_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch219.i:1  store i16 %select_ln204_2, i16* %neust_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch219.i:2  store i16 %select_ln204_3, i16* %neust_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch219.i:3  store i16 %select_ln204_4, i16* %neust_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch219.i:4  store i16 %select_ln204_5, i16* %neust_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch219.i:5  store i16 %select_ln204_6, i16* %neust_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
branch219.i:6  store i16 %select_ln204_7, i16* %neust_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
<literal name="trunc_ln169" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch219.i:7  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:0  %nf_0_i_load = load i32* %nf_0_i

]]></Node>
<StgValue><ssdm name="nf_0_i_load"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:1  %cntr_0_i_load = load i32* %cntr_0_i

]]></Node>
<StgValue><ssdm name="cntr_0_i_load"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 undef)

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:3  %trunc_ln208 = trunc i32 %cntr_0_i_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln208"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:4  %cntr = add i8 1, %trunc_ln208

]]></Node>
<StgValue><ssdm name="cntr"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:5  %zext_ln209 = zext i8 %cntr to i32

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:6  %nf = add i32 1, %nf_0_i_load

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:7  %icmp_ln212 = icmp eq i32 %nf, 4

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:8  %select_ln212 = select i1 %icmp_ln212, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="select_ln212"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:9  store i32 %zext_ln209, i32* %cntr_0_i

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:10  store i32 %select_ln212, i32* %nf_0_i

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:11  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
<literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.772.i:12  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_end:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0">
<![CDATA[
Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, 5, 3, 0>, 16u, 6u, 16u, ap_uint<3>, ap_uint<8>, FixedPointWeightsSp<3u, ap_int<32>, 8u, 4u>, DebugThresholdActivation<ap_fixed<16, 6, 5, 3, 0> >, ap_resource_dsp>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
