{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@91:101@HdlIdDef", "\nlocalparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;\nlocalparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n\nwire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\nwire        rd_fifo_s_valid;\n"], "Clone Blocks": [["hdl/library/util_do_ram/util_do_ram.v@93:103", "localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n\nwire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\nwire        rd_fifo_s_valid;\n\nreg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;\n"], ["hdl/library/util_do_ram/util_do_ram.v@94:104", "\nwire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\nwire        rd_fifo_s_valid;\n\nreg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;\nreg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;\n"], ["hdl/library/util_do_ram/util_do_ram.v@90:100", "localparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);\n\nlocalparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;\nlocalparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n\nwire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\n"], ["hdl/library/util_do_ram/util_do_ram.v@92:102", "localparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;\nlocalparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;\n\nwire  wr_enable;\nwire  [DST_DATA_WIDTH-1:0]    rd_data;\nwire  [1:0] rd_fifo_room;\nwire        rd_enable;\nwire        rd_last_beat;\nwire        rd_fifo_s_ready;\nwire        rd_fifo_s_valid;\n\n"]], "Diff Content": {"Delete": [[96, "wire  [DST_DATA_WIDTH-1:0]    rd_data;\n"]], "Add": []}}