/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:08 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[1].D[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre)                          0.779     0.779
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre) [clock-to-output]        0.029     0.808
rq_b[1].in[0] (.names)                                                          0.066     0.874
rq_b[1].out[0] (.names)                                                         0.065     0.939
$auto$memory_libmap.cc:2266:execute$12472[1].D[0] (dffre)                       0.131     1.070
data arrival time                                                                         1.070

clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[1].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.070
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.320


#Path 2
Startpoint: $auto$memory_libmap.cc:2266:execute$12479[4].Q[0] (dffre clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[4].D[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[4].C[0] (dffre)                       0.779     0.779
$auto$memory_libmap.cc:2266:execute$12479[4].Q[0] (dffre) [clock-to-output]     0.029     0.808
rq_a[4].in[2] (.names)                                                          0.066     0.874
rq_a[4].out[0] (.names)                                                         0.065     0.939
$auto$memory_libmap.cc:2266:execute$12479[4].D[0] (dffre)                       0.131     1.070
data arrival time                                                                         1.070

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.070
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.320


#Path 3
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[7].D[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre)                          0.779     0.779
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre) [clock-to-output]        0.029     0.808
rq_b[7].in[0] (.names)                                                          0.066     0.874
rq_b[7].out[0] (.names)                                                         0.065     0.939
$auto$memory_libmap.cc:2266:execute$12472[7].D[0] (dffre)                       0.165     1.105
data arrival time                                                                         1.105

clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[7].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.105
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.354


#Path 4
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[2].D[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre)                          0.779     0.779
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre) [clock-to-output]        0.029     0.808
rq_b[2].in[0] (.names)                                                          0.066     0.874
rq_b[2].out[0] (.names)                                                         0.065     0.939
$auto$memory_libmap.cc:2266:execute$12472[2].D[0] (dffre)                       0.167     1.107
data arrival time                                                                         1.107

clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[2].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.107
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.356


#Path 5
Startpoint: $auto$memory_libmap.cc:2266:execute$12479[3].Q[0] (dffre clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[3].D[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[3].C[0] (dffre)                       0.779     0.779
$auto$memory_libmap.cc:2266:execute$12479[3].Q[0] (dffre) [clock-to-output]     0.029     0.808
rq_a[3].in[2] (.names)                                                          0.066     0.874
rq_a[3].out[0] (.names)                                                         0.101     0.976
$auto$memory_libmap.cc:2266:execute$12479[3].D[0] (dffre)                       0.165     1.141
data arrival time                                                                         1.141

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[3].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.141
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.390


#Path 6
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[0].D[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre)                          0.779     0.779
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre) [clock-to-output]        0.029     0.808
rq_b[0].in[0] (.names)                                                          0.066     0.874
rq_b[0].out[0] (.names)                                                         0.065     0.939
$auto$memory_libmap.cc:2266:execute$12472[0].D[0] (dffre)                       0.210     1.149
data arrival time                                                                         1.149

clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[0].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.149
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.398


#Path 7
Startpoint: $auto$memory_libmap.cc:2266:execute$12479[5].Q[0] (dffre clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[5].D[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[5].C[0] (dffre)                       0.779     0.779
$auto$memory_libmap.cc:2266:execute$12479[5].Q[0] (dffre) [clock-to-output]     0.029     0.808
rq_a[5].in[2] (.names)                                                          0.066     0.874
rq_a[5].out[0] (.names)                                                         0.065     0.939
$auto$memory_libmap.cc:2266:execute$12479[5].D[0] (dffre)                       0.210     1.149
data arrival time                                                                         1.149

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[5].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.149
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.398


#Path 8
Startpoint: $auto$memory_libmap.cc:2266:execute$12479[6].Q[0] (dffre clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[6].D[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre)                       0.779     0.779
$auto$memory_libmap.cc:2266:execute$12479[6].Q[0] (dffre) [clock-to-output]     0.029     0.808
rq_a[6].in[2] (.names)                                                          0.066     0.874
rq_a[6].out[0] (.names)                                                         0.144     1.018
$auto$memory_libmap.cc:2266:execute$12479[6].D[0] (dffre)                       0.167     1.185
data arrival time                                                                         1.185

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.185
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.435


#Path 9
Startpoint: $auto$memory_libmap.cc:2266:execute$12472[4].Q[0] (dffre clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[4].D[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre)                       0.779     0.779
$auto$memory_libmap.cc:2266:execute$12472[4].Q[0] (dffre) [clock-to-output]     0.029     0.808
rq_b[4].in[2] (.names)                                                          0.066     0.874
rq_b[4].out[0] (.names)                                                         0.144     1.018
$auto$memory_libmap.cc:2266:execute$12472[4].D[0] (dffre)                       0.210     1.228
data arrival time                                                                         1.228

clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.228
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.477


#Path 10
Startpoint: $auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[7].D[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre)                          0.779     0.779
$auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre) [clock-to-output]        0.029     0.808
rq_a[7].in[0] (.names)                                                          0.066     0.874
rq_a[7].out[0] (.names)                                                         0.144     1.018
$auto$memory_libmap.cc:2266:execute$12479[7].D[0] (dffre)                       0.221     1.239
data arrival time                                                                         1.239

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[7].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.239
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.488


#Path 11
Startpoint: $auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[1].D[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre)                          0.779     0.779
$auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre) [clock-to-output]        0.029     0.808
rq_a[1].in[0] (.names)                                                          0.066     0.874
rq_a[1].out[0] (.names)                                                         0.144     1.018
$auto$memory_libmap.cc:2266:execute$12479[1].D[0] (dffre)                       0.221     1.239
data arrival time                                                                         1.239

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[1].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.239
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.488


#Path 12
Startpoint: $auto$memory_libmap.cc:2266:execute$12472[5].Q[0] (dffre clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[5].D[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre)                       0.779     0.779
$auto$memory_libmap.cc:2266:execute$12472[5].Q[0] (dffre) [clock-to-output]     0.029     0.808
rq_b[5].in[2] (.names)                                                          0.066     0.874
rq_b[5].out[0] (.names)                                                         0.154     1.029
$auto$memory_libmap.cc:2266:execute$12472[5].D[0] (dffre)                       0.221     1.250
data arrival time                                                                         1.250

clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.250
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.499


#Path 13
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[6].D[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre)                          0.779     0.779
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre) [clock-to-output]        0.029     0.808
rq_b[6].in[0] (.names)                                                          0.066     0.874
rq_b[6].out[0] (.names)                                                         0.065     0.939
$auto$memory_libmap.cc:2266:execute$12472[6].D[0] (dffre)                       0.443     1.383
data arrival time                                                                         1.383

clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[6].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.383
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.632


#Path 14
Startpoint: $auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[0].D[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre)                          0.779     0.779
$auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre) [clock-to-output]        0.029     0.808
rq_a[0].in[0] (.names)                                                          0.066     0.874
rq_a[0].out[0] (.names)                                                         0.144     1.018
$auto$memory_libmap.cc:2266:execute$12479[0].D[0] (dffre)                       0.387     1.405
data arrival time                                                                         1.405

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[0].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.405
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.654


#Path 15
Startpoint: $auto$memory_libmap.cc:2266:execute$12479[2].Q[0] (dffre clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[2].D[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[2].C[0] (dffre)                       0.779     0.779
$auto$memory_libmap.cc:2266:execute$12479[2].Q[0] (dffre) [clock-to-output]     0.029     0.808
rq_a[2].in[2] (.names)                                                          0.066     0.874
rq_a[2].out[0] (.names)                                                         0.099     0.973
$auto$memory_libmap.cc:2266:execute$12479[2].D[0] (dffre)                       0.443     1.417
data arrival time                                                                         1.417

clock clock0 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock0.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[2].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.417
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.666


#Path 16
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[3].D[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre)                          0.779     0.779
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre) [clock-to-output]        0.029     0.808
rq_b[3].in[0] (.names)                                                          0.066     0.874
rq_b[3].out[0] (.names)                                                         0.065     0.939
$auto$memory_libmap.cc:2266:execute$12472[3].D[0] (dffre)                       0.490     1.430
data arrival time                                                                         1.430

clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[3].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                               0.000     0.779
cell hold time                                                                 -0.028     0.751
data required time                                                                        0.751
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.751
data arrival time                                                                         1.430
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               0.679


#Path 17
Startpoint: addr_b[11].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[11].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K)                       1.179     2.179
data arrival time                                                                                                2.179

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.212     0.991
data required time                                                                                               0.991
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.991
data arrival time                                                                                                2.179
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.188


#Path 18
Startpoint: addr_b[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[5].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K)                       1.179     2.179
data arrival time                                                                                               2.179

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               2.179
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.188


#Path 19
Startpoint: addr_a[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[13] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[13] (RS_TDP36K)                       1.118     2.118
data arrival time                                                                                                2.118

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.130     0.910
data required time                                                                                               0.910
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.910
data arrival time                                                                                                2.118
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.208


#Path 20
Startpoint: addr_b[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                               2.237

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               2.237
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.245


#Path 21
Startpoint: addr_b[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K)                       1.240     2.240
data arrival time                                                                                               2.240

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               2.240
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.249


#Path 22
Startpoint: addr_b[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[8].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K)                       1.243     2.243
data arrival time                                                                                                2.243

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.212     0.991
data required time                                                                                               0.991
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.991
data arrival time                                                                                                2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.252


#Path 23
Startpoint: addr_a[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[11] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[8].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[11] (RS_TDP36K)                       1.179     2.179
data arrival time                                                                                                2.179

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.133     0.913
data required time                                                                                               0.913
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.913
data arrival time                                                                                                2.179
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.266


#Path 24
Startpoint: addr_a[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[11] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[8].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[11] (RS_TDP36K)                       1.179     2.179
data arrival time                                                                                                2.179

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.130     0.910
data required time                                                                                               0.910
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.910
data arrival time                                                                                                2.179
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.269


#Path 25
Startpoint: addr_b[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[8] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[5].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[8] (RS_TDP36K)                       1.179     2.179
data arrival time                                                                                               2.179

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.125     0.905
data required time                                                                                              0.905
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.905
data arrival time                                                                                               2.179
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.274


#Path 26
Startpoint: wd_a[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[7].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K)                       1.298     2.298
data arrival time                                                                                                2.298

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.241     1.020
data required time                                                                                               1.020
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.020
data arrival time                                                                                                2.298
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.278


#Path 27
Startpoint: wd_a[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[6].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K)                       1.298     2.298
data arrival time                                                                                                2.298

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.241     1.020
data required time                                                                                               1.020
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.020
data arrival time                                                                                                2.298
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.278


#Path 28
Startpoint: wd_a[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[3].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K)                       1.301     2.301
data arrival time                                                                                                2.301

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.241     1.020
data required time                                                                                               1.020
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.020
data arrival time                                                                                                2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.281


#Path 29
Startpoint: addr_b[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K)                       1.298     2.298
data arrival time                                                                                               2.298

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               2.298
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.306


#Path 30
Startpoint: addr_b[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K)                       1.298     2.298
data arrival time                                                                                                2.298

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.212     0.991
data required time                                                                                               0.991
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.991
data arrival time                                                                                                2.298
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.306


#Path 31
Startpoint: addr_b[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K)                       1.298     2.298
data arrival time                                                                                                2.298

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.212     0.991
data required time                                                                                               0.991
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.991
data arrival time                                                                                                2.298
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.306


#Path 32
Startpoint: addr_b[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K)                       1.301     2.301
data arrival time                                                                                                2.301

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.212     0.991
data required time                                                                                               0.991
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.991
data arrival time                                                                                                2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.309


#Path 33
Startpoint: addr_a[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                                2.237

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.133     0.913
data required time                                                                                               0.913
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.913
data arrival time                                                                                                2.237
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.324


#Path 34
Startpoint: addr_a[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                                2.237

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.133     0.913
data required time                                                                                               0.913
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.913
data arrival time                                                                                                2.237
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.324


#Path 35
Startpoint: addr_a[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                               2.237

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.133     0.913
data required time                                                                                              0.913
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.913
data arrival time                                                                                               2.237
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.324


#Path 36
Startpoint: addr_a[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                               2.237

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.133     0.913
data required time                                                                                              0.913
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.913
data arrival time                                                                                               2.237
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.324


#Path 37
Startpoint: addr_a[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                               2.237

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.130     0.910
data required time                                                                                              0.910
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.910
data arrival time                                                                                               2.237
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.327


#Path 38
Startpoint: addr_a[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                                2.237

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.130     0.910
data required time                                                                                               0.910
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.910
data arrival time                                                                                                2.237
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.327


#Path 39
Startpoint: addr_a[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                               2.237

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.130     0.910
data required time                                                                                              0.910
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.910
data arrival time                                                                                               2.237
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.327


#Path 40
Startpoint: addr_a[11].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[11].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K)                       1.240     2.240
data arrival time                                                                                                2.240

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.130     0.910
data required time                                                                                               0.910
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.910
data arrival time                                                                                                2.240
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.330


#Path 41
Startpoint: addr_b[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[7] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[7] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                               2.237

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.125     0.905
data required time                                                                                              0.905
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.905
data arrival time                                                                                               2.237
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.332


#Path 42
Startpoint: addr_b[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[6] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[6] (RS_TDP36K)                       1.240     2.240
data arrival time                                                                                               2.240

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.125     0.905
data required time                                                                                              0.905
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.905
data arrival time                                                                                               2.240
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.335


#Path 43
Startpoint: wd_a[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[0].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K)                       1.356     2.356
data arrival time                                                                                                2.356

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.241     1.020
data required time                                                                                               1.020
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.020
data arrival time                                                                                                2.356
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.336


#Path 44
Startpoint: wd_a[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[5].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K)                       1.356     2.356
data arrival time                                                                                                2.356

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.241     1.020
data required time                                                                                               1.020
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.020
data arrival time                                                                                                2.356
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.336


#Path 45
Startpoint: addr_b[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[11] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[8].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[11] (RS_TDP36K)                       1.243     2.243
data arrival time                                                                                                2.243

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.125     0.905
data required time                                                                                               0.905
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.905
data arrival time                                                                                                2.243
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.338


#Path 46
Startpoint: wd_a[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[2].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                                2.359

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.241     1.020
data required time                                                                                               1.020
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.020
data arrival time                                                                                                2.359
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.339


#Path 47
Startpoint: wd_a[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[4].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                                2.359

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.241     1.020
data required time                                                                                               1.020
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.020
data arrival time                                                                                                2.359
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.339


#Path 48
Startpoint: wd_b[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[6] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[6].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[6] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                                2.237

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.099     0.878
data required time                                                                                               0.878
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.878
data arrival time                                                                                                2.237
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.359


#Path 49
Startpoint: wd_b[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[2] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[2].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[2] (RS_TDP36K)                       1.237     2.237
data arrival time                                                                                                2.237

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.099     0.878
data required time                                                                                               0.878
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.878
data arrival time                                                                                                2.237
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.359


#Path 50
Startpoint: wd_b[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[3] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[3].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[3] (RS_TDP36K)                       1.240     2.240
data arrival time                                                                                                2.240

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.099     0.878
data required time                                                                                               0.878
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.878
data arrival time                                                                                                2.240
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.362


#Path 51
Startpoint: addr_b[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[2].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K)                       1.356     2.356
data arrival time                                                                                               2.356

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               2.356
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.364


#Path 52
Startpoint: addr_b[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[0].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.367


#Path 53
Startpoint: addr_b[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[1].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.212     0.991
data required time                                                                                              0.991
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.991
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.367


#Path 54
Startpoint: addr_b[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[13] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[13] (RS_TDP36K)                       1.298     2.298
data arrival time                                                                                                2.298

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.125     0.905
data required time                                                                                               0.905
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.905
data arrival time                                                                                                2.298
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.393


#Path 55
Startpoint: addr_b[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[10] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[10] (RS_TDP36K)                       1.298     2.298
data arrival time                                                                                                2.298

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.125     0.905
data required time                                                                                               0.905
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.905
data arrival time                                                                                                2.298
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.393


#Path 56
Startpoint: addr_b[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[9] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[9] (RS_TDP36K)                       1.298     2.298
data arrival time                                                                                               2.298

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.125     0.905
data required time                                                                                              0.905
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.905
data arrival time                                                                                               2.298
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.393


#Path 57
Startpoint: addr_b[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[12] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[12] (RS_TDP36K)                       1.301     2.301
data arrival time                                                                                                2.301

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.125     0.905
data required time                                                                                               0.905
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.905
data arrival time                                                                                                2.301
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.396


#Path 58
Startpoint: wd_b[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[1] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[1].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[1] (RS_TDP36K)                       1.298     2.298
data arrival time                                                                                                2.298

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.099     0.878
data required time                                                                                               0.878
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.878
data arrival time                                                                                                2.298
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.420


#Path 59
Startpoint: addr_a[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.133     0.913
data required time                                                                                              0.913
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.913
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.446


#Path 60
Startpoint: addr_a[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[5].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.133     0.913
data required time                                                                                              0.913
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.913
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.446


#Path 61
Startpoint: addr_a[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[1].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.133     0.913
data required time                                                                                              0.913
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.913
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.446


#Path 62
Startpoint: addr_a[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[0].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.133     0.913
data required time                                                                                              0.913
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.913
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.446


#Path 63
Startpoint: addr_a[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K)                       1.356     2.356
data arrival time                                                                                                2.356

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.130     0.910
data required time                                                                                               0.910
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.910
data arrival time                                                                                                2.356
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.446


#Path 64
Startpoint: addr_a[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[5].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.130     0.910
data required time                                                                                              0.910
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.910
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.449


#Path 65
Startpoint: addr_a[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.130     0.910
data required time                                                                                              0.910
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.910
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.449


#Path 66
Startpoint: addr_a[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[4] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[1].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[4] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.130     0.910
data required time                                                                                              0.910
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.910
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.449


#Path 67
Startpoint: addr_a[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[3] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[0].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[3] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.130     0.910
data required time                                                                                              0.910
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.910
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.449


#Path 68
Startpoint: addr_b[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[5] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[2].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[5] (RS_TDP36K)                       1.356     2.356
data arrival time                                                                                               2.356

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.125     0.905
data required time                                                                                              0.905
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.905
data arrival time                                                                                               2.356
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.451


#Path 69
Startpoint: addr_b[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[4] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[1].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[4] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.125     0.905
data required time                                                                                              0.905
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.905
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.454


#Path 70
Startpoint: addr_b[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[3] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[0].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[3] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                               2.359

clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.125     0.905
data required time                                                                                              0.905
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.905
data arrival time                                                                                               2.359
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.454


#Path 71
Startpoint: wd_a[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[1].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K)                       1.480     2.480
data arrival time                                                                                                2.480

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.241     1.020
data required time                                                                                               1.020
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -1.020
data arrival time                                                                                                2.480
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.461


#Path 72
Startpoint: wd_b[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[4] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[4].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[4] (RS_TDP36K)                       1.359     2.359
data arrival time                                                                                                2.359

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.099     0.878
data required time                                                                                               0.878
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.878
data arrival time                                                                                                2.359
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.481


#Path 73
Startpoint: wd_b[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[0] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[0].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[0] (RS_TDP36K)                       1.362     2.362
data arrival time                                                                                                2.362

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.099     0.878
data required time                                                                                               0.878
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.878
data arrival time                                                                                                2.362
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.484


#Path 74
Startpoint: addr_a[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K)                       1.416     2.416
data arrival time                                                                                                2.416

clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.133     0.913
data required time                                                                                               0.913
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.913
data arrival time                                                                                                2.416
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.504


#Path 75
Startpoint: wd_b[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[5] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[5].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[5] (RS_TDP36K)                       1.416     2.416
data arrival time                                                                                                2.416

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.099     0.878
data required time                                                                                               0.878
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.878
data arrival time                                                                                                2.416
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.539


#Path 76
Startpoint: addr_a[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[2].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K)                       1.477     2.477
data arrival time                                                                                               2.477

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.133     0.913
data required time                                                                                              0.913
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.913
data arrival time                                                                                               2.477
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.565


#Path 77
Startpoint: addr_a[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[5] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[2].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[5] (RS_TDP36K)                       1.477     2.477
data arrival time                                                                                               2.477

clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.779     0.779
clock uncertainty                                                                                     0.000     0.779
cell hold time                                                                                        0.130     0.910
data required time                                                                                              0.910
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.910
data arrival time                                                                                               2.477
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.568


#Path 78
Startpoint: wd_b[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[7] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_b[7].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[7] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                                2.474

clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.779     0.779
clock uncertainty                                                                                      0.000     0.779
cell hold time                                                                                         0.099     0.878
data required time                                                                                               0.878
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.878
data arrival time                                                                                                2.474
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.597


#Path 79
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_a.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[0] (.names)                                          1.303     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names)                                         0.065     2.368
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K)                       0.399     2.767
data arrival time                                                                                              2.767

clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                       0.779     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.231     1.010
data required time                                                                                             1.010
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -1.010
data arrival time                                                                                              2.767
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.757


#Path 80
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_a.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[0] (.names)                                          1.303     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names)                                         0.065     2.368
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K)                       0.399     2.767
data arrival time                                                                                              2.767

clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                       0.779     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.228     1.007
data required time                                                                                             1.007
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -1.007
data arrival time                                                                                              2.767
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.760


#Path 81
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_b.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[0] (.names)                                          1.303     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names)                                         0.101     2.404
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K)                       0.342     2.746
data arrival time                                                                                              2.746

clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                       0.779     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.199     0.978
data required time                                                                                             0.978
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.978
data arrival time                                                                                              2.746
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.768


#Path 82
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_b.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[0] (.names)                                          1.303     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names)                                         0.101     2.404
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K)                       0.342     2.746
data arrival time                                                                                              2.746

clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                       0.779     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.159     0.938
data required time                                                                                             0.938
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.938
data arrival time                                                                                              2.746
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.808


#Path 83
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_b.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[0] (.names)                                          1.303     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names)                                         0.101     2.404
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K)                        0.342     2.746
data arrival time                                                                                              2.746

clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                       0.779     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.112     0.891
data required time                                                                                             0.891
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.891
data arrival time                                                                                              2.746
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.855


#Path 84
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_a.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[0] (.names)                                          1.303     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names)                                         0.065     2.368
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K)                        0.399     2.767
data arrival time                                                                                              2.767

clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                       0.779     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.111     0.890
data required time                                                                                             0.890
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.890
data arrival time                                                                                              2.767
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.877


#Path 85
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
id[0].inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_a.in[1] (.names)                                               1.364     2.364
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names)                                              0.099     2.463
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K)                       0.339     2.801
data arrival time                                                                                              2.801

clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                       0.779     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.140     0.920
data required time                                                                                             0.920
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.920
data arrival time                                                                                              2.801
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.882


#Path 86
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
id[0].inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_a.in[1] (.names)                                               1.364     2.364
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names)                                              0.099     2.463
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K)                       0.339     2.801
data arrival time                                                                                              2.801

clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                       0.779     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.121     0.900
data required time                                                                                             0.900
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.900
data arrival time                                                                                              2.801
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.901


#Path 87
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
id[0].inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_b.in[1] (.names)                                               1.364     2.364
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names)                                              0.099     2.463
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K)                       0.399     2.862
data arrival time                                                                                              2.862

clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                       0.779     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.085     0.865
data required time                                                                                             0.865
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.865
data arrival time                                                                                              2.862
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    1.998


#Path 88
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre)                                                                                                                                                                                                  0.286     2.749
data arrival time                                                                                                                                                                                                                                                    2.749

clock clock1 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[3].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.749
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          1.998


#Path 89
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
id[0].inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_b.in[1] (.names)                                               1.364     2.364
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names)                                              0.099     2.463
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K)                       0.399     2.862
data arrival time                                                                                              2.862

clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                       0.779     0.779
clock uncertainty                                                                                    0.000     0.779
cell hold time                                                                                       0.081     0.861
data required time                                                                                             0.861
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.861
data arrival time                                                                                              2.862
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    2.002


#Path 90
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre)                                                                                                                                                                                                  0.347     2.810
data arrival time                                                                                                                                                                                                                                                    2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[7].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.810
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          2.059


#Path 91
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre)                                                                                                                                                                                                  0.347     2.810
data arrival time                                                                                                                                                                                                                                                    2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[2].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.810
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          2.059


#Path 92
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre)                                                                                                                                                                                                  0.347     2.810
data arrival time                                                                                                                                                                                                                                                    2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.810
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          2.059


#Path 93
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre)                                                                                                                                                                                                  0.347     2.810
data arrival time                                                                                                                                                                                                                                                    2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[0].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.810
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          2.059


#Path 94
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre)                                                                                                                                                                                                  0.347     2.810
data arrival time                                                                                                                                                                                                                                                    2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[1].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.810
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          2.059


#Path 95
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre)                                                                                                                                                                                                  0.347     2.810
data arrival time                                                                                                                                                                                                                                                    2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.810
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          2.059


#Path 96
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre)                                                                                                                                                                                                  0.347     2.810
data arrival time                                                                                                                                                                                                                                                    2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12472[6].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.810
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          2.059


#Path 97
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          1.000     1.000
id[0].inpad[0] (.input)                                                       0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_a.in[1] (.names)                        1.364     2.364
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre)                        0.446     2.909
data arrival time                                                                       2.909

clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre)                        0.779     0.779
clock uncertainty                                                             0.000     0.779
cell hold time                                                               -0.028     0.751
data required time                                                                      0.751
---------------------------------------------------------------------------------------------
data required time                                                                     -0.751
data arrival time                                                                       2.909
---------------------------------------------------------------------------------------------
slack (MET)                                                                             2.158


#Path 98
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre)                                                                                                                                                                                                  0.466     2.929
data arrival time                                                                                                                                                                                                                                                    2.929

clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[7].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.929
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          2.178


#Path 99
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre)                                                                                                                                                                                                  0.466     2.929
data arrival time                                                                                                                                                                                                                                                    2.929

clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[0].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.929
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          2.178


#Path 100
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names)                        1.364     2.364
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.099     2.463
$auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre)                                                                                                                                                                                                  0.466     2.929
data arrival time                                                                                                                                                                                                                                                    2.929

clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     0.000
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre)                                                                                                                                                                                                  0.779     0.779
clock uncertainty                                                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                                                            -0.028     0.751
data required time                                                                                                                                                                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                  -0.751
data arrival time                                                                                                                                                                                                                                                    2.929
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          2.178


#End of timing report
