use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb_aula9 is
end tb_aula9;

entity aula9 is
port (	x	: in std_logic_vector(3 downto 0);
--			r	: in std_logic_vector(3 downto 0) :="0010";
			result	: out std_logic_vector(3 downto 0)
);
end aula9;

