// Seed: 669512230
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  assign module_1.id_4 = 0;
  output tri1 id_1;
  assign id_1 = -1 / id_4;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd52
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout wire id_1;
  wire [-1 : id_2] id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_3
  );
  for (id_4 = -1; {id_1, id_4, -1}; id_4 = id_4) logic id_5, id_6;
endmodule
