

================================================================
== Vivado HLS Report for 'mnist_lstm_Loop_2_pr'
================================================================
* Date:           Fri Mar 28 13:00:18 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     69|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        -|      -|      75|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      75|    150|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_125_p2                    |     +    |      0|  0|  10|           2|           1|
    |ap_block_pp0_stage0_11001      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io             |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_fu_119_p2           |   icmp   |      0|  0|   9|           2|           3|
    |last_assign_fu_131_p2          |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |v_assign_load_phi_i_fu_141_p3  |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  69|          13|          43|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i1_i_reg_108             |   9|          2|    2|          4|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |res_0_blk_n              |   9|          2|    1|          2|
    |res_1_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|    8|         19|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_i_reg_161       |   1|   0|    1|          0|
    |i1_i_reg_108             |   2|   0|    2|          0|
    |last_assign_reg_170      |   1|   0|    1|          0|
    |res_0_read_reg_151       |  32|   0|   32|          0|
    |res_1_read_reg_156       |  32|   0|   32|          0|
    |tmp_reg_175              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  75|   0|   75|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------+-----+-----+------------+----------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_start       |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_done        | out |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_idle        | out |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_ready       | out |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|res_0_dout     |  in |   32|   ap_fifo  |         res_0        |    pointer   |
|res_0_empty_n  |  in |    1|   ap_fifo  |         res_0        |    pointer   |
|res_0_read     | out |    1|   ap_fifo  |         res_0        |    pointer   |
|res_1_dout     |  in |   32|   ap_fifo  |         res_1        |    pointer   |
|res_1_empty_n  |  in |    1|   ap_fifo  |         res_1        |    pointer   |
|res_1_read     | out |    1|   ap_fifo  |         res_1        |    pointer   |
|out_r_TDATA    | out |   32|    axis    |      out_data_V      |    pointer   |
|out_r_TVALID   | out |    1|    axis    |      out_data_V      |    pointer   |
|out_r_TREADY   |  in |    1|    axis    |      out_dest_V      |    pointer   |
|out_r_TDEST    | out |    1|    axis    |      out_dest_V      |    pointer   |
|out_r_TKEEP    | out |    4|    axis    |      out_keep_V      |    pointer   |
|out_r_TSTRB    | out |    4|    axis    |      out_strb_V      |    pointer   |
|out_r_TUSER    | out |    1|    axis    |      out_user_V      |    pointer   |
|out_r_TLAST    | out |    1|    axis    |      out_last_V      |    pointer   |
|out_r_TID      | out |    1|    axis    |       out_id_V       |    pointer   |
+---------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i)
	3  / (!exitcond_i)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_dest_V, i1* %out_id_V, i1* %out_last_V, i1* %out_user_V, i4* %out_strb_V, i4* %out_keep_V, i32* %out_data_V, [5 x i8]* @p_str213, i32 0, i32 0, [5 x i8]* @p_str314, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %res_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %res_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%res_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %res_0)"   --->   Operation 8 'read' 'res_0_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%res_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %res_1)"   --->   Operation 9 'read' 'res_1_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %0" [lstm_hls/rnn_top.cpp:25]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i1_i = phi i2 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 11 'phi' 'i1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %i1_i, -2" [lstm_hls/rnn_top.cpp:25]   --->   Operation 12 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.56ns)   --->   "%i = add i2 %i1_i, 1" [lstm_hls/rnn_top.cpp:25]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.exit, label %1" [lstm_hls/rnn_top.cpp:25]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.95ns)   --->   "%last_assign = icmp eq i2 %i1_i, 1" [lstm_hls/rnn_top.cpp:28]   --->   Operation 16 'icmp' 'last_assign' <Predicate = (!exitcond_i)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %i1_i to i1" [lstm_hls/rnn_top.cpp:28]   --->   Operation 17 'trunc' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str518)" [lstm_hls/rnn_top.cpp:26]   --->   Operation 18 'specregionbegin' 'tmp_1_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [lstm_hls/rnn_top.cpp:27]   --->   Operation 19 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.69ns)   --->   "%v_assign_load_phi_i = select i1 %tmp, float %res_1_read, float %res_0_read" [lstm_hls/utils.h:49->lstm_hls/rnn_top.cpp:28]   --->   Operation 20 'select' 'v_assign_load_phi_i' <Predicate = (!exitcond_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%val_assign = bitcast float %v_assign_load_phi_i to i32" [lstm_hls/utils.h:49->lstm_hls/rnn_top.cpp:28]   --->   Operation 21 'bitcast' 'val_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.i1P.i1P.i1P.i4P.i4P.i32P(i1* %out_dest_V, i1* %out_id_V, i1* %out_last_V, i1* %out_user_V, i4* %out_strb_V, i4* %out_keep_V, i32* %out_data_V, i1 false, i1 false, i1 %last_assign, i1 false, i4 -1, i4 -1, i32 %val_assign)" [lstm_hls/rnn_top.cpp:28]   --->   Operation 22 'write' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str518, i32 %tmp_1_i)" [lstm_hls/rnn_top.cpp:29]   --->   Operation 23 'specregionend' 'empty_38' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %0" [lstm_hls/rnn_top.cpp:25]   --->   Operation 24 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5          (specinterface    ) [ 00000]
StgValue_6          (specinterface    ) [ 00000]
StgValue_7          (specinterface    ) [ 00000]
res_0_read          (read             ) [ 00110]
res_1_read          (read             ) [ 00110]
StgValue_10         (br               ) [ 01110]
i1_i                (phi              ) [ 00100]
exitcond_i          (icmp             ) [ 00110]
empty               (speclooptripcount) [ 00000]
i                   (add              ) [ 01110]
StgValue_15         (br               ) [ 00000]
last_assign         (icmp             ) [ 00110]
tmp                 (trunc            ) [ 00110]
tmp_1_i             (specregionbegin  ) [ 00000]
StgValue_19         (specpipeline     ) [ 00000]
v_assign_load_phi_i (select           ) [ 00000]
val_assign          (bitcast          ) [ 00000]
StgValue_22         (write            ) [ 00000]
empty_38            (specregionend    ) [ 00000]
StgValue_24         (br               ) [ 01110]
StgValue_25         (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str518"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.i1P.i1P.i1P.i4P.i4P.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="res_0_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_0_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="res_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_22_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="1" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="0"/>
<pin id="84" dir="0" index="5" bw="4" slack="0"/>
<pin id="85" dir="0" index="6" bw="4" slack="0"/>
<pin id="86" dir="0" index="7" bw="32" slack="0"/>
<pin id="87" dir="0" index="8" bw="1" slack="0"/>
<pin id="88" dir="0" index="9" bw="1" slack="0"/>
<pin id="89" dir="0" index="10" bw="1" slack="1"/>
<pin id="90" dir="0" index="11" bw="1" slack="0"/>
<pin id="91" dir="0" index="12" bw="1" slack="0"/>
<pin id="92" dir="0" index="13" bw="1" slack="0"/>
<pin id="93" dir="0" index="14" bw="32" slack="0"/>
<pin id="94" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i1_i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="1"/>
<pin id="110" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_i (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i1_i_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_i/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="exitcond_i_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="2" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="last_assign_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="2" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_assign/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="v_assign_load_phi_i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="32" slack="2"/>
<pin id="144" dir="0" index="2" bw="32" slack="2"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_assign_load_phi_i/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="val_assign_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="res_0_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2"/>
<pin id="153" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_0_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="res_1_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2"/>
<pin id="158" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_1_read "/>
</bind>
</comp>

<comp id="161" class="1005" name="exitcond_i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="170" class="1005" name="last_assign_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_assign "/>
</bind>
</comp>

<comp id="175" class="1005" name="tmp_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="103"><net_src comp="60" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="105"><net_src comp="60" pin="0"/><net_sink comp="78" pin=11"/></net>

<net id="106"><net_src comp="62" pin="0"/><net_sink comp="78" pin=12"/></net>

<net id="107"><net_src comp="62" pin="0"/><net_sink comp="78" pin=13"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="112" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="112" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="112" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="112" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="141" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="78" pin=14"/></net>

<net id="154"><net_src comp="66" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="159"><net_src comp="72" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="164"><net_src comp="119" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="125" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="173"><net_src comp="131" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="78" pin=10"/></net>

<net id="178"><net_src comp="137" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V | {3 }
	Port: out_keep_V | {3 }
	Port: out_strb_V | {3 }
	Port: out_user_V | {3 }
	Port: out_last_V | {3 }
	Port: out_id_V | {3 }
	Port: out_dest_V | {3 }
 - Input state : 
	Port: mnist_lstm_Loop_2_pr : res_0 | {1 }
	Port: mnist_lstm_Loop_2_pr : res_1 | {1 }
	Port: mnist_lstm_Loop_2_pr : out_data_V | {}
	Port: mnist_lstm_Loop_2_pr : out_keep_V | {}
	Port: mnist_lstm_Loop_2_pr : out_strb_V | {}
	Port: mnist_lstm_Loop_2_pr : out_user_V | {}
	Port: mnist_lstm_Loop_2_pr : out_last_V | {}
	Port: mnist_lstm_Loop_2_pr : out_id_V | {}
	Port: mnist_lstm_Loop_2_pr : out_dest_V | {}
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i : 1
		StgValue_15 : 2
		last_assign : 1
		tmp : 1
	State 3
		val_assign : 1
		StgValue_22 : 2
		empty_38 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|  select  | v_assign_load_phi_i_fu_141 |    0    |    32   |
|----------|----------------------------|---------|---------|
|   icmp   |      exitcond_i_fu_119     |    0    |    8    |
|          |     last_assign_fu_131     |    0    |    8    |
|----------|----------------------------|---------|---------|
|    add   |          i_fu_125          |    0    |    10   |
|----------|----------------------------|---------|---------|
|   read   |    res_0_read_read_fu_66   |    0    |    0    |
|          |    res_1_read_read_fu_72   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_22_write_fu_78  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_137         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    58   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| exitcond_i_reg_161|    1   |
|    i1_i_reg_108   |    2   |
|     i_reg_165     |    2   |
|last_assign_reg_170|    1   |
| res_0_read_reg_151|   32   |
| res_1_read_reg_156|   32   |
|    tmp_reg_175    |    1   |
+-------------------+--------+
|       Total       |   71   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   58   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   71   |    -   |
+-----------+--------+--------+
|   Total   |   71   |   58   |
+-----------+--------+--------+
