@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v":23:7:23:46|syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3626:2:3626:14|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_16 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_9 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3258:2:3258:13|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_8 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_5 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3074:2:3074:13|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_4 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3028:2:3028:13|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_3 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2982:2:2982:13|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_2 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3350:2:3350:14|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2936:2:2936:13|Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":188:75:188:83|Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v":198:75:198:83|Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":168:75:168:83|Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v":7436:2:7436:7|Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":193:75:193:83|Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":193:75:193:83|Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":173:75:173:83|Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_3__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_0__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v":23:7:23:46|syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v":23:7:23:46|syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.
@W: MO129 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v":206:3:206:8|Sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.pready is reduced to a combinational gate by constant propagation.
@W: MO156 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|RAM ram_address[13:0] removed due to constant propagation. 
@W: MO156 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|RAM ram_param[1:0] removed due to constant propagation. 
@W: MO156 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|RAM ram_size[3:0] removed due to constant propagation. 
@W: MO156 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v":211:2:211:7|RAM ram_source[1:0] removed due to constant propagation. 
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v":23:7:23:46|syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.
@W: MT530 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\resetsycnc.v":44:0:44:5|Found inferred clock DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 15914 sequential elements including AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.genblk1\.rsync.sysReset_f1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v":210:0:210:5|Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock which controls 351 sequential elements including PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.
@W: BN108 :"c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v":23:7:23:46|syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.
