INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Pranay/Projects/vivado/Lab3_3/Lab3_3.srcs/sources_1/new/bcdto7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Pranay/Projects/vivado/Lab3_3/Lab3_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
