/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [3:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [8:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[29] | in_data[50]) & (in_data[54] | in_data[13]));
  assign celloutsig_0_24z = ~((celloutsig_0_17z | celloutsig_0_6z) & (celloutsig_0_4z | celloutsig_0_1z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z) & (in_data[70] | in_data[72]));
  assign celloutsig_0_28z = ~((celloutsig_0_25z | celloutsig_0_4z) & (celloutsig_0_23z | celloutsig_0_17z));
  assign celloutsig_0_29z = ~((celloutsig_0_26z | celloutsig_0_10z) & (celloutsig_0_24z | in_data[11]));
  assign celloutsig_0_33z = ~((celloutsig_0_21z | celloutsig_0_4z) & (celloutsig_0_6z | celloutsig_0_15z[7]));
  assign celloutsig_0_36z = ~((celloutsig_0_22z | celloutsig_0_34z) & (celloutsig_0_23z | celloutsig_0_20z));
  assign celloutsig_0_41z = ~((celloutsig_0_33z | celloutsig_0_11z) & (celloutsig_0_26z | celloutsig_0_28z));
  assign celloutsig_0_42z = ~((celloutsig_0_3z[1] | celloutsig_0_36z) & (celloutsig_0_15z[0] | celloutsig_0_2z));
  assign celloutsig_0_46z = ~((celloutsig_0_0z | celloutsig_0_42z) & (celloutsig_0_37z | celloutsig_0_15z[3]));
  assign celloutsig_0_49z = ~((celloutsig_0_27z | celloutsig_0_39z) & (celloutsig_0_41z | celloutsig_0_14z));
  assign celloutsig_1_0z = ~((in_data[132] | in_data[99]) & (in_data[174] | in_data[133]));
  assign celloutsig_0_4z = ~((in_data[50] | in_data[93]) & (celloutsig_0_3z[2] | celloutsig_0_0z));
  assign celloutsig_1_1z = ~((in_data[96] | celloutsig_1_0z) & (celloutsig_1_0z | in_data[177]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z) & (celloutsig_1_0z | in_data[172]));
  assign celloutsig_1_5z = ~((in_data[147] | celloutsig_1_3z[6]) & (celloutsig_1_4z[1] | celloutsig_1_1z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_3z[3]) & (celloutsig_1_7z | celloutsig_1_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_4z[1] | in_data[113]) & (celloutsig_1_0z | celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_4z[1] | celloutsig_1_1z) & (celloutsig_1_12z[13] | celloutsig_1_0z));
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_4z) & (celloutsig_0_5z | celloutsig_0_3z[1]));
  assign celloutsig_0_8z = ~((celloutsig_0_4z | celloutsig_0_2z) & (celloutsig_0_1z | in_data[69]));
  assign celloutsig_0_11z = ~((celloutsig_0_0z | celloutsig_0_4z) & (celloutsig_0_0z | celloutsig_0_8z));
  assign celloutsig_0_12z = ~((celloutsig_0_4z | celloutsig_0_4z) & (celloutsig_0_7z | celloutsig_0_1z));
  assign celloutsig_0_13z = ~((celloutsig_0_6z | in_data[85]) & (celloutsig_0_4z | celloutsig_0_2z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[76] | celloutsig_0_0z));
  assign celloutsig_0_16z = ~((celloutsig_0_14z | celloutsig_0_4z) & (celloutsig_0_0z | in_data[4]));
  assign celloutsig_0_20z = ~((celloutsig_0_10z | celloutsig_0_1z) & (celloutsig_0_18z[3] | celloutsig_0_15z[8]));
  assign celloutsig_0_21z = ~((celloutsig_0_11z | celloutsig_0_16z) & (celloutsig_0_6z | celloutsig_0_1z));
  assign celloutsig_0_22z = ~((celloutsig_0_2z | celloutsig_0_1z) & (celloutsig_0_3z[3] | celloutsig_0_8z));
  assign celloutsig_0_37z = ~(celloutsig_0_18z[0] ^ celloutsig_0_17z);
  assign celloutsig_0_39z = ~(celloutsig_0_20z ^ celloutsig_0_18z[1]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z ^ celloutsig_1_6z[1]);
  assign celloutsig_1_9z = ~(celloutsig_1_7z ^ celloutsig_1_6z[1]);
  assign celloutsig_1_11z = ~(celloutsig_1_0z ^ in_data[131]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z[3] ^ celloutsig_0_3z[1]);
  assign celloutsig_0_9z = ~(in_data[4] ^ in_data[65]);
  assign celloutsig_0_14z = ~(celloutsig_0_13z ^ in_data[88]);
  assign celloutsig_0_17z = ~(celloutsig_0_13z ^ celloutsig_0_9z);
  assign celloutsig_0_25z = { celloutsig_0_3z[0], celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_21z } == { in_data[25:9], celloutsig_0_23z };
  assign celloutsig_0_26z = { in_data[36:26], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_14z } == { celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_27z = { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_16z } == { in_data[81:79], celloutsig_0_21z };
  assign celloutsig_0_34z = { celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_11z } == { celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_1z };
  assign celloutsig_0_48z = { celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_46z } == { celloutsig_0_15z[4:3], celloutsig_0_45z, celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_5z = { in_data[56:54], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } == { in_data[32:23], celloutsig_0_2z };
  assign celloutsig_1_16z = { celloutsig_1_3z[5], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z } == { celloutsig_1_3z[7:5], celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_6z[6:5], celloutsig_1_16z } == celloutsig_1_12z[2:0];
  assign celloutsig_0_10z = { in_data[82:77], celloutsig_0_7z } == { celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_23z = celloutsig_0_15z[6:0] == { celloutsig_0_3z[4], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_45z = - { celloutsig_0_42z, celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_1_4z = - { in_data[163:162], celloutsig_1_1z };
  assign celloutsig_1_12z = - { in_data[135], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_15z = - { in_data[49:44], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_3z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_3z = in_data[44:39];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_3z = in_data[188:180];
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_6z = { celloutsig_1_4z[2:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_18z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_18z = { in_data[70:68], celloutsig_0_11z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
