// Seed: 4220953343
module module_0 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wor  id_2
);
  id_4 :
  assert property (@(negedge 1'b0 or posedge !id_2) id_1)
  else;
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    output tri0  id_2,
    output tri0  id_3,
    output wire  id_4,
    input  wand  id_5,
    output wand  id_6,
    input  wire  id_7#(.id_17(1)),
    input  tri   id_8,
    input  wire  id_9,
    input  tri   id_10,
    input  tri0  id_11,
    input  uwire id_12,
    output tri0  id_13,
    output wire  id_14,
    output tri1  id_15
);
  wire id_18;
  module_0(
      id_4, id_11, id_0
  );
endmodule
