

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_32_4'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.871 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      209|      209|  1.045 us|  1.045 us|  209|  209|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_4  |      207|      207|        10|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    173|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      51|     14|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|     425|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     476|    350|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |mul_4ns_32s_32_5_1_U25    |mul_4ns_32s_32_5_1    |        0|   0|  51|   0|    0|
    |sparsemux_7_2_32_1_1_U24  |sparsemux_7_2_32_1_1  |        0|   0|   0|  14|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |Total                     |                      |        0|   0|  51|  14|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |data1_U  |main_Pipeline_VITIS_LOOP_32_4_data1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   200|   32|     1|         6400|
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                   |        1|  0|   0|    0|   200|   32|     1|         6400|
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_204_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln32_2_fu_210_p2   |         +|   0|  0|  20|          15|           8|
    |add_ln32_fu_258_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln33_1_fu_303_p2   |         +|   0|  0|  15|           8|           7|
    |add_ln33_2_fu_325_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln33_3_fu_237_p2   |         +|   0|  0|  17|          14|           7|
    |add_ln33_fu_243_p2     |         +|   0|  0|  17|          14|          14|
    |icmp_ln32_1_fu_263_p2  |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln32_fu_189_p2    |      icmp|   0|  0|  14|           7|           6|
    |select_ln32_fu_268_p3  |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 173|         113|          87|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_phi_urem22_load  |   9|          2|    7|         14|
    |i_fu_80                           |   9|          2|    7|         14|
    |phi_mul18_fu_76                   |   9|          2|   15|         30|
    |phi_mul20_fu_72                   |   9|          2|   14|         28|
    |phi_urem22_fu_68                  |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 131|         29|   59|        119|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln32_1_reg_372                |   7|   0|    7|          0|
    |add_ln33_1_reg_438                |   8|   0|    8|          0|
    |add_ln33_1_reg_438_pp0_iter2_reg  |   8|   0|    8|          0|
    |add_ln33_2_reg_464                |  32|   0|   32|          0|
    |add_ln33_reg_383                  |  14|   0|   14|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |data1_addr_reg_448                |   8|   0|    8|          0|
    |data1_addr_reg_448_pp0_iter4_reg  |   8|   0|    8|          0|
    |data1_load_reg_454                |  32|   0|   32|          0|
    |data_1_load_reg_418               |  32|   0|   32|          0|
    |data_2_load_reg_423               |  32|   0|   32|          0|
    |data_load_reg_413                 |  32|   0|   32|          0|
    |i_1_reg_362                       |   7|   0|    7|          0|
    |i_fu_80                           |   7|   0|    7|          0|
    |icmp_ln32_reg_368                 |   1|   0|    1|          0|
    |mul_ln33_reg_459                  |  32|   0|   32|          0|
    |phi_mul18_fu_76                   |  15|   0|   15|          0|
    |phi_mul20_fu_72                   |  14|   0|   14|          0|
    |phi_urem22_fu_68                  |   7|   0|    7|          0|
    |select_ln32_reg_403               |   7|   0|    7|          0|
    |tmp_2_reg_433                     |  32|   0|   32|          0|
    |trunc_ln32_reg_378                |   2|   0|    2|          0|
    |w_load_reg_428                    |   4|   0|    4|          0|
    |zext_ln29_1_cast_reg_357          |   7|   0|   14|          7|
    |icmp_ln32_reg_368                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 425|  32|  369|          7|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|zext_ln29_1      |   in|    7|     ap_none|                    zext_ln29_1|        scalar|
|data_address0    |  out|    7|   ap_memory|                           data|         array|
|data_ce0         |  out|    1|   ap_memory|                           data|         array|
|data_q0          |   in|   32|   ap_memory|                           data|         array|
|data_1_address0  |  out|    7|   ap_memory|                         data_1|         array|
|data_1_ce0       |  out|    1|   ap_memory|                         data_1|         array|
|data_1_q0        |   in|   32|   ap_memory|                         data_1|         array|
|data_2_address0  |  out|    7|   ap_memory|                         data_2|         array|
|data_2_ce0       |  out|    1|   ap_memory|                         data_2|         array|
|data_2_q0        |   in|   32|   ap_memory|                         data_2|         array|
|w_address0       |  out|   14|   ap_memory|                              w|         array|
|w_ce0            |  out|    1|   ap_memory|                              w|         array|
|w_q0             |   in|    4|   ap_memory|                              w|         array|
+-----------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%phi_urem22 = alloca i32 1"   --->   Operation 13 'alloca' 'phi_urem22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul20 = alloca i32 1"   --->   Operation 14 'alloca' 'phi_mul20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul18 = alloca i32 1"   --->   Operation 15 'alloca' 'phi_mul18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln29_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln29_1"   --->   Operation 17 'read' 'zext_ln29_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln29_1_cast = zext i7 %zext_ln29_1_read"   --->   Operation 18 'zext' 'zext_ln29_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%data1 = alloca i64 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14]   --->   Operation 19 'alloca' 'data1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln32 = store i7 0, i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %phi_mul18"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul20"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %phi_urem22"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc40"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 25 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.87ns)   --->   "%icmp_ln32 = icmp_eq  i7 %i_1, i7 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 26 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc40.split, void %for.inc43.loopexit.exitStub" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 27 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_urem22_load = load i7 %phi_urem22" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 28 'load' 'phi_urem22_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul20_load = load i14 %phi_mul20" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 29 'load' 'phi_mul20_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul18_load = load i15 %phi_mul18" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 30 'load' 'phi_mul18_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln32_1 = add i7 %phi_urem22_load, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 31 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.94ns)   --->   "%add_ln32_2 = add i15 %phi_mul18_load, i15 171" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 32 'add' 'add_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %phi_mul18_load, i32 9, i32 14" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i6 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 34 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %phi_urem22_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 35 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.81ns)   --->   "%add_ln33_3 = add i14 %phi_mul20_load, i14 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 36 'add' 'add_ln33_3' <Predicate = (!icmp_ln32)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.81ns)   --->   "%add_ln33 = add i14 %phi_mul20_load, i14 %zext_ln29_1_cast" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 37 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln32_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 38 'getelementptr' 'data_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln32_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 39 'getelementptr' 'data_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln32_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 40 'getelementptr' 'data_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%data_load = load i7 %data_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 41 'load' 'data_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 42 'load' 'data_1_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 43 'load' 'data_2_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln32 = store i15 %add_ln32_2, i15 %phi_mul18" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 44 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln33 = store i14 %add_ln33_3, i14 %phi_mul20" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 45 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 46 [1/1] (1.87ns)   --->   "%add_ln32 = add i7 %i_1, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 46 'add' 'add_ln32' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.87ns)   --->   "%icmp_ln32_1 = icmp_ult  i7 %add_ln32_1, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 47 'icmp' 'icmp_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.99ns)   --->   "%select_ln32 = select i1 %icmp_ln32_1, i7 %add_ln32_1, i7 0" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 48 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i14 %add_ln33" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 49 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i4 %w, i64 0, i64 %zext_ln33" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 50 'getelementptr' 'w_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 51 'load' 'w_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10000> <ROM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%data_load = load i7 %data_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 52 'load' 'data_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 53 'load' 'data_1_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 54 'load' 'data_2_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln32 = store i7 %add_ln32, i7 %i" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 55 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %i_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 56 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 57 'load' 'w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10000> <ROM>
ST_4 : Operation 58 [1/1] (1.70ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i32 0, i2 %trunc_ln32" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 58 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.91ns)   --->   "%add_ln33_1 = add i8 %zext_ln32, i8 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 59 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln32 = store i7 %select_ln32, i7 %phi_urem22" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 60 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i4 %w_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 61 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [5/5] (3.87ns)   --->   "%mul_ln33 = mul i32 %zext_ln33_1, i32 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 62 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 63 [4/5] (3.87ns)   --->   "%mul_ln33 = mul i32 %zext_ln33_1, i32 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 63 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 64 [3/5] (3.87ns)   --->   "%mul_ln33 = mul i32 %zext_ln33_1, i32 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 64 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i8 %add_ln33_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 65 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr i32 %data1, i64 0, i64 %zext_ln33_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 66 'getelementptr' 'data1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (3.25ns)   --->   "%data1_load = load i8 %data1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 67 'load' 'data1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 68 [2/5] (3.87ns)   --->   "%mul_ln33 = mul i32 %zext_ln33_1, i32 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 68 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/2] (3.25ns)   --->   "%data1_load = load i8 %data1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 69 'load' 'data1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 9 <SV = 8> <Delay = 3.87>
ST_9 : Operation 70 [1/5] (3.87ns)   --->   "%mul_ln33 = mul i32 %zext_ln33_1, i32 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 70 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln33_2 = add i32 %data1_load, i32 %mul_ln33" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 71 'add' 'add_ln33_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 72 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 74 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %add_ln33_2, i8 %data1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33]   --->   Operation 75 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc40" [benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32]   --->   Operation 76 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln29_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem22             (alloca           ) [ 011110000000]
phi_mul20              (alloca           ) [ 011000000000]
phi_mul18              (alloca           ) [ 011000000000]
i                      (alloca           ) [ 011100000000]
zext_ln29_1_read       (read             ) [ 000000000000]
zext_ln29_1_cast       (zext             ) [ 001000000000]
data1                  (alloca           ) [ 011111110000]
store_ln32             (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
i_1                    (load             ) [ 011110000000]
icmp_ln32              (icmp             ) [ 011111111100]
br_ln32                (br               ) [ 000000000000]
phi_urem22_load        (load             ) [ 000000000000]
phi_mul20_load         (load             ) [ 000000000000]
phi_mul18_load         (load             ) [ 000000000000]
add_ln32_1             (add              ) [ 010100000000]
add_ln32_2             (add              ) [ 000000000000]
tmp                    (partselect       ) [ 000000000000]
zext_ln32_1            (zext             ) [ 000000000000]
trunc_ln32             (trunc            ) [ 011110000000]
add_ln33_3             (add              ) [ 000000000000]
add_ln33               (add              ) [ 010100000000]
data_addr              (getelementptr    ) [ 010100000000]
data_1_addr            (getelementptr    ) [ 010100000000]
data_2_addr            (getelementptr    ) [ 010100000000]
store_ln32             (store            ) [ 000000000000]
store_ln33             (store            ) [ 000000000000]
add_ln32               (add              ) [ 000000000000]
icmp_ln32_1            (icmp             ) [ 000000000000]
select_ln32            (select           ) [ 001010000000]
zext_ln33              (zext             ) [ 000000000000]
w_addr                 (getelementptr    ) [ 001010000000]
data_load              (load             ) [ 001010000000]
data_1_load            (load             ) [ 001010000000]
data_2_load            (load             ) [ 001010000000]
store_ln32             (store            ) [ 000000000000]
zext_ln32              (zext             ) [ 000000000000]
w_load                 (load             ) [ 010001000000]
tmp_2                  (sparsemux        ) [ 011001111100]
add_ln33_1             (add              ) [ 011001110000]
store_ln32             (store            ) [ 000000000000]
zext_ln33_1            (zext             ) [ 011000111100]
zext_ln33_2            (zext             ) [ 000000000000]
data1_addr             (getelementptr    ) [ 011000001111]
data1_load             (load             ) [ 011000000110]
mul_ln33               (mul              ) [ 001000000010]
add_ln33_2             (add              ) [ 010000000001]
specpipeline_ln32      (specpipeline     ) [ 000000000000]
speclooptripcount_ln32 (speclooptripcount) [ 000000000000]
specloopname_ln32      (specloopname     ) [ 000000000000]
store_ln33             (store            ) [ 000000000000]
br_ln32                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln29_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="phi_urem22_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem22/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="phi_mul20_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul20/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="phi_mul18_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul18/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data1_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln29_1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="7" slack="0"/>
<pin id="91" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln29_1_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="data_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="6" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="w_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="14" slack="0"/>
<pin id="137" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_addr/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="4"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="160" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data1_load/7 store_ln33/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln29_1_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1_cast/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln32_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="15" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="14" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="7" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_1_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="1"/>
<pin id="188" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln32_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="phi_urem22_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="1"/>
<pin id="197" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem22_load/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="phi_mul20_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="1"/>
<pin id="200" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul20_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="phi_mul18_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="1"/>
<pin id="203" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul18_load/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln32_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln32_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="15" slack="0"/>
<pin id="212" dir="0" index="1" bw="9" slack="0"/>
<pin id="213" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="15" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="5" slack="0"/>
<pin id="221" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln32_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln32_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln33_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_3/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln33_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="1"/>
<pin id="246" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln32_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="0"/>
<pin id="250" dir="0" index="1" bw="15" slack="1"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln33_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="0"/>
<pin id="255" dir="0" index="1" bw="14" slack="1"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln32_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="1"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln32_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="1"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln32_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="1"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln33_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="14" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln32_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="7" slack="2"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln32_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="2"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="1"/>
<pin id="291" dir="0" index="3" bw="1" slack="0"/>
<pin id="292" dir="0" index="4" bw="32" slack="1"/>
<pin id="293" dir="0" index="5" bw="2" slack="0"/>
<pin id="294" dir="0" index="6" bw="32" slack="1"/>
<pin id="295" dir="0" index="7" bw="1" slack="0"/>
<pin id="296" dir="0" index="8" bw="2" slack="2"/>
<pin id="297" dir="1" index="9" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln33_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln32_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="1"/>
<pin id="311" dir="0" index="1" bw="7" slack="3"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln33_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln33_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="3"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln33_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="2"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/10 "/>
</bind>
</comp>

<comp id="329" class="1005" name="phi_urem22_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem22 "/>
</bind>
</comp>

<comp id="336" class="1005" name="phi_mul20_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="0"/>
<pin id="338" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul20 "/>
</bind>
</comp>

<comp id="343" class="1005" name="phi_mul18_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="15" slack="0"/>
<pin id="345" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul18 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="357" class="1005" name="zext_ln29_1_cast_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="14" slack="1"/>
<pin id="359" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29_1_cast "/>
</bind>
</comp>

<comp id="362" class="1005" name="i_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="1"/>
<pin id="364" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln32_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="372" class="1005" name="add_ln32_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="trunc_ln32_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="2"/>
<pin id="380" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="383" class="1005" name="add_ln33_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="1"/>
<pin id="385" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="388" class="1005" name="data_addr_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="1"/>
<pin id="390" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="393" class="1005" name="data_1_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="1"/>
<pin id="395" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="data_2_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="1"/>
<pin id="400" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_2_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="select_ln32_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="1"/>
<pin id="405" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="408" class="1005" name="w_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="1"/>
<pin id="410" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="data_load_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="418" class="1005" name="data_1_load_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1_load "/>
</bind>
</comp>

<comp id="423" class="1005" name="data_2_load_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="w_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_2_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="438" class="1005" name="add_ln33_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="3"/>
<pin id="440" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="zext_ln33_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="data1_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="1"/>
<pin id="450" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr "/>
</bind>
</comp>

<comp id="454" class="1005" name="data1_load_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2"/>
<pin id="456" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data1_load "/>
</bind>
</comp>

<comp id="459" class="1005" name="mul_ln33_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="464" class="1005" name="add_ln33_2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="94" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="101" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="108" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="161"><net_src comp="146" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="88" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="201" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="201" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="236"><net_src comp="195" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="198" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="198" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="210" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="237" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="283"><net_src comp="258" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="287" pin=5"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="287" pin=7"/></net>

<net id="307"><net_src comp="284" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="332"><net_src comp="68" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="339"><net_src comp="72" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="346"><net_src comp="76" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="353"><net_src comp="80" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="360"><net_src comp="162" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="365"><net_src comp="186" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="371"><net_src comp="189" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="204" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="381"><net_src comp="233" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="287" pin=8"/></net>

<net id="386"><net_src comp="243" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="391"><net_src comp="94" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="396"><net_src comp="101" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="401"><net_src comp="108" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="406"><net_src comp="268" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="411"><net_src comp="133" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="416"><net_src comp="115" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="421"><net_src comp="121" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="426"><net_src comp="127" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="287" pin=6"/></net>

<net id="431"><net_src comp="140" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="436"><net_src comp="287" pin="9"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="441"><net_src comp="303" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="446"><net_src comp="313" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="451"><net_src comp="146" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="457"><net_src comp="152" pin="7"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="462"><net_src comp="316" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="467"><net_src comp="325" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w | {}
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_32_4 : zext_ln29_1 | {1 }
	Port: main_Pipeline_VITIS_LOOP_32_4 : data | {2 3 }
	Port: main_Pipeline_VITIS_LOOP_32_4 : data_1 | {2 3 }
	Port: main_Pipeline_VITIS_LOOP_32_4 : data_2 | {2 3 }
	Port: main_Pipeline_VITIS_LOOP_32_4 : w | {3 4 }
  - Chain level:
	State 1
		store_ln32 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
		add_ln32_1 : 1
		add_ln32_2 : 1
		tmp : 1
		zext_ln32_1 : 2
		trunc_ln32 : 1
		add_ln33_3 : 1
		add_ln33 : 1
		data_addr : 3
		data_1_addr : 3
		data_2_addr : 3
		data_load : 4
		data_1_load : 4
		data_2_load : 4
		store_ln32 : 2
		store_ln33 : 2
	State 3
		select_ln32 : 1
		w_addr : 1
		w_load : 2
		store_ln32 : 1
	State 4
		add_ln33_1 : 1
	State 5
		mul_ln33 : 1
	State 6
	State 7
		data1_addr : 1
		data1_load : 2
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln32_1_fu_204      |    0    |    0    |    14   |
|          |      add_ln32_2_fu_210      |    0    |    0    |    20   |
|          |      add_ln33_3_fu_237      |    0    |    0    |    17   |
|    add   |       add_ln33_fu_243       |    0    |    0    |    17   |
|          |       add_ln32_fu_258       |    0    |    0    |    14   |
|          |      add_ln33_1_fu_303      |    0    |    0    |    15   |
|          |      add_ln33_2_fu_325      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_316         |    0    |    51   |    0    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln32_fu_189      |    0    |    0    |    14   |
|          |      icmp_ln32_1_fu_263     |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
| sparsemux|         tmp_2_fu_287        |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln32_fu_268     |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln29_1_read_read_fu_88 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   zext_ln29_1_cast_fu_162   |    0    |    0    |    0    |
|          |      zext_ln32_1_fu_226     |    0    |    0    |    0    |
|   zext   |       zext_ln33_fu_275      |    0    |    0    |    0    |
|          |       zext_ln32_fu_284      |    0    |    0    |    0    |
|          |      zext_ln33_1_fu_313     |    0    |    0    |    0    |
|          |      zext_ln33_2_fu_321     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          tmp_fu_216         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln32_fu_233      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    51   |   185   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|data1|    1   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    1   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln32_1_reg_372   |    7   |
|   add_ln33_1_reg_438   |    8   |
|   add_ln33_2_reg_464   |   32   |
|    add_ln33_reg_383    |   14   |
|   data1_addr_reg_448   |    8   |
|   data1_load_reg_454   |   32   |
|   data_1_addr_reg_393  |    7   |
|   data_1_load_reg_418  |   32   |
|   data_2_addr_reg_398  |    7   |
|   data_2_load_reg_423  |   32   |
|    data_addr_reg_388   |    7   |
|    data_load_reg_413   |   32   |
|       i_1_reg_362      |    7   |
|        i_reg_350       |    7   |
|    icmp_ln32_reg_368   |    1   |
|    mul_ln33_reg_459    |   32   |
|    phi_mul18_reg_343   |   15   |
|    phi_mul20_reg_336   |   14   |
|   phi_urem22_reg_329   |    7   |
|   select_ln32_reg_403  |    7   |
|      tmp_2_reg_433     |   32   |
|   trunc_ln32_reg_378   |    2   |
|     w_addr_reg_408     |   14   |
|     w_load_reg_428     |    4   |
|zext_ln29_1_cast_reg_357|   14   |
|   zext_ln33_1_reg_443  |   32   |
+------------------------+--------+
|          Total         |   406  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_121 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_140 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_152 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_316    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   78   ||  9.528  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |   51   |   185  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   406  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    9   |   457  |   239  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
