{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 00:58:08 2011 " "Info: Processing started: Mon May 23 00:58:08 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off calculator -c calculator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off calculator -c calculator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|cin " "Warning: Node \"final:inst1\|cin\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|input_select\[1\] " "Warning: Node \"final:inst1\|input_select\[1\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|reset " "Warning: Node \"final:inst1\|reset\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|load_a " "Warning: Node \"final:inst1\|load_a\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|input_select\[0\] " "Warning: Node \"final:inst1\|input_select\[0\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|alu_op\[2\] " "Warning: Node \"final:inst1\|alu_op\[2\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|load_b " "Warning: Node \"final:inst1\|load_b\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|alu_op\[0\] " "Warning: Node \"final:inst1\|alu_op\[0\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|alu_op\[1\] " "Warning: Node \"final:inst1\|alu_op\[1\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|out_state\[2\] " "Warning: Node \"final:inst1\|out_state\[2\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "final:inst1\|out_state\[3\] " "Warning: Node \"final:inst1\|out_state\[3\]\" is a latch" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "final:inst1\|out_state\[1\] " "Warning: Node \"final:inst1\|out_state\[1\]\"" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "final:inst1\|out_state\[1\]~29 " "Warning: Node \"final:inst1\|out_state\[1\]~29\"" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "final:inst1\|out_state\[0\] " "Warning: Node \"final:inst1\|out_state\[0\]\"" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "final:inst1\|out_state\[0\]~28 " "Warning: Node \"final:inst1\|out_state\[0\]~28\"" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOP\[1\] " "Info: Assuming node \"MOP\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOP\[0\] " "Info: Assuming node \"MOP\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOP\[3\] " "Info: Assuming node \"MOP\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOP\[2\] " "Info: Assuming node \"MOP\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "32 " "Warning: Found 32 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "final:inst1\|input_select\[0\]~50 " "Info: Detected gated clock \"final:inst1\|input_select\[0\]~50\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|input_select\[0\]~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal36~0 " "Info: Detected gated clock \"final:inst1\|Equal36~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal36~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal37~0 " "Info: Detected gated clock \"final:inst1\|Equal37~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal17~0 " "Info: Detected gated clock \"final:inst1\|Equal17~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal16~0 " "Info: Detected gated clock \"final:inst1\|Equal16~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal18~0 " "Info: Detected gated clock \"final:inst1\|Equal18~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal36~1 " "Info: Detected gated clock \"final:inst1\|Equal36~1\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal36~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal20~0 " "Info: Detected gated clock \"final:inst1\|Equal20~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[9\] " "Info: Detected ripple clock \"final:inst1\|y_present\[9\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|input_select\[1\]~62 " "Info: Detected gated clock \"final:inst1\|input_select\[1\]~62\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|input_select\[1\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal15~1 " "Info: Detected gated clock \"final:inst1\|Equal15~1\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal11~1 " "Info: Detected gated clock \"final:inst1\|Equal11~1\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal15~0 " "Info: Detected gated clock \"final:inst1\|Equal15~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[5\] " "Info: Detected ripple clock \"final:inst1\|y_present\[5\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[4\] " "Info: Detected ripple clock \"final:inst1\|y_present\[4\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[3\] " "Info: Detected ripple clock \"final:inst1\|y_present\[3\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[6\] " "Info: Detected ripple clock \"final:inst1\|y_present\[6\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal13~0 " "Info: Detected gated clock \"final:inst1\|Equal13~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal12~0 " "Info: Detected gated clock \"final:inst1\|Equal12~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[2\] " "Info: Detected ripple clock \"final:inst1\|y_present\[2\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[0\] " "Info: Detected ripple clock \"final:inst1\|y_present\[0\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal11~0 " "Info: Detected gated clock \"final:inst1\|Equal11~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[10\] " "Info: Detected ripple clock \"final:inst1\|y_present\[10\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[7\] " "Info: Detected ripple clock \"final:inst1\|y_present\[7\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal19~0 " "Info: Detected gated clock \"final:inst1\|Equal19~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal12~1 " "Info: Detected gated clock \"final:inst1\|Equal12~1\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal12~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[8\] " "Info: Detected ripple clock \"final:inst1\|y_present\[8\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "final:inst1\|y_present\[1\] " "Info: Detected ripple clock \"final:inst1\|y_present\[1\]\" as buffer" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|y_present\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal19~1 " "Info: Detected gated clock \"final:inst1\|Equal19~1\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal19~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal14~0 " "Info: Detected gated clock \"final:inst1\|Equal14~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal13~1 " "Info: Detected gated clock \"final:inst1\|Equal13~1\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "final:inst1\|Equal12~2 " "Info: Detected gated clock \"final:inst1\|Equal12~2\" as buffer" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst1\|Equal12~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register final:inst1\|input_select\[0\] register datapath:inst\|registera:inst3\|q\[1\] 32.99 MHz 30.314 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 32.99 MHz between source register \"final:inst1\|input_select\[0\]\" and destination register \"datapath:inst\|registera:inst3\|q\[1\]\" (period= 30.314 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.056 ns + Longest register register " "Info: + Longest register to register delay is 4.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final:inst1\|input_select\[0\] 1 REG LCCOMB_X12_Y38_N28 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y38_N28; Fanout = 8; REG Node = 'final:inst1\|input_select\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|input_select[0] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 0.460 ns datapath:inst\|mux:inst2\|Mux3~0 2 COMB LCCOMB_X12_Y38_N8 3 " "Info: 2: + IC(0.310 ns) + CELL(0.150 ns) = 0.460 ns; Loc. = LCCOMB_X12_Y38_N8; Fanout = 3; COMB Node = 'datapath:inst\|mux:inst2\|Mux3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { final:inst1|input_select[0] datapath:inst|mux:inst2|Mux3~0 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.271 ns) 1.181 ns datapath:inst\|mux:inst2\|Mux3~2 3 COMB LCCOMB_X11_Y38_N30 5 " "Info: 3: + IC(0.450 ns) + CELL(0.271 ns) = 1.181 ns; Loc. = LCCOMB_X11_Y38_N30; Fanout = 5; COMB Node = 'datapath:inst\|mux:inst2\|Mux3~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { datapath:inst|mux:inst2|Mux3~0 datapath:inst|mux:inst2|Mux3~2 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.393 ns) 1.841 ns datapath:inst\|alu:inst\|Add0~3 4 COMB LCCOMB_X11_Y38_N18 2 " "Info: 4: + IC(0.267 ns) + CELL(0.393 ns) = 1.841 ns; Loc. = LCCOMB_X11_Y38_N18; Fanout = 2; COMB Node = 'datapath:inst\|alu:inst\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { datapath:inst|mux:inst2|Mux3~2 datapath:inst|alu:inst|Add0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.251 ns datapath:inst\|alu:inst\|Add0~4 5 COMB LCCOMB_X11_Y38_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.251 ns; Loc. = LCCOMB_X11_Y38_N20; Fanout = 1; COMB Node = 'datapath:inst\|alu:inst\|Add0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { datapath:inst|alu:inst|Add0~3 datapath:inst|alu:inst|Add0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 2.775 ns datapath:inst\|registera:inst3\|q~26 6 COMB LCCOMB_X11_Y38_N6 1 " "Info: 6: + IC(0.249 ns) + CELL(0.275 ns) = 2.775 ns; Loc. = LCCOMB_X11_Y38_N6; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { datapath:inst|alu:inst|Add0~4 datapath:inst|registera:inst3|q~26 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.169 ns datapath:inst\|registera:inst3\|q~27 7 COMB LCCOMB_X11_Y38_N26 1 " "Info: 7: + IC(0.244 ns) + CELL(0.150 ns) = 3.169 ns; Loc. = LCCOMB_X11_Y38_N26; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { datapath:inst|registera:inst3|q~26 datapath:inst|registera:inst3|q~27 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 3.570 ns datapath:inst\|registera:inst3\|q~29 8 COMB LCCOMB_X11_Y38_N28 1 " "Info: 8: + IC(0.251 ns) + CELL(0.150 ns) = 3.570 ns; Loc. = LCCOMB_X11_Y38_N28; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { datapath:inst|registera:inst3|q~27 datapath:inst|registera:inst3|q~29 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 3.972 ns datapath:inst\|registera:inst3\|q~30 9 COMB LCCOMB_X11_Y38_N10 1 " "Info: 9: + IC(0.252 ns) + CELL(0.150 ns) = 3.972 ns; Loc. = LCCOMB_X11_Y38_N10; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { datapath:inst|registera:inst3|q~29 datapath:inst|registera:inst3|q~30 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.056 ns datapath:inst\|registera:inst3\|q\[1\] 10 REG LCFF_X11_Y38_N11 4 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 4.056 ns; Loc. = LCFF_X11_Y38_N11; Fanout = 4; REG Node = 'datapath:inst\|registera:inst3\|q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { datapath:inst|registera:inst3|q~30 datapath:inst|registera:inst3|q[1] } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.033 ns ( 50.12 % ) " "Info: Total cell delay = 2.033 ns ( 50.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.023 ns ( 49.88 % ) " "Info: Total interconnect delay = 2.023 ns ( 49.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.056 ns" { final:inst1|input_select[0] datapath:inst|mux:inst2|Mux3~0 datapath:inst|mux:inst2|Mux3~2 datapath:inst|alu:inst|Add0~3 datapath:inst|alu:inst|Add0~4 datapath:inst|registera:inst3|q~26 datapath:inst|registera:inst3|q~27 datapath:inst|registera:inst3|q~29 datapath:inst|registera:inst3|q~30 datapath:inst|registera:inst3|q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.056 ns" { final:inst1|input_select[0] {} datapath:inst|mux:inst2|Mux3~0 {} datapath:inst|mux:inst2|Mux3~2 {} datapath:inst|alu:inst|Add0~3 {} datapath:inst|alu:inst|Add0~4 {} datapath:inst|registera:inst3|q~26 {} datapath:inst|registera:inst3|q~27 {} datapath:inst|registera:inst3|q~29 {} datapath:inst|registera:inst3|q~30 {} datapath:inst|registera:inst3|q[1] {} } { 0.000ns 0.310ns 0.450ns 0.267ns 0.000ns 0.249ns 0.244ns 0.251ns 0.252ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.393ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.137 ns - Smallest " "Info: - Smallest clock skew is -11.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.808 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.537 ns) 2.808 ns datapath:inst\|registera:inst3\|q\[1\] 3 REG LCFF_X11_Y38_N11 4 " "Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X11_Y38_N11; Fanout = 4; REG Node = 'datapath:inst\|registera:inst3\|q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { CLK~clkctrl datapath:inst|registera:inst3|q[1] } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.34 % ) " "Info: Total cell delay = 1.526 ns ( 54.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 45.66 % ) " "Info: Total interconnect delay = 1.282 ns ( 45.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { CLK CLK~clkctrl datapath:inst|registera:inst3|q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { CLK {} CLK~combout {} CLK~clkctrl {} datapath:inst|registera:inst3|q[1] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.945 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 13.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.787 ns) 4.559 ns final:inst1\|y_present\[9\] 2 REG LCFF_X67_Y45_N7 3 " "Info: 2: + IC(2.783 ns) + CELL(0.787 ns) = 4.559 ns; Loc. = LCFF_X67_Y45_N7; Fanout = 3; REG Node = 'final:inst1\|y_present\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.398 ns) 5.288 ns final:inst1\|Equal19~0 3 COMB LCCOMB_X67_Y45_N2 4 " "Info: 3: + IC(0.331 ns) + CELL(0.398 ns) = 5.288 ns; Loc. = LCCOMB_X67_Y45_N2; Fanout = 4; COMB Node = 'final:inst1\|Equal19~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { final:inst1|y_present[9] final:inst1|Equal19~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 5.702 ns final:inst1\|Equal13~0 4 COMB LCCOMB_X67_Y45_N18 3 " "Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 5.702 ns; Loc. = LCCOMB_X67_Y45_N18; Fanout = 3; COMB Node = 'final:inst1\|Equal13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { final:inst1|Equal19~0 final:inst1|Equal13~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.420 ns) 6.804 ns final:inst1\|Equal15~0 5 COMB LCCOMB_X65_Y45_N6 5 " "Info: 5: + IC(0.682 ns) + CELL(0.420 ns) = 6.804 ns; Loc. = LCCOMB_X65_Y45_N6; Fanout = 5; COMB Node = 'final:inst1\|Equal15~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { final:inst1|Equal13~0 final:inst1|Equal15~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.150 ns) 8.208 ns final:inst1\|Equal15~1 6 COMB LCCOMB_X65_Y42_N24 8 " "Info: 6: + IC(1.254 ns) + CELL(0.150 ns) = 8.208 ns; Loc. = LCCOMB_X65_Y42_N24; Fanout = 8; COMB Node = 'final:inst1\|Equal15~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { final:inst1|Equal15~0 final:inst1|Equal15~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.438 ns) 9.423 ns final:inst1\|input_select\[1\]~63 7 COMB LCCOMB_X66_Y45_N8 3 " "Info: 7: + IC(0.777 ns) + CELL(0.438 ns) = 9.423 ns; Loc. = LCCOMB_X66_Y45_N8; Fanout = 3; COMB Node = 'final:inst1\|input_select\[1\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { final:inst1|Equal15~1 final:inst1|input_select[1]~63 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.438 ns) 10.538 ns final:inst1\|input_select\[0\]~50 8 COMB LCCOMB_X63_Y45_N18 1 " "Info: 8: + IC(0.677 ns) + CELL(0.438 ns) = 10.538 ns; Loc. = LCCOMB_X63_Y45_N18; Fanout = 1; COMB Node = 'final:inst1\|input_select\[0\]~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { final:inst1|input_select[1]~63 final:inst1|input_select[0]~50 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.000 ns) 12.299 ns final:inst1\|input_select\[0\]~50clkctrl 9 COMB CLKCTRL_G8 3 " "Info: 9: + IC(1.761 ns) + CELL(0.000 ns) = 12.299 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'final:inst1\|input_select\[0\]~50clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { final:inst1|input_select[0]~50 final:inst1|input_select[0]~50clkctrl } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.150 ns) 13.945 ns final:inst1\|input_select\[0\] 10 REG LCCOMB_X12_Y38_N28 8 " "Info: 10: + IC(1.496 ns) + CELL(0.150 ns) = 13.945 ns; Loc. = LCCOMB_X12_Y38_N28; Fanout = 8; REG Node = 'final:inst1\|input_select\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { final:inst1|input_select[0]~50clkctrl final:inst1|input_select[0] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.920 ns ( 28.11 % ) " "Info: Total cell delay = 3.920 ns ( 28.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.025 ns ( 71.89 % ) " "Info: Total interconnect delay = 10.025 ns ( 71.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.945 ns" { CLK final:inst1|y_present[9] final:inst1|Equal19~0 final:inst1|Equal13~0 final:inst1|Equal15~0 final:inst1|Equal15~1 final:inst1|input_select[1]~63 final:inst1|input_select[0]~50 final:inst1|input_select[0]~50clkctrl final:inst1|input_select[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.945 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal19~0 {} final:inst1|Equal13~0 {} final:inst1|Equal15~0 {} final:inst1|Equal15~1 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[0]~50 {} final:inst1|input_select[0]~50clkctrl {} final:inst1|input_select[0] {} } { 0.000ns 0.000ns 2.783ns 0.331ns 0.264ns 0.682ns 1.254ns 0.777ns 0.677ns 1.761ns 1.496ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.420ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { CLK CLK~clkctrl datapath:inst|registera:inst3|q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { CLK {} CLK~combout {} CLK~clkctrl {} datapath:inst|registera:inst3|q[1] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.945 ns" { CLK final:inst1|y_present[9] final:inst1|Equal19~0 final:inst1|Equal13~0 final:inst1|Equal15~0 final:inst1|Equal15~1 final:inst1|input_select[1]~63 final:inst1|input_select[0]~50 final:inst1|input_select[0]~50clkctrl final:inst1|input_select[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.945 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal19~0 {} final:inst1|Equal13~0 {} final:inst1|Equal15~0 {} final:inst1|Equal15~1 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[0]~50 {} final:inst1|input_select[0]~50clkctrl {} final:inst1|input_select[0] {} } { 0.000ns 0.000ns 2.783ns 0.331ns 0.264ns 0.682ns 1.254ns 0.777ns 0.677ns 1.761ns 1.496ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.420ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.056 ns" { final:inst1|input_select[0] datapath:inst|mux:inst2|Mux3~0 datapath:inst|mux:inst2|Mux3~2 datapath:inst|alu:inst|Add0~3 datapath:inst|alu:inst|Add0~4 datapath:inst|registera:inst3|q~26 datapath:inst|registera:inst3|q~27 datapath:inst|registera:inst3|q~29 datapath:inst|registera:inst3|q~30 datapath:inst|registera:inst3|q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.056 ns" { final:inst1|input_select[0] {} datapath:inst|mux:inst2|Mux3~0 {} datapath:inst|mux:inst2|Mux3~2 {} datapath:inst|alu:inst|Add0~3 {} datapath:inst|alu:inst|Add0~4 {} datapath:inst|registera:inst3|q~26 {} datapath:inst|registera:inst3|q~27 {} datapath:inst|registera:inst3|q~29 {} datapath:inst|registera:inst3|q~30 {} datapath:inst|registera:inst3|q[1] {} } { 0.000ns 0.310ns 0.450ns 0.267ns 0.000ns 0.249ns 0.244ns 0.251ns 0.252ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.393ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { CLK CLK~clkctrl datapath:inst|registera:inst3|q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { CLK {} CLK~combout {} CLK~clkctrl {} datapath:inst|registera:inst3|q[1] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.945 ns" { CLK final:inst1|y_present[9] final:inst1|Equal19~0 final:inst1|Equal13~0 final:inst1|Equal15~0 final:inst1|Equal15~1 final:inst1|input_select[1]~63 final:inst1|input_select[0]~50 final:inst1|input_select[0]~50clkctrl final:inst1|input_select[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.945 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal19~0 {} final:inst1|Equal13~0 {} final:inst1|Equal15~0 {} final:inst1|Equal15~1 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[0]~50 {} final:inst1|input_select[0]~50clkctrl {} final:inst1|input_select[0] {} } { 0.000ns 0.000ns 2.783ns 0.331ns 0.264ns 0.682ns 1.254ns 0.777ns 0.677ns 1.761ns 1.496ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.420ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 121 " "Warning: Circuit may not operate. Detected 121 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "final:inst1\|y_present\[5\] final:inst1\|load_b CLK 7.157 ns " "Info: Found hold time violation between source  pin or register \"final:inst1\|y_present\[5\]\" and destination pin or register \"final:inst1\|load_b\" for clock \"CLK\" (Hold time is 7.157 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.969 ns + Largest " "Info: + Largest clock skew is 9.969 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.020 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 14.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.787 ns) 4.559 ns final:inst1\|y_present\[9\] 2 REG LCFF_X67_Y45_N7 3 " "Info: 2: + IC(2.783 ns) + CELL(0.787 ns) = 4.559 ns; Loc. = LCFF_X67_Y45_N7; Fanout = 3; REG Node = 'final:inst1\|y_present\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.398 ns) 5.288 ns final:inst1\|Equal19~0 3 COMB LCCOMB_X67_Y45_N2 4 " "Info: 3: + IC(0.331 ns) + CELL(0.398 ns) = 5.288 ns; Loc. = LCCOMB_X67_Y45_N2; Fanout = 4; COMB Node = 'final:inst1\|Equal19~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { final:inst1|y_present[9] final:inst1|Equal19~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 5.702 ns final:inst1\|Equal13~0 4 COMB LCCOMB_X67_Y45_N18 3 " "Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 5.702 ns; Loc. = LCCOMB_X67_Y45_N18; Fanout = 3; COMB Node = 'final:inst1\|Equal13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { final:inst1|Equal19~0 final:inst1|Equal13~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.420 ns) 6.804 ns final:inst1\|Equal15~0 5 COMB LCCOMB_X65_Y45_N6 5 " "Info: 5: + IC(0.682 ns) + CELL(0.420 ns) = 6.804 ns; Loc. = LCCOMB_X65_Y45_N6; Fanout = 5; COMB Node = 'final:inst1\|Equal15~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { final:inst1|Equal13~0 final:inst1|Equal15~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.150 ns) 8.208 ns final:inst1\|Equal15~1 6 COMB LCCOMB_X65_Y42_N24 8 " "Info: 6: + IC(1.254 ns) + CELL(0.150 ns) = 8.208 ns; Loc. = LCCOMB_X65_Y42_N24; Fanout = 8; COMB Node = 'final:inst1\|Equal15~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { final:inst1|Equal15~0 final:inst1|Equal15~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.438 ns) 9.423 ns final:inst1\|input_select\[1\]~63 7 COMB LCCOMB_X66_Y45_N8 3 " "Info: 7: + IC(0.777 ns) + CELL(0.438 ns) = 9.423 ns; Loc. = LCCOMB_X66_Y45_N8; Fanout = 3; COMB Node = 'final:inst1\|input_select\[1\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { final:inst1|Equal15~1 final:inst1|input_select[1]~63 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.438 ns) 10.538 ns final:inst1\|input_select\[0\]~50 8 COMB LCCOMB_X63_Y45_N18 1 " "Info: 8: + IC(0.677 ns) + CELL(0.438 ns) = 10.538 ns; Loc. = LCCOMB_X63_Y45_N18; Fanout = 1; COMB Node = 'final:inst1\|input_select\[0\]~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { final:inst1|input_select[1]~63 final:inst1|input_select[0]~50 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(0.000 ns) 12.299 ns final:inst1\|input_select\[0\]~50clkctrl 9 COMB CLKCTRL_G8 3 " "Info: 9: + IC(1.761 ns) + CELL(0.000 ns) = 12.299 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'final:inst1\|input_select\[0\]~50clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { final:inst1|input_select[0]~50 final:inst1|input_select[0]~50clkctrl } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.150 ns) 14.020 ns final:inst1\|load_b 10 REG LCCOMB_X65_Y42_N20 1 " "Info: 10: + IC(1.571 ns) + CELL(0.150 ns) = 14.020 ns; Loc. = LCCOMB_X65_Y42_N20; Fanout = 1; REG Node = 'final:inst1\|load_b'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { final:inst1|input_select[0]~50clkctrl final:inst1|load_b } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.920 ns ( 27.96 % ) " "Info: Total cell delay = 3.920 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.100 ns ( 72.04 % ) " "Info: Total interconnect delay = 10.100 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.020 ns" { CLK final:inst1|y_present[9] final:inst1|Equal19~0 final:inst1|Equal13~0 final:inst1|Equal15~0 final:inst1|Equal15~1 final:inst1|input_select[1]~63 final:inst1|input_select[0]~50 final:inst1|input_select[0]~50clkctrl final:inst1|load_b } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.020 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal19~0 {} final:inst1|Equal13~0 {} final:inst1|Equal15~0 {} final:inst1|Equal15~1 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[0]~50 {} final:inst1|input_select[0]~50clkctrl {} final:inst1|load_b {} } { 0.000ns 0.000ns 2.783ns 0.331ns 0.264ns 0.682ns 1.254ns 0.777ns 0.677ns 1.761ns 1.571ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.420ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.051 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 4.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(0.537 ns) 4.051 ns final:inst1\|y_present\[5\] 2 REG LCFF_X65_Y45_N9 6 " "Info: 2: + IC(2.525 ns) + CELL(0.537 ns) = 4.051 ns; Loc. = LCFF_X65_Y45_N9; Fanout = 6; REG Node = 'final:inst1\|y_present\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { CLK final:inst1|y_present[5] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 37.67 % ) " "Info: Total cell delay = 1.526 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.525 ns ( 62.33 % ) " "Info: Total interconnect delay = 2.525 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.051 ns" { CLK final:inst1|y_present[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.051 ns" { CLK {} CLK~combout {} final:inst1|y_present[5] {} } { 0.000ns 0.000ns 2.525ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.020 ns" { CLK final:inst1|y_present[9] final:inst1|Equal19~0 final:inst1|Equal13~0 final:inst1|Equal15~0 final:inst1|Equal15~1 final:inst1|input_select[1]~63 final:inst1|input_select[0]~50 final:inst1|input_select[0]~50clkctrl final:inst1|load_b } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.020 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal19~0 {} final:inst1|Equal13~0 {} final:inst1|Equal15~0 {} final:inst1|Equal15~1 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[0]~50 {} final:inst1|input_select[0]~50clkctrl {} final:inst1|load_b {} } { 0.000ns 0.000ns 2.783ns 0.331ns 0.264ns 0.682ns 1.254ns 0.777ns 0.677ns 1.761ns 1.571ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.420ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.051 ns" { CLK final:inst1|y_present[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.051 ns" { CLK {} CLK~combout {} final:inst1|y_present[5] {} } { 0.000ns 0.000ns 2.525ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.562 ns - Shortest register register " "Info: - Shortest register to register delay is 2.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final:inst1\|y_present\[5\] 1 REG LCFF_X65_Y45_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X65_Y45_N9; Fanout = 6; REG Node = 'final:inst1\|y_present\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|y_present[5] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.245 ns) 0.582 ns final:inst1\|Equal14~0 2 COMB LCCOMB_X65_Y45_N30 13 " "Info: 2: + IC(0.337 ns) + CELL(0.245 ns) = 0.582 ns; Loc. = LCCOMB_X65_Y45_N30; Fanout = 13; COMB Node = 'final:inst1\|Equal14~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { final:inst1|y_present[5] final:inst1|Equal14~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.275 ns) 1.897 ns final:inst1\|load_b~12 3 COMB LCCOMB_X65_Y42_N14 1 " "Info: 3: + IC(1.040 ns) + CELL(0.275 ns) = 1.897 ns; Loc. = LCCOMB_X65_Y42_N14; Fanout = 1; COMB Node = 'final:inst1\|load_b~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { final:inst1|Equal14~0 final:inst1|load_b~12 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.415 ns) 2.562 ns final:inst1\|load_b 4 REG LCCOMB_X65_Y42_N20 1 " "Info: 4: + IC(0.250 ns) + CELL(0.415 ns) = 2.562 ns; Loc. = LCCOMB_X65_Y42_N20; Fanout = 1; REG Node = 'final:inst1\|load_b'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { final:inst1|load_b~12 final:inst1|load_b } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.935 ns ( 36.49 % ) " "Info: Total cell delay = 0.935 ns ( 36.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 63.51 % ) " "Info: Total interconnect delay = 1.627 ns ( 63.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { final:inst1|y_present[5] final:inst1|Equal14~0 final:inst1|load_b~12 final:inst1|load_b } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.562 ns" { final:inst1|y_present[5] {} final:inst1|Equal14~0 {} final:inst1|load_b~12 {} final:inst1|load_b {} } { 0.000ns 0.337ns 1.040ns 0.250ns } { 0.000ns 0.245ns 0.275ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.020 ns" { CLK final:inst1|y_present[9] final:inst1|Equal19~0 final:inst1|Equal13~0 final:inst1|Equal15~0 final:inst1|Equal15~1 final:inst1|input_select[1]~63 final:inst1|input_select[0]~50 final:inst1|input_select[0]~50clkctrl final:inst1|load_b } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.020 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal19~0 {} final:inst1|Equal13~0 {} final:inst1|Equal15~0 {} final:inst1|Equal15~1 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[0]~50 {} final:inst1|input_select[0]~50clkctrl {} final:inst1|load_b {} } { 0.000ns 0.000ns 2.783ns 0.331ns 0.264ns 0.682ns 1.254ns 0.777ns 0.677ns 1.761ns 1.571ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.420ns 0.150ns 0.438ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.051 ns" { CLK final:inst1|y_present[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.051 ns" { CLK {} CLK~combout {} final:inst1|y_present[5] {} } { 0.000ns 0.000ns 2.525ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { final:inst1|y_present[5] final:inst1|Equal14~0 final:inst1|load_b~12 final:inst1|load_b } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.562 ns" { final:inst1|y_present[5] {} final:inst1|Equal14~0 {} final:inst1|load_b~12 {} final:inst1|load_b {} } { 0.000ns 0.337ns 1.040ns 0.250ns } { 0.000ns 0.245ns 0.275ns 0.415ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "datapath:inst\|registera:inst3\|q\[2\] DIN\[1\] CLK 7.135 ns register " "Info: tsu for register \"datapath:inst\|registera:inst3\|q\[2\]\" (data pin = \"DIN\[1\]\", clock pin = \"CLK\") is 7.135 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.979 ns + Longest pin register " "Info: + Longest pin to register delay is 9.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns DIN\[1\] 1 PIN PIN_D7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_D7; Fanout = 1; PIN Node = 'DIN\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIN[1] } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 80 168 336 96 "DIN\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.251 ns) + CELL(0.420 ns) 6.521 ns datapath:inst\|mux:inst2\|Mux2~0 2 COMB LCCOMB_X12_Y38_N12 3 " "Info: 2: + IC(5.251 ns) + CELL(0.420 ns) = 6.521 ns; Loc. = LCCOMB_X12_Y38_N12; Fanout = 3; COMB Node = 'datapath:inst\|mux:inst2\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.671 ns" { DIN[1] datapath:inst|mux:inst2|Mux2~0 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.271 ns) 7.252 ns datapath:inst\|mux:inst2\|Mux2~2 3 COMB LCCOMB_X11_Y38_N4 6 " "Info: 3: + IC(0.460 ns) + CELL(0.271 ns) = 7.252 ns; Loc. = LCCOMB_X11_Y38_N4; Fanout = 6; COMB Node = 'datapath:inst\|mux:inst2\|Mux2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { datapath:inst|mux:inst2|Mux2~0 datapath:inst|mux:inst2|Mux2~2 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.393 ns) 7.918 ns datapath:inst\|alu:inst\|Add0~5 4 COMB LCCOMB_X11_Y38_N20 2 " "Info: 4: + IC(0.273 ns) + CELL(0.393 ns) = 7.918 ns; Loc. = LCCOMB_X11_Y38_N20; Fanout = 2; COMB Node = 'datapath:inst\|alu:inst\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { datapath:inst|mux:inst2|Mux2~2 datapath:inst|alu:inst|Add0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.328 ns datapath:inst\|alu:inst\|Add0~6 5 COMB LCCOMB_X11_Y38_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 8.328 ns; Loc. = LCCOMB_X11_Y38_N22; Fanout = 1; COMB Node = 'datapath:inst\|alu:inst\|Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { datapath:inst|alu:inst|Add0~5 datapath:inst|alu:inst|Add0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 8.723 ns datapath:inst\|registera:inst3\|q~19 6 COMB LCCOMB_X11_Y38_N0 1 " "Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 8.723 ns; Loc. = LCCOMB_X11_Y38_N0; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { datapath:inst|alu:inst|Add0~6 datapath:inst|registera:inst3|q~19 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.150 ns) 9.109 ns datapath:inst\|registera:inst3\|q~23 7 COMB LCCOMB_X11_Y38_N2 1 " "Info: 7: + IC(0.236 ns) + CELL(0.150 ns) = 9.109 ns; Loc. = LCCOMB_X11_Y38_N2; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.386 ns" { datapath:inst|registera:inst3|q~19 datapath:inst|registera:inst3|q~23 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 9.503 ns datapath:inst\|registera:inst3\|q~24 8 COMB LCCOMB_X11_Y38_N12 1 " "Info: 8: + IC(0.244 ns) + CELL(0.150 ns) = 9.503 ns; Loc. = LCCOMB_X11_Y38_N12; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { datapath:inst|registera:inst3|q~23 datapath:inst|registera:inst3|q~24 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 9.895 ns datapath:inst\|registera:inst3\|q~25 9 COMB LCCOMB_X11_Y38_N8 1 " "Info: 9: + IC(0.242 ns) + CELL(0.150 ns) = 9.895 ns; Loc. = LCCOMB_X11_Y38_N8; Fanout = 1; COMB Node = 'datapath:inst\|registera:inst3\|q~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { datapath:inst|registera:inst3|q~24 datapath:inst|registera:inst3|q~25 } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.979 ns datapath:inst\|registera:inst3\|q\[2\] 10 REG LCFF_X11_Y38_N9 4 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 9.979 ns; Loc. = LCFF_X11_Y38_N9; Fanout = 4; REG Node = 'datapath:inst\|registera:inst3\|q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { datapath:inst|registera:inst3|q~25 datapath:inst|registera:inst3|q[2] } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 30.34 % ) " "Info: Total cell delay = 3.028 ns ( 30.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.951 ns ( 69.66 % ) " "Info: Total interconnect delay = 6.951 ns ( 69.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.979 ns" { DIN[1] datapath:inst|mux:inst2|Mux2~0 datapath:inst|mux:inst2|Mux2~2 datapath:inst|alu:inst|Add0~5 datapath:inst|alu:inst|Add0~6 datapath:inst|registera:inst3|q~19 datapath:inst|registera:inst3|q~23 datapath:inst|registera:inst3|q~24 datapath:inst|registera:inst3|q~25 datapath:inst|registera:inst3|q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.979 ns" { DIN[1] {} DIN[1]~combout {} datapath:inst|mux:inst2|Mux2~0 {} datapath:inst|mux:inst2|Mux2~2 {} datapath:inst|alu:inst|Add0~5 {} datapath:inst|alu:inst|Add0~6 {} datapath:inst|registera:inst3|q~19 {} datapath:inst|registera:inst3|q~23 {} datapath:inst|registera:inst3|q~24 {} datapath:inst|registera:inst3|q~25 {} datapath:inst|registera:inst3|q[2] {} } { 0.000ns 0.000ns 5.251ns 0.460ns 0.273ns 0.000ns 0.245ns 0.236ns 0.244ns 0.242ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.271ns 0.393ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.808 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.537 ns) 2.808 ns datapath:inst\|registera:inst3\|q\[2\] 3 REG LCFF_X11_Y38_N9 4 " "Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X11_Y38_N9; Fanout = 4; REG Node = 'datapath:inst\|registera:inst3\|q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { CLK~clkctrl datapath:inst|registera:inst3|q[2] } "NODE_NAME" } } { "registera.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/registera.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.34 % ) " "Info: Total cell delay = 1.526 ns ( 54.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 45.66 % ) " "Info: Total interconnect delay = 1.282 ns ( 45.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { CLK CLK~clkctrl datapath:inst|registera:inst3|q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { CLK {} CLK~combout {} CLK~clkctrl {} datapath:inst|registera:inst3|q[2] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.979 ns" { DIN[1] datapath:inst|mux:inst2|Mux2~0 datapath:inst|mux:inst2|Mux2~2 datapath:inst|alu:inst|Add0~5 datapath:inst|alu:inst|Add0~6 datapath:inst|registera:inst3|q~19 datapath:inst|registera:inst3|q~23 datapath:inst|registera:inst3|q~24 datapath:inst|registera:inst3|q~25 datapath:inst|registera:inst3|q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.979 ns" { DIN[1] {} DIN[1]~combout {} datapath:inst|mux:inst2|Mux2~0 {} datapath:inst|mux:inst2|Mux2~2 {} datapath:inst|alu:inst|Add0~5 {} datapath:inst|alu:inst|Add0~6 {} datapath:inst|registera:inst3|q~19 {} datapath:inst|registera:inst3|q~23 {} datapath:inst|registera:inst3|q~24 {} datapath:inst|registera:inst3|q~25 {} datapath:inst|registera:inst3|q[2] {} } { 0.000ns 0.000ns 5.251ns 0.460ns 0.273ns 0.000ns 0.245ns 0.236ns 0.244ns 0.242ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.271ns 0.393ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { CLK CLK~clkctrl datapath:inst|registera:inst3|q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { CLK {} CLK~combout {} CLK~clkctrl {} datapath:inst|registera:inst3|q[2] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OUT\[1\] final:inst1\|y_present\[9\] 20.362 ns register " "Info: tco from clock \"CLK\" to destination pin \"OUT\[1\]\" through register \"final:inst1\|y_present\[9\]\" is 20.362 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.309 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 4.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.537 ns) 4.309 ns final:inst1\|y_present\[9\] 2 REG LCFF_X67_Y45_N7 3 " "Info: 2: + IC(2.783 ns) + CELL(0.537 ns) = 4.309 ns; Loc. = LCFF_X67_Y45_N7; Fanout = 3; REG Node = 'final:inst1\|y_present\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.320 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 35.41 % ) " "Info: Total cell delay = 1.526 ns ( 35.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 64.59 % ) " "Info: Total interconnect delay = 2.783 ns ( 64.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.309 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} } { 0.000ns 0.000ns 2.783ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.803 ns + Longest register pin " "Info: + Longest register to pin delay is 15.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final:inst1\|y_present\[9\] 1 REG LCFF_X67_Y45_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X67_Y45_N7; Fanout = 3; REG Node = 'final:inst1\|y_present\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|y_present[9] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.398 ns) 0.729 ns final:inst1\|Equal19~0 2 COMB LCCOMB_X67_Y45_N2 4 " "Info: 2: + IC(0.331 ns) + CELL(0.398 ns) = 0.729 ns; Loc. = LCCOMB_X67_Y45_N2; Fanout = 4; COMB Node = 'final:inst1\|Equal19~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { final:inst1|y_present[9] final:inst1|Equal19~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 1.143 ns final:inst1\|Equal13~0 3 COMB LCCOMB_X67_Y45_N18 3 " "Info: 3: + IC(0.264 ns) + CELL(0.150 ns) = 1.143 ns; Loc. = LCCOMB_X67_Y45_N18; Fanout = 3; COMB Node = 'final:inst1\|Equal13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { final:inst1|Equal19~0 final:inst1|Equal13~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.420 ns) 2.245 ns final:inst1\|Equal15~0 4 COMB LCCOMB_X65_Y45_N6 5 " "Info: 4: + IC(0.682 ns) + CELL(0.420 ns) = 2.245 ns; Loc. = LCCOMB_X65_Y45_N6; Fanout = 5; COMB Node = 'final:inst1\|Equal15~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { final:inst1|Equal13~0 final:inst1|Equal15~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.150 ns) 3.649 ns final:inst1\|Equal15~1 5 COMB LCCOMB_X65_Y42_N24 8 " "Info: 5: + IC(1.254 ns) + CELL(0.150 ns) = 3.649 ns; Loc. = LCCOMB_X65_Y42_N24; Fanout = 8; COMB Node = 'final:inst1\|Equal15~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { final:inst1|Equal15~0 final:inst1|Equal15~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.438 ns) 4.864 ns final:inst1\|input_select\[1\]~63 6 COMB LCCOMB_X66_Y45_N8 3 " "Info: 6: + IC(0.777 ns) + CELL(0.438 ns) = 4.864 ns; Loc. = LCCOMB_X66_Y45_N8; Fanout = 3; COMB Node = 'final:inst1\|input_select\[1\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { final:inst1|Equal15~1 final:inst1|input_select[1]~63 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.000 ns) 6.466 ns final:inst1\|input_select\[1\]~63clkctrl 7 COMB CLKCTRL_G11 10 " "Info: 7: + IC(1.602 ns) + CELL(0.000 ns) = 6.466 ns; Loc. = CLKCTRL_G11; Fanout = 10; COMB Node = 'final:inst1\|input_select\[1\]~63clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { final:inst1|input_select[1]~63 final:inst1|input_select[1]~63clkctrl } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.547 ns) 9.013 ns final:inst1\|out_state\[1\] 8 COMB LOOP LCCOMB_X63_Y45_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(2.547 ns) = 9.013 ns; Loc. = LCCOMB_X63_Y45_N30; Fanout = 2; COMB LOOP Node = 'final:inst1\|out_state\[1\]'" { { "Info" "ITDB_PART_OF_SCC" "final:inst1\|out_state\[1\] LCCOMB_X63_Y45_N30 " "Info: Loc. = LCCOMB_X63_Y45_N30; Node \"final:inst1\|out_state\[1\]\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[1] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "final:inst1\|out_state\[1\]~29 LCCOMB_X63_Y45_N10 " "Info: Loc. = LCCOMB_X63_Y45_N10; Node \"final:inst1\|out_state\[1\]~29\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[1]~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[1] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[1]~29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { final:inst1|input_select[1]~63clkctrl final:inst1|out_state[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 9.418 ns debug:inst2\|z\[1\]~5 9 COMB LCCOMB_X63_Y45_N2 7 " "Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 9.418 ns; Loc. = LCCOMB_X63_Y45_N2; Fanout = 7; COMB Node = 'debug:inst2\|z\[1\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { final:inst1|out_state[1] debug:inst2|z[1]~5 } "NODE_NAME" } } { "debug.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/debug.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.438 ns) 10.662 ns decoder:inst3\|Mux6~0 10 COMB LCCOMB_X62_Y47_N20 1 " "Info: 10: + IC(0.806 ns) + CELL(0.438 ns) = 10.662 ns; Loc. = LCCOMB_X62_Y47_N20; Fanout = 1; COMB Node = 'decoder:inst3\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { debug:inst2|z[1]~5 decoder:inst3|Mux6~0 } "NODE_NAME" } } { "decoder.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/decoder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(2.652 ns) 15.803 ns OUT\[1\] 11 PIN PIN_E27 0 " "Info: 11: + IC(2.489 ns) + CELL(2.652 ns) = 15.803 ns; Loc. = PIN_E27; Fanout = 0; PIN Node = 'OUT\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { decoder:inst3|Mux6~0 OUT[1] } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 144 1072 1248 160 "OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.343 ns ( 46.47 % ) " "Info: Total cell delay = 7.343 ns ( 46.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.460 ns ( 53.53 % ) " "Info: Total interconnect delay = 8.460 ns ( 53.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.803 ns" { final:inst1|y_present[9] final:inst1|Equal19~0 final:inst1|Equal13~0 final:inst1|Equal15~0 final:inst1|Equal15~1 final:inst1|input_select[1]~63 final:inst1|input_select[1]~63clkctrl final:inst1|out_state[1] debug:inst2|z[1]~5 decoder:inst3|Mux6~0 OUT[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.803 ns" { final:inst1|y_present[9] {} final:inst1|Equal19~0 {} final:inst1|Equal13~0 {} final:inst1|Equal15~0 {} final:inst1|Equal15~1 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[1]~63clkctrl {} final:inst1|out_state[1] {} debug:inst2|z[1]~5 {} decoder:inst3|Mux6~0 {} OUT[1] {} } { 0.000ns 0.331ns 0.264ns 0.682ns 1.254ns 0.777ns 1.602ns 0.000ns 0.255ns 0.806ns 2.489ns } { 0.000ns 0.398ns 0.150ns 0.420ns 0.150ns 0.438ns 0.000ns 2.547ns 0.150ns 0.438ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.309 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} } { 0.000ns 0.000ns 2.783ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.803 ns" { final:inst1|y_present[9] final:inst1|Equal19~0 final:inst1|Equal13~0 final:inst1|Equal15~0 final:inst1|Equal15~1 final:inst1|input_select[1]~63 final:inst1|input_select[1]~63clkctrl final:inst1|out_state[1] debug:inst2|z[1]~5 decoder:inst3|Mux6~0 OUT[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.803 ns" { final:inst1|y_present[9] {} final:inst1|Equal19~0 {} final:inst1|Equal13~0 {} final:inst1|Equal15~0 {} final:inst1|Equal15~1 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[1]~63clkctrl {} final:inst1|out_state[1] {} debug:inst2|z[1]~5 {} decoder:inst3|Mux6~0 {} OUT[1] {} } { 0.000ns 0.331ns 0.264ns 0.682ns 1.254ns 0.777ns 1.602ns 0.000ns 0.255ns 0.806ns 2.489ns } { 0.000ns 0.398ns 0.150ns 0.420ns 0.150ns 0.438ns 0.000ns 2.547ns 0.150ns 0.438ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "MOP\[1\] OUT\[1\] 16.032 ns Longest " "Info: Longest tpd from source pin \"MOP\[1\]\" to destination pin \"OUT\[1\]\" is 16.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns MOP\[1\] 1 CLK PIN_L24 13 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_L24; Fanout = 13; CLK Node = 'MOP\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOP[1] } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.150 ns) 2.737 ns final:inst1\|Equal20~0 2 COMB LCCOMB_X60_Y41_N12 2 " "Info: 2: + IC(1.765 ns) + CELL(0.150 ns) = 2.737 ns; Loc. = LCCOMB_X60_Y41_N12; Fanout = 2; COMB Node = 'final:inst1\|Equal20~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { MOP[1] final:inst1|Equal20~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.438 ns) 4.409 ns final:inst1\|input_select\[1\]~62 3 COMB LCCOMB_X66_Y45_N0 1 " "Info: 3: + IC(1.234 ns) + CELL(0.438 ns) = 4.409 ns; Loc. = LCCOMB_X66_Y45_N0; Fanout = 1; COMB Node = 'final:inst1\|input_select\[1\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { final:inst1|Equal20~0 final:inst1|input_select[1]~62 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.420 ns) 5.093 ns final:inst1\|input_select\[1\]~63 4 COMB LCCOMB_X66_Y45_N8 3 " "Info: 4: + IC(0.264 ns) + CELL(0.420 ns) = 5.093 ns; Loc. = LCCOMB_X66_Y45_N8; Fanout = 3; COMB Node = 'final:inst1\|input_select\[1\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { final:inst1|input_select[1]~62 final:inst1|input_select[1]~63 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.000 ns) 6.695 ns final:inst1\|input_select\[1\]~63clkctrl 5 COMB CLKCTRL_G11 10 " "Info: 5: + IC(1.602 ns) + CELL(0.000 ns) = 6.695 ns; Loc. = CLKCTRL_G11; Fanout = 10; COMB Node = 'final:inst1\|input_select\[1\]~63clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { final:inst1|input_select[1]~63 final:inst1|input_select[1]~63clkctrl } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.547 ns) 9.242 ns final:inst1\|out_state\[1\] 6 COMB LOOP LCCOMB_X63_Y45_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(2.547 ns) = 9.242 ns; Loc. = LCCOMB_X63_Y45_N30; Fanout = 2; COMB LOOP Node = 'final:inst1\|out_state\[1\]'" { { "Info" "ITDB_PART_OF_SCC" "final:inst1\|out_state\[1\] LCCOMB_X63_Y45_N30 " "Info: Loc. = LCCOMB_X63_Y45_N30; Node \"final:inst1\|out_state\[1\]\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[1] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "final:inst1\|out_state\[1\]~29 LCCOMB_X63_Y45_N10 " "Info: Loc. = LCCOMB_X63_Y45_N10; Node \"final:inst1\|out_state\[1\]~29\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[1]~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[1] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst1|out_state[1]~29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { final:inst1|input_select[1]~63clkctrl final:inst1|out_state[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 9.647 ns debug:inst2\|z\[1\]~5 7 COMB LCCOMB_X63_Y45_N2 7 " "Info: 7: + IC(0.255 ns) + CELL(0.150 ns) = 9.647 ns; Loc. = LCCOMB_X63_Y45_N2; Fanout = 7; COMB Node = 'debug:inst2\|z\[1\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { final:inst1|out_state[1] debug:inst2|z[1]~5 } "NODE_NAME" } } { "debug.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/debug.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.438 ns) 10.891 ns decoder:inst3\|Mux6~0 8 COMB LCCOMB_X62_Y47_N20 1 " "Info: 8: + IC(0.806 ns) + CELL(0.438 ns) = 10.891 ns; Loc. = LCCOMB_X62_Y47_N20; Fanout = 1; COMB Node = 'decoder:inst3\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { debug:inst2|z[1]~5 decoder:inst3|Mux6~0 } "NODE_NAME" } } { "decoder.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/decoder.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(2.652 ns) 16.032 ns OUT\[1\] 9 PIN PIN_E27 0 " "Info: 9: + IC(2.489 ns) + CELL(2.652 ns) = 16.032 ns; Loc. = PIN_E27; Fanout = 0; PIN Node = 'OUT\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { decoder:inst3|Mux6~0 OUT[1] } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 144 1072 1248 160 "OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.617 ns ( 47.51 % ) " "Info: Total cell delay = 7.617 ns ( 47.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.415 ns ( 52.49 % ) " "Info: Total interconnect delay = 8.415 ns ( 52.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.032 ns" { MOP[1] final:inst1|Equal20~0 final:inst1|input_select[1]~62 final:inst1|input_select[1]~63 final:inst1|input_select[1]~63clkctrl final:inst1|out_state[1] debug:inst2|z[1]~5 decoder:inst3|Mux6~0 OUT[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.032 ns" { MOP[1] {} MOP[1]~combout {} final:inst1|Equal20~0 {} final:inst1|input_select[1]~62 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[1]~63clkctrl {} final:inst1|out_state[1] {} debug:inst2|z[1]~5 {} decoder:inst3|Mux6~0 {} OUT[1] {} } { 0.000ns 0.000ns 1.765ns 1.234ns 0.264ns 1.602ns 0.000ns 0.255ns 0.806ns 2.489ns } { 0.000ns 0.822ns 0.150ns 0.438ns 0.420ns 0.000ns 2.547ns 0.150ns 0.438ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "final:inst1\|reset MOP\[0\] CLK 8.680 ns register " "Info: th for register \"final:inst1\|reset\" (data pin = \"MOP\[0\]\", clock pin = \"CLK\") is 8.680 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 12.732 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 12.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 584 360 528 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.787 ns) 4.559 ns final:inst1\|y_present\[9\] 2 REG LCFF_X67_Y45_N7 3 " "Info: 2: + IC(2.783 ns) + CELL(0.787 ns) = 4.559 ns; Loc. = LCFF_X67_Y45_N7; Fanout = 3; REG Node = 'final:inst1\|y_present\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { CLK final:inst1|y_present[9] } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.398 ns) 5.288 ns final:inst1\|Equal19~0 3 COMB LCCOMB_X67_Y45_N2 4 " "Info: 3: + IC(0.331 ns) + CELL(0.398 ns) = 5.288 ns; Loc. = LCCOMB_X67_Y45_N2; Fanout = 4; COMB Node = 'final:inst1\|Equal19~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { final:inst1|y_present[9] final:inst1|Equal19~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 5.702 ns final:inst1\|Equal13~0 4 COMB LCCOMB_X67_Y45_N18 3 " "Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 5.702 ns; Loc. = LCCOMB_X67_Y45_N18; Fanout = 3; COMB Node = 'final:inst1\|Equal13~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { final:inst1|Equal19~0 final:inst1|Equal13~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.420 ns) 6.804 ns final:inst1\|Equal15~0 5 COMB LCCOMB_X65_Y45_N6 5 " "Info: 5: + IC(0.682 ns) + CELL(0.420 ns) = 6.804 ns; Loc. = LCCOMB_X65_Y45_N6; Fanout = 5; COMB Node = 'final:inst1\|Equal15~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { final:inst1|Equal13~0 final:inst1|Equal15~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.150 ns) 8.208 ns final:inst1\|Equal15~1 6 COMB LCCOMB_X65_Y42_N24 8 " "Info: 6: + IC(1.254 ns) + CELL(0.150 ns) = 8.208 ns; Loc. = LCCOMB_X65_Y42_N24; Fanout = 8; COMB Node = 'final:inst1\|Equal15~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { final:inst1|Equal15~0 final:inst1|Equal15~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.438 ns) 9.423 ns final:inst1\|input_select\[1\]~63 7 COMB LCCOMB_X66_Y45_N8 3 " "Info: 7: + IC(0.777 ns) + CELL(0.438 ns) = 9.423 ns; Loc. = LCCOMB_X66_Y45_N8; Fanout = 3; COMB Node = 'final:inst1\|input_select\[1\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { final:inst1|Equal15~1 final:inst1|input_select[1]~63 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.000 ns) 11.025 ns final:inst1\|input_select\[1\]~63clkctrl 8 COMB CLKCTRL_G11 10 " "Info: 8: + IC(1.602 ns) + CELL(0.000 ns) = 11.025 ns; Loc. = CLKCTRL_G11; Fanout = 10; COMB Node = 'final:inst1\|input_select\[1\]~63clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { final:inst1|input_select[1]~63 final:inst1|input_select[1]~63clkctrl } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.150 ns) 12.732 ns final:inst1\|reset 9 REG LCCOMB_X60_Y41_N16 10 " "Info: 9: + IC(1.557 ns) + CELL(0.150 ns) = 12.732 ns; Loc. = LCCOMB_X60_Y41_N16; Fanout = 10; REG Node = 'final:inst1\|reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { final:inst1|input_select[1]~63clkctrl final:inst1|reset } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.482 ns ( 27.35 % ) " "Info: Total cell delay = 3.482 ns ( 27.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.250 ns ( 72.65 % ) " "Info: Total interconnect delay = 9.250 ns ( 72.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.732 ns" { CLK final:inst1|y_present[9] final:inst1|Equal19~0 final:inst1|Equal13~0 final:inst1|Equal15~0 final:inst1|Equal15~1 final:inst1|input_select[1]~63 final:inst1|input_select[1]~63clkctrl final:inst1|reset } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.732 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal19~0 {} final:inst1|Equal13~0 {} final:inst1|Equal15~0 {} final:inst1|Equal15~1 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[1]~63clkctrl {} final:inst1|reset {} } { 0.000ns 0.000ns 2.783ns 0.331ns 0.264ns 0.682ns 1.254ns 0.777ns 1.602ns 1.557ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.420ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.052 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns MOP\[0\] 1 CLK PIN_F18 11 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_F18; Fanout = 11; CLK Node = 'MOP\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOP[0] } "NODE_NAME" } } { "calculator.bdf" "" { Schematic "C:/Users/Toshiba/Desktop/calculator/calculator.bdf" { { 528 120 288 544 "MOP\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.275 ns) 2.461 ns final:inst1\|Equal20~0 2 COMB LCCOMB_X60_Y41_N12 2 " "Info: 2: + IC(1.376 ns) + CELL(0.275 ns) = 2.461 ns; Loc. = LCCOMB_X60_Y41_N12; Fanout = 2; COMB Node = 'final:inst1\|Equal20~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { MOP[0] final:inst1|Equal20~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.166 ns final:inst1\|reset~7 3 COMB LCCOMB_X60_Y41_N22 1 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 3.166 ns; Loc. = LCCOMB_X60_Y41_N22; Fanout = 1; COMB Node = 'final:inst1\|reset~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { final:inst1|Equal20~0 final:inst1|reset~7 } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.437 ns) 4.052 ns final:inst1\|reset 4 REG LCCOMB_X60_Y41_N16 10 " "Info: 4: + IC(0.449 ns) + CELL(0.437 ns) = 4.052 ns; Loc. = LCCOMB_X60_Y41_N16; Fanout = 10; REG Node = 'final:inst1\|reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { final:inst1|reset~7 final:inst1|reset } "NODE_NAME" } } { "final.vhd" "" { Text "C:/Users/Toshiba/Desktop/calculator/final.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 48.37 % ) " "Info: Total cell delay = 1.960 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 51.63 % ) " "Info: Total interconnect delay = 2.092 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.052 ns" { MOP[0] final:inst1|Equal20~0 final:inst1|reset~7 final:inst1|reset } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.052 ns" { MOP[0] {} MOP[0]~combout {} final:inst1|Equal20~0 {} final:inst1|reset~7 {} final:inst1|reset {} } { 0.000ns 0.000ns 1.376ns 0.267ns 0.449ns } { 0.000ns 0.810ns 0.275ns 0.438ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.732 ns" { CLK final:inst1|y_present[9] final:inst1|Equal19~0 final:inst1|Equal13~0 final:inst1|Equal15~0 final:inst1|Equal15~1 final:inst1|input_select[1]~63 final:inst1|input_select[1]~63clkctrl final:inst1|reset } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.732 ns" { CLK {} CLK~combout {} final:inst1|y_present[9] {} final:inst1|Equal19~0 {} final:inst1|Equal13~0 {} final:inst1|Equal15~0 {} final:inst1|Equal15~1 {} final:inst1|input_select[1]~63 {} final:inst1|input_select[1]~63clkctrl {} final:inst1|reset {} } { 0.000ns 0.000ns 2.783ns 0.331ns 0.264ns 0.682ns 1.254ns 0.777ns 1.602ns 1.557ns } { 0.000ns 0.989ns 0.787ns 0.398ns 0.150ns 0.420ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.052 ns" { MOP[0] final:inst1|Equal20~0 final:inst1|reset~7 final:inst1|reset } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.052 ns" { MOP[0] {} MOP[0]~combout {} final:inst1|Equal20~0 {} final:inst1|reset~7 {} final:inst1|reset {} } { 0.000ns 0.000ns 1.376ns 0.267ns 0.449ns } { 0.000ns 0.810ns 0.275ns 0.438ns 0.437ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 00:58:09 2011 " "Info: Processing ended: Mon May 23 00:58:09 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
