
module divider64fp(clk,ce,rdy,a,b,result);

  input  clk;
  input  ce;
  output rdy;
  input  [(-1)+64:0] a;
  input  [(-1)+64:0] b;
  output [(-1)+64:0] result;


endmodule

