# Computer System

## Computer Organization

计组实验

### Content structure

* labs
  - [x] `lab1-c2riscv` (assembly)
  - [x] `lab2-dec2hex` (assembly)
  - [x] `lab3-booth` (verilog)
  - [ ] `lab4-cache` (verilog)

## CSAPP

正在学，只做了教材练习和实验

### Content structure

* labs

  - [x] ch2-data

  * [x] ch3-bomb
  * [x] ch3-attack
  * [ ] ch4-arch
  * [ ] ch4-cache

* notes.md

## Logic Design

当前包括数字逻辑课件、作业和实验，及Verilog练习

### Content structure

* Course
* Homework
* Experiment
* Verilog_HDLBits

### Experiment

![Exp_List](assets/Exp_List.png)

* 开发板

  xc7a100tfgg484c-1

  通用约束文件.xdc见Exp_Packages下Exp_General.xdc，部分语句需要删除或修改

* .7z 文件是打包的工程文件夹和废弃的代码等，用于存档
