Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Nov 18 22:47:59 2020
| Host         : CASAV running 64-bit major release  (build 9200)
| Command      : report_incremental_reuse -file fpga2_incremental_reuse_routed.rpt
| Design       : fpga2
| Device       : xc7a200t
| Design State : Fully Routed
--------------------------------------------------------------------------------------

Incremental Implementation Information

Table of Contents
-----------------
1. Incremental Flow Summary
2. Reuse Summary
3. Reference Checkpoint Information
4. Comparison with Reference Run
5. Optimization Comparison With Reference Run
5.1 iphys_opt_replay Optimizations
5.2 QoR Suggestion Optimizations
6. Command Comparison with Reference Run
6.1 Reference:
6.2 Incremental:
7. Non Reuse Information

1. Incremental Flow Summary
---------------------------

+-----------------------+------------------+
|    Flow Information   |       Value      |
+-----------------------+------------------+
| Synthesis Flow        |          Default |
| Auto Incremental      |              Yes |
| Incremental Directive | RuntimeOptimized |
| Reuse mode            |             High |
| Target WNS            |              0.0 |
| QoR Suggestions       |                0 |
+-----------------------+------------------+


2. Reuse Summary
----------------

+-------+------------------------------+------------------------------------+----------------------------+--------------------+-------+
|  Type | Matched % (of Initial Total) | Initial Reuse % (of Initial Total) | Current Reuse % (of Total) | Fixed % (of Total) | Total |
+-------+------------------------------+------------------------------------+----------------------------+--------------------+-------+
| Cells |                        99.59 |                              99.89 |                      99.81 |               0.88 |  6660 |
| Nets  |                        99.94 |                              99.68 |                      99.38 |               0.00 |  5335 |
| Pins  |                            - |                              99.71 |                      94.61 |                  - | 25312 |
| Ports |                       100.00 |                             100.00 |                     100.00 |             100.00 |    46 |
+-------+------------------------------+------------------------------------+----------------------------+--------------------+-------+
* Reused % can exceed matched % when unmatched cells take their placement directly from other cells that have been matched


3. Reference Checkpoint Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/utils_1/imports/impl_1/fpga2_routed.dcp |
+----------------+-------------------------------------------------------------------------------------------------+


+--------------------------------+----------------------------+
|         DCP Information        |            Value           |
+--------------------------------+----------------------------+
| Vivado Version                 |                   2020.1.1 |
| DCP State                      |                 POST_ROUTE |
| Recorded WNS                   |                      0.175 |
| Recorded WHS                   |                      0.027 |
| Reference Speed File Version   | PRODUCTION 1.23 2018-06-13 |
| Incremental Speed File Version | PRODUCTION 1.23 2018-06-13 |
+--------------------------------+----------------------------+
* Recorded WNS/WHS timing numbers are estimated timing numbers. They may vary slightly from sign-off timing numbers.


4. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:02 |       00:02 |       00:02 |       00:02 |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| place_design    |       0.176 |       0.176 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| phys_opt_design |             |             |             |             |             |             |
| route_design    |       0.175 |       0.199 |       00:01 |       00:01 |       00:02 |       00:02 |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


5. Optimization Comparison With Reference Run
---------------------------------------------

5.1 iphys_opt_replay Optimizations
----------------------------------

+-------------------------+--------+------------+
| iphys_opt_design replay | Reused | Not Reused |
+-------------------------+--------+------------+


5.2 QoR Suggestion Optimizations
--------------------------------

+-----------------+-------+
| QoR Suggestions | Value |
+-----------------+-------+


6. Command Comparison with Reference Run
----------------------------------------

6.1 Reference:
--------------
synth_design-verilog_define default::[not_specified] -top  fpga2 -part  xc7a200tsbg484-1 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/utils_1/imports/impl_1/fpga2_routed.dcp
place_design
phys_opt_design
route_design

6.2 Incremental:
----------------
synth_design-verilog_define default::[not_specified] -top  fpga2 -part  xc7a200tsbg484-1 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/utils_1/imports/impl_1/fpga2_routed.dcp
place_design
phys_opt_design
route_design

7. Non Reuse Information
------------------------

+------------------------------------------------------+------+
|                         Type                         |   %  |
+------------------------------------------------------+------+
| Non-Reused Cells                                     | 0.18 |
|   New                                                | 0.07 |
|   Discarded illegal placement due to netlist changes | 0.03 |
|   Discarded to improve timing                        | 0.07 |
+------------------------------------------------------+------+


