

================================================================
== Vitis HLS Report for 'operator_2_Pipeline_VITIS_LOOP_506_1'
================================================================
* Date:           Tue Feb  8 15:34:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.587 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_506_1  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%num_res_2_01 = alloca i32 1"   --->   Operation 5 'alloca' 'num_res_2_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_res_2 = alloca i32 1"   --->   Operation 6 'alloca' 'num_res_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%res_p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %res_p"   --->   Operation 8 'read' 'res_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_i1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_i1"   --->   Operation 9 'read' 'sub_i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 2, i2 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_7 = load i2 %i" [../src/ban.cpp:506]   --->   Operation 12 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.44ns)   --->   "%icmp_ln506 = icmp_eq  i2 %i_7, i2 0" [../src/ban.cpp:506]   --->   Operation 14 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %icmp_ln506, void %.split9_ifconv, void %_ZNK3Ban22sum_infinitesimal_realEPff.exit.preheader.exitStub" [../src/ban.cpp:506]   --->   Operation 16 'br' 'br_ln506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%num_res_2_01_load_1 = load i32 %num_res_2_01" [../src/ban.cpp:509]   --->   Operation 17 'load' 'num_res_2_01_load_1' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%num_res_2_load_2 = load i32 %num_res_2" [../src/ban.cpp:509]   --->   Operation 18 'load' 'num_res_2_load_2' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i_7" [../src/ban.cpp:506]   --->   Operation 19 'zext' 'i_cast' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/ban.cpp:506]   --->   Operation 20 'specloopname' 'specloopname_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.99ns)   --->   "%icmp_ln508 = icmp_ult  i32 %i_cast, i32 %sub_i1_read" [../src/ban.cpp:508]   --->   Operation 21 'icmp' 'icmp_ln508' <Predicate = (!icmp_ln506)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.01ns)   --->   "%add_ln509 = add i32 %i_cast, i32 %res_p_read" [../src/ban.cpp:509]   --->   Operation 22 'add' 'add_ln509' <Predicate = (!icmp_ln506)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %add_ln509, i5 0" [../src/ban.cpp:509]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i37 %shl_ln" [../src/ban.cpp:509]   --->   Operation 24 'zext' 'zext_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%add_ln509_1 = add i38 %zext_ln509, i38 32" [../src/ban.cpp:509]   --->   Operation 25 'add' 'add_ln509_1' <Predicate = (!icmp_ln506)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln509_1 = zext i38 %add_ln509_1" [../src/ban.cpp:509]   --->   Operation 26 'zext' 'zext_ln509_1' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%add_ln509_2 = add i38 %zext_ln509, i38 64" [../src/ban.cpp:509]   --->   Operation 27 'add' 'add_ln509_2' <Predicate = (!icmp_ln506)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node sub_ln509)   --->   "%zext_ln509_2 = zext i38 %add_ln509_2" [../src/ban.cpp:509]   --->   Operation 28 'zext' 'zext_ln509_2' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node sub_ln509)   --->   "%shl_ln509 = shl i128 1, i128 %zext_ln509_2" [../src/ban.cpp:509]   --->   Operation 29 'shl' 'shl_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i38.i32.i32, i38 %add_ln509_2, i32 7, i32 37" [../src/ban.cpp:509]   --->   Operation 30 'partselect' 'tmp' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.99ns)   --->   "%icmp_ln509 = icmp_ne  i31 %tmp, i31 0" [../src/ban.cpp:509]   --->   Operation 31 'icmp' 'icmp_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node sub_ln509)   --->   "%select_ln509 = select i1 %icmp_ln509, i128 0, i128 %shl_ln509" [../src/ban.cpp:509]   --->   Operation 32 'select' 'select_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node sub_ln509)   --->   "%shl_ln509_1 = shl i128 1, i128 %zext_ln509_1" [../src/ban.cpp:509]   --->   Operation 33 'shl' 'shl_ln509_1' <Predicate = (!icmp_ln506)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln509 = sub i128 %select_ln509, i128 %shl_ln509_1" [../src/ban.cpp:509]   --->   Operation 34 'sub' 'sub_ln509' <Predicate = (!icmp_ln506)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node num_res_1)   --->   "%and_ln509 = and i128 %sub_ln509, i128 %p_read" [../src/ban.cpp:509]   --->   Operation 35 'and' 'and_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node num_res_1)   --->   "%lshr_ln509 = lshr i128 %and_ln509, i128 %zext_ln509_1" [../src/ban.cpp:509]   --->   Operation 36 'lshr' 'lshr_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node num_res_1)   --->   "%trunc_ln509 = trunc i128 %lshr_ln509" [../src/ban.cpp:509]   --->   Operation 37 'trunc' 'trunc_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node num_res_1)   --->   "%bitcast_ln509 = bitcast i32 %trunc_ln509" [../src/ban.cpp:509]   --->   Operation 38 'bitcast' 'bitcast_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.51ns) (out node of the LUT)   --->   "%num_res_1 = select i1 %icmp_ln508, i32 0, i32 %bitcast_ln509" [../src/ban.cpp:508]   --->   Operation 39 'select' 'num_res_1' <Predicate = (!icmp_ln506)> <Delay = 1.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.44ns)   --->   "%icmp_ln509_1 = icmp_eq  i2 %i_7, i2 1" [../src/ban.cpp:509]   --->   Operation 40 'icmp' 'icmp_ln509_1' <Predicate = (!icmp_ln506)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.44ns)   --->   "%num_res_2_6 = select i1 %icmp_ln509_1, i32 %num_res_1, i32 %num_res_2_load_2" [../src/ban.cpp:509]   --->   Operation 41 'select' 'num_res_2_6' <Predicate = (!icmp_ln506)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.44ns)   --->   "%num_res_2_7 = select i1 %icmp_ln509_1, i32 %num_res_2_01_load_1, i32 %num_res_1" [../src/ban.cpp:509]   --->   Operation 42 'select' 'num_res_2_7' <Predicate = (!icmp_ln506)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.54ns)   --->   "%add_ln506 = add i2 %i_7, i2 3" [../src/ban.cpp:506]   --->   Operation 43 'add' 'add_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %num_res_2_6, i32 %num_res_2" [../src/ban.cpp:509]   --->   Operation 44 'store' 'store_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %num_res_2_7, i32 %num_res_2_01" [../src/ban.cpp:509]   --->   Operation 45 'store' 'store_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln506 = store i2 %add_ln506, i2 %i" [../src/ban.cpp:506]   --->   Operation 46 'store' 'store_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%num_res_2_01_load = load i32 %num_res_2_01"   --->   Operation 48 'load' 'num_res_2_01_load' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%num_res_2_load = load i32 %num_res_2"   --->   Operation 49 'load' 'num_res_2_load' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_1_02_out, i32 %num_res_2_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_2_01_out, i32 %num_res_2_01_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln506)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_i1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_res_2_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 01]
num_res_2_01        (alloca           ) [ 01]
num_res_2           (alloca           ) [ 01]
p_read              (read             ) [ 00]
res_p_read          (read             ) [ 00]
sub_i1_read         (read             ) [ 00]
store_ln0           (store            ) [ 00]
br_ln0              (br               ) [ 00]
i_7                 (load             ) [ 00]
specpipeline_ln0    (specpipeline     ) [ 00]
icmp_ln506          (icmp             ) [ 01]
empty               (speclooptripcount) [ 00]
br_ln506            (br               ) [ 00]
num_res_2_01_load_1 (load             ) [ 00]
num_res_2_load_2    (load             ) [ 00]
i_cast              (zext             ) [ 00]
specloopname_ln506  (specloopname     ) [ 00]
icmp_ln508          (icmp             ) [ 00]
add_ln509           (add              ) [ 00]
shl_ln              (bitconcatenate   ) [ 00]
zext_ln509          (zext             ) [ 00]
add_ln509_1         (add              ) [ 00]
zext_ln509_1        (zext             ) [ 00]
add_ln509_2         (add              ) [ 00]
zext_ln509_2        (zext             ) [ 00]
shl_ln509           (shl              ) [ 00]
tmp                 (partselect       ) [ 00]
icmp_ln509          (icmp             ) [ 00]
select_ln509        (select           ) [ 00]
shl_ln509_1         (shl              ) [ 00]
sub_ln509           (sub              ) [ 00]
and_ln509           (and              ) [ 00]
lshr_ln509          (lshr             ) [ 00]
trunc_ln509         (trunc            ) [ 00]
bitcast_ln509       (bitcast          ) [ 00]
num_res_1           (select           ) [ 00]
icmp_ln509_1        (icmp             ) [ 00]
num_res_2_6         (select           ) [ 00]
num_res_2_7         (select           ) [ 00]
add_ln506           (add              ) [ 00]
store_ln509         (store            ) [ 00]
store_ln509         (store            ) [ 00]
store_ln506         (store            ) [ 00]
br_ln0              (br               ) [ 00]
num_res_2_01_load   (load             ) [ 00]
num_res_2_load      (load             ) [ 00]
write_ln0           (write            ) [ 00]
write_ln0           (write            ) [ 00]
ret_ln0             (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_p">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_p"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_res_1_02_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_res_2_01_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_2_01_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="num_res_2_01_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_01/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="num_res_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="res_p_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_p_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sub_i1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i1_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln0_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="2" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_7_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln506_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln506/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="num_res_2_01_load_1_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_01_load_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="num_res_2_load_2_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_load_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln508_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln508/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln509_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln509/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="shl_ln_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="37" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln509_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="37" slack="0"/>
<pin id="154" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln509/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln509_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="37" slack="0"/>
<pin id="158" dir="0" index="1" bw="7" slack="0"/>
<pin id="159" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln509_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln509_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="38" slack="0"/>
<pin id="164" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln509_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln509_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="37" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln509_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln509_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="38" slack="0"/>
<pin id="174" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln509_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shl_ln509_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="38" slack="0"/>
<pin id="179" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln509/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="0" index="1" bw="38" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="7" slack="0"/>
<pin id="187" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln509_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="31" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln509/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln509_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="128" slack="0"/>
<pin id="202" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln509/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln509_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="38" slack="0"/>
<pin id="209" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln509_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sub_ln509_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="128" slack="0"/>
<pin id="214" dir="0" index="1" bw="128" slack="0"/>
<pin id="215" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln509/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="and_ln509_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="128" slack="0"/>
<pin id="220" dir="0" index="1" bw="128" slack="0"/>
<pin id="221" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln509/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="lshr_ln509_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="128" slack="0"/>
<pin id="226" dir="0" index="1" bw="38" slack="0"/>
<pin id="227" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln509/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln509_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="128" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln509/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bitcast_ln509_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln509/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="num_res_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln509_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln509_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="num_res_2_6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_2_6/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="num_res_2_7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_res_2_7/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln506_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln509_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln509/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln509_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln509/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln506_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="0" index="1" bw="2" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln506/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="num_res_2_01_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_01_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="num_res_2_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_load/1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="304" class="1005" name="num_res_2_01_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_res_2_01 "/>
</bind>
</comp>

<comp id="311" class="1005" name="num_res_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_res_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="62" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="88" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="128" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="82" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="152" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="166" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="176" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="162" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="198" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="76" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="162" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="132" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="113" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="238" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="125" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="246" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="122" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="238" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="113" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="252" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="260" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="268" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="300"><net_src comp="64" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="307"><net_src comp="68" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="314"><net_src comp="72" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="293" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: num_res_1_02_out | {1 }
	Port: num_res_2_01_out | {1 }
 - Input state : 
	Port: operator+.2_Pipeline_VITIS_LOOP_506_1 : sub_i1 | {1 }
	Port: operator+.2_Pipeline_VITIS_LOOP_506_1 : res_p | {1 }
	Port: operator+.2_Pipeline_VITIS_LOOP_506_1 : p_read13 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln506 : 2
		br_ln506 : 3
		num_res_2_01_load_1 : 1
		num_res_2_load_2 : 1
		i_cast : 2
		icmp_ln508 : 3
		add_ln509 : 3
		shl_ln : 4
		zext_ln509 : 5
		add_ln509_1 : 6
		zext_ln509_1 : 7
		add_ln509_2 : 6
		zext_ln509_2 : 7
		shl_ln509 : 8
		tmp : 7
		icmp_ln509 : 8
		select_ln509 : 9
		shl_ln509_1 : 8
		sub_ln509 : 10
		and_ln509 : 11
		lshr_ln509 : 11
		trunc_ln509 : 12
		bitcast_ln509 : 13
		num_res_1 : 14
		icmp_ln509_1 : 2
		num_res_2_6 : 15
		num_res_2_7 : 15
		add_ln506 : 2
		store_ln509 : 16
		store_ln509 : 16
		store_ln506 : 3
		num_res_2_01_load : 1
		num_res_2_load : 1
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   lshr   |    lshr_ln509_fu_224   |    0    |   423   |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln509_fu_176    |    0    |   125   |
|          |   shl_ln509_1_fu_206   |    0    |   125   |
|----------|------------------------|---------|---------|
|          |   select_ln509_fu_198  |    0    |   107   |
|  select  |    num_res_1_fu_238    |    0    |    32   |
|          |   num_res_2_6_fu_252   |    0    |    32   |
|          |   num_res_2_7_fu_260   |    0    |    32   |
|----------|------------------------|---------|---------|
|          |    add_ln509_fu_138    |    0    |    39   |
|    add   |   add_ln509_1_fu_156   |    0    |    44   |
|          |   add_ln509_2_fu_166   |    0    |    44   |
|          |    add_ln506_fu_268    |    0    |    9    |
|----------|------------------------|---------|---------|
|    sub   |    sub_ln509_fu_212    |    0    |   135   |
|----------|------------------------|---------|---------|
|    and   |    and_ln509_fu_218    |    0    |   128   |
|----------|------------------------|---------|---------|
|          |    icmp_ln506_fu_116   |    0    |    8    |
|   icmp   |    icmp_ln508_fu_132   |    0    |    20   |
|          |    icmp_ln509_fu_192   |    0    |    19   |
|          |   icmp_ln509_1_fu_246  |    0    |    8    |
|----------|------------------------|---------|---------|
|          |    p_read_read_fu_76   |    0    |    0    |
|   read   |  res_p_read_read_fu_82 |    0    |    0    |
|          | sub_i1_read_read_fu_88 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |  write_ln0_write_fu_94 |    0    |    0    |
|          | write_ln0_write_fu_101 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      i_cast_fu_128     |    0    |    0    |
|   zext   |    zext_ln509_fu_152   |    0    |    0    |
|          |   zext_ln509_1_fu_162  |    0    |    0    |
|          |   zext_ln509_2_fu_172  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_144     |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|       tmp_fu_182       |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln509_fu_230   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   1330  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_297     |    2   |
|num_res_2_01_reg_304|   32   |
|  num_res_2_reg_311 |   32   |
+--------------------+--------+
|        Total       |   66   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1330  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   66   |    -   |
+-----------+--------+--------+
|   Total   |   66   |  1330  |
+-----------+--------+--------+
