Loading plugins phase: Elapsed time ==> 0s.230ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\BLE_Battery_Level01.cyprj -d CY8C4247LQI-BL483 -s C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.434ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.113ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BLE_Battery_Level01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\BLE_Battery_Level01.cyprj -dcpsoc3 BLE_Battery_Level01.v -verilog
======================================================================

======================================================================
Compiling:  BLE_Battery_Level01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\BLE_Battery_Level01.cyprj -dcpsoc3 BLE_Battery_Level01.v -verilog
======================================================================

======================================================================
Compiling:  BLE_Battery_Level01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\BLE_Battery_Level01.cyprj -dcpsoc3 -verilog BLE_Battery_Level01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jan 29 12:59:13 2015


======================================================================
Compiling:  BLE_Battery_Level01.v
Program  :   vpp
Options  :    -yv2 -q10 BLE_Battery_Level01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jan 29 12:59:13 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BLE_Battery_Level01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BLE_Battery_Level01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\BLE_Battery_Level01.cyprj -dcpsoc3 -verilog BLE_Battery_Level01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jan 29 12:59:14 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\codegentemp\BLE_Battery_Level01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\codegentemp\BLE_Battery_Level01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  BLE_Battery_Level01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\BLE_Battery_Level01.cyprj -dcpsoc3 -verilog BLE_Battery_Level01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jan 29 12:59:16 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\codegentemp\BLE_Battery_Level01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\codegentemp\BLE_Battery_Level01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR:Net_3125\
	\ADC_SAR:Net_3126\
	\UART_DEB:Net_452\
	\UART_DEB:Net_682\
	\UART_DEB:uncfg_rx_irq\
	\UART_DEB:Net_754\
	\UART_DEB:Net_767\
	\UART_DEB:Net_547\
	\UART_DEB:Net_891\
	\UART_DEB:Net_474\
	\UART_DEB:Net_899\
	\PWM_GREEN:PWMUDB:km_run\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode2_2\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode2_1\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode2_0\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode1_2\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode1_1\
	\PWM_GREEN:PWMUDB:ctrl_cmpmode1_0\
	\PWM_GREEN:PWMUDB:capt_rising\
	\PWM_GREEN:PWMUDB:capt_falling\
	\PWM_GREEN:PWMUDB:trig_rise\
	\PWM_GREEN:PWMUDB:trig_fall\
	\PWM_GREEN:PWMUDB:sc_kill\
	\PWM_GREEN:PWMUDB:min_kill\
	\PWM_GREEN:PWMUDB:db_tc\
	\PWM_GREEN:PWMUDB:dith_sel\
	\PWM_GREEN:PWMUDB:compare2\
	Net_1239
	Net_1240
	Net_1241
	\PWM_GREEN:PWMUDB:cmp2\
	\PWM_GREEN:PWMUDB:MODULE_1:b_31\
	\PWM_GREEN:PWMUDB:MODULE_1:b_30\
	\PWM_GREEN:PWMUDB:MODULE_1:b_29\
	\PWM_GREEN:PWMUDB:MODULE_1:b_28\
	\PWM_GREEN:PWMUDB:MODULE_1:b_27\
	\PWM_GREEN:PWMUDB:MODULE_1:b_26\
	\PWM_GREEN:PWMUDB:MODULE_1:b_25\
	\PWM_GREEN:PWMUDB:MODULE_1:b_24\
	\PWM_GREEN:PWMUDB:MODULE_1:b_23\
	\PWM_GREEN:PWMUDB:MODULE_1:b_22\
	\PWM_GREEN:PWMUDB:MODULE_1:b_21\
	\PWM_GREEN:PWMUDB:MODULE_1:b_20\
	\PWM_GREEN:PWMUDB:MODULE_1:b_19\
	\PWM_GREEN:PWMUDB:MODULE_1:b_18\
	\PWM_GREEN:PWMUDB:MODULE_1:b_17\
	\PWM_GREEN:PWMUDB:MODULE_1:b_16\
	\PWM_GREEN:PWMUDB:MODULE_1:b_15\
	\PWM_GREEN:PWMUDB:MODULE_1:b_14\
	\PWM_GREEN:PWMUDB:MODULE_1:b_13\
	\PWM_GREEN:PWMUDB:MODULE_1:b_12\
	\PWM_GREEN:PWMUDB:MODULE_1:b_11\
	\PWM_GREEN:PWMUDB:MODULE_1:b_10\
	\PWM_GREEN:PWMUDB:MODULE_1:b_9\
	\PWM_GREEN:PWMUDB:MODULE_1:b_8\
	\PWM_GREEN:PWMUDB:MODULE_1:b_7\
	\PWM_GREEN:PWMUDB:MODULE_1:b_6\
	\PWM_GREEN:PWMUDB:MODULE_1:b_5\
	\PWM_GREEN:PWMUDB:MODULE_1:b_4\
	\PWM_GREEN:PWMUDB:MODULE_1:b_3\
	\PWM_GREEN:PWMUDB:MODULE_1:b_2\
	\PWM_GREEN:PWMUDB:MODULE_1:b_1\
	\PWM_GREEN:PWMUDB:MODULE_1:b_0\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_GREEN:Net_139\
	\PWM_GREEN:Net_138\
	\PWM_GREEN:Net_183\
	\PWM_GREEN:Net_181\
	\PWM_IR_AND_RED:PWMUDB:km_run\
	\PWM_IR_AND_RED:PWMUDB:ctrl_cmpmode2_2\
	\PWM_IR_AND_RED:PWMUDB:ctrl_cmpmode2_1\
	\PWM_IR_AND_RED:PWMUDB:ctrl_cmpmode2_0\
	\PWM_IR_AND_RED:PWMUDB:ctrl_cmpmode1_2\
	\PWM_IR_AND_RED:PWMUDB:ctrl_cmpmode1_1\
	\PWM_IR_AND_RED:PWMUDB:ctrl_cmpmode1_0\
	\PWM_IR_AND_RED:PWMUDB:capt_rising\
	\PWM_IR_AND_RED:PWMUDB:capt_falling\
	\PWM_IR_AND_RED:PWMUDB:trig_rise\
	\PWM_IR_AND_RED:PWMUDB:trig_fall\
	\PWM_IR_AND_RED:PWMUDB:sc_kill\
	\PWM_IR_AND_RED:PWMUDB:min_kill\
	\PWM_IR_AND_RED:PWMUDB:db_tc\
	\PWM_IR_AND_RED:PWMUDB:dith_sel\
	Net_1251
	Net_1258
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_31\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_30\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_29\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_28\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_27\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_26\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_25\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_24\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_23\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_22\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_21\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_20\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_19\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_18\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_17\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_16\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_15\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_14\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_13\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_12\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_11\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_10\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_9\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_8\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_7\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_6\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_5\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_4\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_3\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_2\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_1\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:b_0\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_IR_AND_RED:Net_139\
	\PWM_IR_AND_RED:Net_138\
	\PWM_IR_AND_RED:Net_183\
	\PWM_IR_AND_RED:Net_181\
	\PWM_NIR1:PWMUDB:km_run\
	\PWM_NIR1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_NIR1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_NIR1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_NIR1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_NIR1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_NIR1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_NIR1:PWMUDB:capt_rising\
	\PWM_NIR1:PWMUDB:capt_falling\
	\PWM_NIR1:PWMUDB:trig_rise\
	\PWM_NIR1:PWMUDB:trig_fall\
	\PWM_NIR1:PWMUDB:sc_kill\
	\PWM_NIR1:PWMUDB:min_kill\
	\PWM_NIR1:PWMUDB:db_tc\
	\PWM_NIR1:PWMUDB:dith_sel\
	Net_1262
	Net_1269
	\PWM_NIR1:PWMUDB:MODULE_3:b_31\
	\PWM_NIR1:PWMUDB:MODULE_3:b_30\
	\PWM_NIR1:PWMUDB:MODULE_3:b_29\
	\PWM_NIR1:PWMUDB:MODULE_3:b_28\
	\PWM_NIR1:PWMUDB:MODULE_3:b_27\
	\PWM_NIR1:PWMUDB:MODULE_3:b_26\
	\PWM_NIR1:PWMUDB:MODULE_3:b_25\
	\PWM_NIR1:PWMUDB:MODULE_3:b_24\
	\PWM_NIR1:PWMUDB:MODULE_3:b_23\
	\PWM_NIR1:PWMUDB:MODULE_3:b_22\
	\PWM_NIR1:PWMUDB:MODULE_3:b_21\
	\PWM_NIR1:PWMUDB:MODULE_3:b_20\
	\PWM_NIR1:PWMUDB:MODULE_3:b_19\
	\PWM_NIR1:PWMUDB:MODULE_3:b_18\
	\PWM_NIR1:PWMUDB:MODULE_3:b_17\
	\PWM_NIR1:PWMUDB:MODULE_3:b_16\
	\PWM_NIR1:PWMUDB:MODULE_3:b_15\
	\PWM_NIR1:PWMUDB:MODULE_3:b_14\
	\PWM_NIR1:PWMUDB:MODULE_3:b_13\
	\PWM_NIR1:PWMUDB:MODULE_3:b_12\
	\PWM_NIR1:PWMUDB:MODULE_3:b_11\
	\PWM_NIR1:PWMUDB:MODULE_3:b_10\
	\PWM_NIR1:PWMUDB:MODULE_3:b_9\
	\PWM_NIR1:PWMUDB:MODULE_3:b_8\
	\PWM_NIR1:PWMUDB:MODULE_3:b_7\
	\PWM_NIR1:PWMUDB:MODULE_3:b_6\
	\PWM_NIR1:PWMUDB:MODULE_3:b_5\
	\PWM_NIR1:PWMUDB:MODULE_3:b_4\
	\PWM_NIR1:PWMUDB:MODULE_3:b_3\
	\PWM_NIR1:PWMUDB:MODULE_3:b_2\
	\PWM_NIR1:PWMUDB:MODULE_3:b_1\
	\PWM_NIR1:PWMUDB:MODULE_3:b_0\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_NIR1:Net_139\
	\PWM_NIR1:Net_138\
	\PWM_NIR1:Net_183\
	\PWM_NIR1:Net_181\

    Synthesized names
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 404 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__GA_SENSORP_net_0
Aliasing \ADC_SAR:Net_3107\ to zero
Aliasing \ADC_SAR:Net_3106\ to zero
Aliasing \ADC_SAR:Net_3105\ to zero
Aliasing \ADC_SAR:Net_3104\ to zero
Aliasing \ADC_SAR:Net_3103\ to zero
Aliasing \ADC_SAR:Net_3207_1\ to zero
Aliasing \ADC_SAR:Net_3207_0\ to zero
Aliasing \ADC_SAR:Net_3235\ to zero
Aliasing tmpOE__GA_SENSORN_net_0 to tmpOE__GA_SENSORP_net_0
Aliasing tmpOE__IR_DRIVE_net_0 to tmpOE__GA_SENSORP_net_0
Aliasing tmpOE__NIR_DRIVE1_net_0 to tmpOE__GA_SENSORP_net_0
Aliasing \UART_DEB:Net_459\ to zero
Aliasing \UART_DEB:Net_676\ to zero
Aliasing \UART_DEB:Net_245\ to zero
Aliasing \UART_DEB:Net_416\ to zero
Aliasing \UART_DEB:tmpOE__tx_net_0\ to tmpOE__GA_SENSORP_net_0
Aliasing \UART_DEB:tmpOE__rx_net_0\ to tmpOE__GA_SENSORP_net_0
Aliasing \UART_DEB:Net_747\ to zero
Aliasing \PWM_GREEN:Net_180\ to zero
Aliasing \PWM_GREEN:PWMUDB:hwCapture\ to zero
Aliasing \PWM_GREEN:Net_178\ to zero
Aliasing \PWM_GREEN:PWMUDB:trig_out\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_GREEN:Net_186\ to zero
Aliasing \PWM_GREEN:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_GREEN:Net_179\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_GREEN:PWMUDB:ltch_kill_reg\\R\ to \PWM_GREEN:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GREEN:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_GREEN:PWMUDB:km_tc\ to zero
Aliasing \PWM_GREEN:PWMUDB:min_kill_reg\\R\ to \PWM_GREEN:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GREEN:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_GREEN:PWMUDB:final_kill\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_GREEN:PWMUDB:dith_count_1\\R\ to \PWM_GREEN:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GREEN:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_GREEN:PWMUDB:dith_count_0\\R\ to \PWM_GREEN:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GREEN:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_GREEN:PWMUDB:cs_addr_0\ to \PWM_GREEN:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GREEN:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_GREEN:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_IR_AND_RED:Net_68\ to \PWM_GREEN:Net_68\
Aliasing \PWM_IR_AND_RED:Net_180\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:hwCapture\ to zero
Aliasing \PWM_IR_AND_RED:Net_178\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:trig_out\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_IR_AND_RED:Net_186\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_IR_AND_RED:Net_179\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_IR_AND_RED:PWMUDB:ltch_kill_reg\\R\ to \PWM_IR_AND_RED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR_AND_RED:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:km_tc\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:min_kill_reg\\R\ to \PWM_IR_AND_RED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR_AND_RED:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:final_kill\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_IR_AND_RED:PWMUDB:dith_count_1\\R\ to \PWM_IR_AND_RED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR_AND_RED:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:dith_count_0\\R\ to \PWM_IR_AND_RED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR_AND_RED:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:cs_addr_0\ to \PWM_IR_AND_RED:PWMUDB:runmode_enable\\R\
Aliasing \PWM_IR_AND_RED:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GA_SENSORP_net_0
Aliasing tmpOE__NIR_DRIVE2_net_0 to tmpOE__GA_SENSORP_net_0
Aliasing tmpOE__GREEN_DRIVE_net_0 to tmpOE__GA_SENSORP_net_0
Aliasing tmpOE__GA_SENSOR_OUT_net_0 to tmpOE__GA_SENSORP_net_0
Aliasing tmpOE__RED_DRIVE_net_0 to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_NIR1:Net_68\ to \PWM_GREEN:Net_68\
Aliasing \PWM_NIR1:Net_180\ to zero
Aliasing \PWM_NIR1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_NIR1:Net_178\ to zero
Aliasing \PWM_NIR1:PWMUDB:trig_out\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_NIR1:Net_186\ to zero
Aliasing \PWM_NIR1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_NIR1:Net_179\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_NIR1:PWMUDB:ltch_kill_reg\\R\ to \PWM_NIR1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_NIR1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_NIR1:PWMUDB:km_tc\ to zero
Aliasing \PWM_NIR1:PWMUDB:min_kill_reg\\R\ to \PWM_NIR1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_NIR1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_NIR1:PWMUDB:final_kill\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_NIR1:PWMUDB:dith_count_1\\R\ to \PWM_NIR1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_NIR1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_NIR1:PWMUDB:dith_count_0\\R\ to \PWM_NIR1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_NIR1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_NIR1:PWMUDB:cs_addr_0\ to \PWM_NIR1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_NIR1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GA_SENSORP_net_0
Aliasing tmpOE__ADC_IN_net_0 to tmpOE__GA_SENSORP_net_0
Removing Lhs of wire one[7] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \ADC_SAR:Net_3107\[80] = zero[2]
Removing Lhs of wire \ADC_SAR:Net_3106\[81] = zero[2]
Removing Lhs of wire \ADC_SAR:Net_3105\[82] = zero[2]
Removing Lhs of wire \ADC_SAR:Net_3104\[83] = zero[2]
Removing Lhs of wire \ADC_SAR:Net_3103\[84] = zero[2]
Removing Lhs of wire \ADC_SAR:Net_17\[126] = \ADC_SAR:Net_1845\[11]
Removing Lhs of wire \ADC_SAR:Net_3207_1\[148] = zero[2]
Removing Lhs of wire \ADC_SAR:Net_3207_0\[149] = zero[2]
Removing Lhs of wire \ADC_SAR:Net_3235\[150] = zero[2]
Removing Lhs of wire tmpOE__GA_SENSORN_net_0[219] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire tmpOE__IR_DRIVE_net_0[227] = tmpOE__GA_SENSORP_net_0[1]
Removing Rhs of wire Net_3730[228] = \PWM_IR_AND_RED:PWMUDB:pwm2_i_reg\[714]
Removing Lhs of wire tmpOE__NIR_DRIVE1_net_0[234] = tmpOE__GA_SENSORP_net_0[1]
Removing Rhs of wire Net_4591[235] = \PWM_NIR1:PWMUDB:pwm1_i_reg\[1066]
Removing Lhs of wire \UART_DEB:Net_459\[242] = zero[2]
Removing Lhs of wire \UART_DEB:Net_652\[243] = zero[2]
Removing Lhs of wire \UART_DEB:Net_676\[245] = zero[2]
Removing Lhs of wire \UART_DEB:Net_245\[246] = zero[2]
Removing Lhs of wire \UART_DEB:Net_416\[247] = zero[2]
Removing Rhs of wire \UART_DEB:Net_654\[248] = \UART_DEB:Net_379\[249]
Removing Lhs of wire \UART_DEB:SCBclock\[252] = \UART_DEB:Net_847\[241]
Removing Lhs of wire \UART_DEB:Net_653\[253] = zero[2]
Removing Lhs of wire \UART_DEB:Net_909\[254] = zero[2]
Removing Lhs of wire \UART_DEB:Net_663\[255] = zero[2]
Removing Lhs of wire \UART_DEB:tmpOE__tx_net_0\[257] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \UART_DEB:tmpOE__rx_net_0\[268] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \UART_DEB:Net_739\[272] = zero[2]
Removing Lhs of wire \UART_DEB:Net_747\[273] = zero[2]
Removing Lhs of wire \PWM_GREEN:Net_68\[301] = Net_1214[297]
Removing Lhs of wire \PWM_GREEN:PWMUDB:ctrl_enable\[312] = \PWM_GREEN:PWMUDB:control_7\[304]
Removing Lhs of wire \PWM_GREEN:Net_180\[320] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:hwCapture\[323] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:hwEnable\[324] = \PWM_GREEN:PWMUDB:control_7\[304]
Removing Lhs of wire \PWM_GREEN:Net_178\[326] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:trig_out\[329] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:runmode_enable\\R\[331] = zero[2]
Removing Lhs of wire \PWM_GREEN:Net_186\[332] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:runmode_enable\\S\[333] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:final_enable\[334] = \PWM_GREEN:PWMUDB:runmode_enable\[330]
Removing Lhs of wire \PWM_GREEN:Net_179\[337] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:ltch_kill_reg\\R\[339] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:ltch_kill_reg\\S\[340] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:km_tc\[341] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:min_kill_reg\\R\[342] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:min_kill_reg\\S\[343] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:final_kill\[346] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_1\[349] = \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_1\[567]
Removing Lhs of wire \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_1_0\[351] = \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_0\[568]
Removing Lhs of wire \PWM_GREEN:PWMUDB:dith_count_1\\R\[352] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:dith_count_1\\S\[353] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:dith_count_0\\R\[354] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:dith_count_0\\S\[355] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:cs_addr_2\[357] = \PWM_GREEN:PWMUDB:tc_i\[336]
Removing Lhs of wire \PWM_GREEN:PWMUDB:cs_addr_1\[358] = \PWM_GREEN:PWMUDB:runmode_enable\[330]
Removing Lhs of wire \PWM_GREEN:PWMUDB:cs_addr_0\[359] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:compare1\[393] = \PWM_GREEN:PWMUDB:cmp1_less\[363]
Removing Lhs of wire \PWM_GREEN:PWMUDB:pwm1_i\[398] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:pwm2_i\[400] = zero[2]
Removing Rhs of wire Net_120[403] = \PWM_GREEN:PWMUDB:pwm_i_reg\[395]
Removing Rhs of wire \PWM_GREEN:PWMUDB:pwm_temp\[406] = \PWM_GREEN:PWMUDB:cmp1\[407]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_23\[449] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_22\[450] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_21\[451] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_20\[452] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_19\[453] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_18\[454] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_17\[455] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_16\[456] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_15\[457] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_14\[458] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_13\[459] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_12\[460] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_11\[461] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_10\[462] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_9\[463] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_8\[464] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_7\[465] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_6\[466] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_5\[467] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_4\[468] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_3\[469] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_2\[470] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_1\[471] = \PWM_GREEN:PWMUDB:MODIN1_1\[472]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODIN1_1\[472] = \PWM_GREEN:PWMUDB:dith_count_1\[348]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:a_0\[473] = \PWM_GREEN:PWMUDB:MODIN1_0\[474]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODIN1_0\[474] = \PWM_GREEN:PWMUDB:dith_count_0\[350]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[606] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[607] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_IR_AND_RED:Net_68\[616] = Net_1214[297]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:ctrl_enable\[627] = \PWM_IR_AND_RED:PWMUDB:control_7\[619]
Removing Lhs of wire \PWM_IR_AND_RED:Net_180\[635] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:hwCapture\[638] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:hwEnable\[639] = \PWM_IR_AND_RED:PWMUDB:control_7\[619]
Removing Lhs of wire \PWM_IR_AND_RED:Net_178\[641] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:trig_out\[644] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:runmode_enable\\R\[646] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:Net_186\[647] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:runmode_enable\\S\[648] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:final_enable\[649] = \PWM_IR_AND_RED:PWMUDB:runmode_enable\[645]
Removing Lhs of wire \PWM_IR_AND_RED:Net_179\[652] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:ltch_kill_reg\\R\[654] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:ltch_kill_reg\\S\[655] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:km_tc\[656] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:min_kill_reg\\R\[657] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:min_kill_reg\\S\[658] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:final_kill\[661] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_1\[664] = \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_1\[881]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:add_vi_vv_MODGEN_2_0\[666] = \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_0\[882]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:dith_count_1\\R\[667] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:dith_count_1\\S\[668] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:dith_count_0\\R\[669] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:dith_count_0\\S\[670] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:cs_addr_2\[672] = \PWM_IR_AND_RED:PWMUDB:tc_i\[651]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:cs_addr_1\[673] = \PWM_IR_AND_RED:PWMUDB:runmode_enable\[645]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:cs_addr_0\[674] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:compare1\[708] = \PWM_IR_AND_RED:PWMUDB:cmp1_less\[678]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:compare2\[709] = \PWM_IR_AND_RED:PWMUDB:cmp2_less\[681]
Removing Rhs of wire Net_2654[719] = \PWM_IR_AND_RED:PWMUDB:pwm1_i_reg\[712]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:pwm_temp\[720] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_23\[763] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_22\[764] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_21\[765] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_20\[766] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_19\[767] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_18\[768] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_17\[769] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_16\[770] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_15\[771] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_14\[772] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_13\[773] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_12\[774] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_11\[775] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_10\[776] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_9\[777] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_8\[778] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_7\[779] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_6\[780] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_5\[781] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_4\[782] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_3\[783] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_2\[784] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_1\[785] = \PWM_IR_AND_RED:PWMUDB:MODIN2_1\[786]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODIN2_1\[786] = \PWM_IR_AND_RED:PWMUDB:dith_count_1\[663]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:a_0\[787] = \PWM_IR_AND_RED:PWMUDB:MODIN2_0\[788]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODIN2_0\[788] = \PWM_IR_AND_RED:PWMUDB:dith_count_0\[665]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[920] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[921] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire tmpOE__NIR_DRIVE2_net_0[928] = tmpOE__GA_SENSORP_net_0[1]
Removing Rhs of wire Net_4592[929] = \PWM_NIR1:PWMUDB:pwm2_i_reg\[1068]
Removing Lhs of wire tmpOE__GREEN_DRIVE_net_0[935] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire tmpOE__GA_SENSOR_OUT_net_0[951] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire tmpOE__RED_DRIVE_net_0[962] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_NIR1:Net_68\[970] = Net_1214[297]
Removing Lhs of wire \PWM_NIR1:PWMUDB:ctrl_enable\[981] = \PWM_NIR1:PWMUDB:control_7\[973]
Removing Lhs of wire \PWM_NIR1:Net_180\[989] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:hwCapture\[992] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:hwEnable\[993] = \PWM_NIR1:PWMUDB:control_7\[973]
Removing Lhs of wire \PWM_NIR1:Net_178\[995] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:trig_out\[998] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_NIR1:PWMUDB:runmode_enable\\R\[1000] = zero[2]
Removing Lhs of wire \PWM_NIR1:Net_186\[1001] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:runmode_enable\\S\[1002] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:final_enable\[1003] = \PWM_NIR1:PWMUDB:runmode_enable\[999]
Removing Lhs of wire \PWM_NIR1:Net_179\[1006] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_NIR1:PWMUDB:ltch_kill_reg\\R\[1008] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:ltch_kill_reg\\S\[1009] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:km_tc\[1010] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:min_kill_reg\\R\[1011] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:min_kill_reg\\S\[1012] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:final_kill\[1015] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_1\[1018] = \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_1\[1234]
Removing Lhs of wire \PWM_NIR1:PWMUDB:add_vi_vv_MODGEN_3_0\[1020] = \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_0\[1235]
Removing Lhs of wire \PWM_NIR1:PWMUDB:dith_count_1\\R\[1021] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:dith_count_1\\S\[1022] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:dith_count_0\\R\[1023] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:dith_count_0\\S\[1024] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:cs_addr_2\[1026] = \PWM_NIR1:PWMUDB:tc_i\[1005]
Removing Lhs of wire \PWM_NIR1:PWMUDB:cs_addr_1\[1027] = \PWM_NIR1:PWMUDB:runmode_enable\[999]
Removing Lhs of wire \PWM_NIR1:PWMUDB:cs_addr_0\[1028] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:compare1\[1062] = \PWM_NIR1:PWMUDB:cmp1_less\[1032]
Removing Lhs of wire \PWM_NIR1:PWMUDB:compare2\[1063] = \PWM_NIR1:PWMUDB:cmp2_less\[1035]
Removing Lhs of wire \PWM_NIR1:PWMUDB:pwm_temp\[1073] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_23\[1116] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_22\[1117] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_21\[1118] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_20\[1119] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_19\[1120] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_18\[1121] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_17\[1122] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_16\[1123] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_15\[1124] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_14\[1125] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_13\[1126] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_12\[1127] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_11\[1128] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_10\[1129] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_9\[1130] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_8\[1131] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_7\[1132] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_6\[1133] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_5\[1134] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_4\[1135] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_3\[1136] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_2\[1137] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_1\[1138] = \PWM_NIR1:PWMUDB:MODIN3_1\[1139]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODIN3_1\[1139] = \PWM_NIR1:PWMUDB:dith_count_1\[1017]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:a_0\[1140] = \PWM_NIR1:PWMUDB:MODIN3_0\[1141]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODIN3_0\[1141] = \PWM_NIR1:PWMUDB:dith_count_0\[1019]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1273] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1274] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire tmpOE__ADC_IN_net_0[1281] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:prevCapture\\D\[1287] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:trig_last\\D\[1288] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:pwm_i_reg\\D\[1294] = \PWM_GREEN:PWMUDB:pwm_i\[396]
Removing Lhs of wire \PWM_GREEN:PWMUDB:pwm1_i_reg\\D\[1295] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:pwm2_i_reg\\D\[1296] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:prevCapture\\D\[1299] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:trig_last\\D\[1300] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:pwm_i_reg\\D\[1306] = \PWM_IR_AND_RED:PWMUDB:pwm_i\[711]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:pwm1_i_reg\\D\[1307] = \PWM_IR_AND_RED:PWMUDB:pwm1_i\[713]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:pwm2_i_reg\\D\[1308] = \PWM_IR_AND_RED:PWMUDB:pwm2_i\[715]
Removing Lhs of wire \PWM_NIR1:PWMUDB:prevCapture\\D\[1311] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:trig_last\\D\[1312] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:pwm_i_reg\\D\[1318] = \PWM_NIR1:PWMUDB:pwm_i\[1065]
Removing Lhs of wire \PWM_NIR1:PWMUDB:pwm1_i_reg\\D\[1319] = \PWM_NIR1:PWMUDB:pwm1_i\[1067]
Removing Lhs of wire \PWM_NIR1:PWMUDB:pwm2_i_reg\\D\[1320] = \PWM_NIR1:PWMUDB:pwm2_i\[1069]

------------------------------------------------------
Aliased 0 equations, 227 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__GA_SENSORP_net_0' (cost = 0):
tmpOE__GA_SENSORP_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:pwm_temp\' (cost = 0):
\PWM_GREEN:PWMUDB:pwm_temp\ <= (\PWM_GREEN:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_GREEN:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_GREEN:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_GREEN:PWMUDB:dith_count_1\ and \PWM_GREEN:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:cmp1\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:cmp1\ <= (\PWM_IR_AND_RED:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:cmp2\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:cmp2\ <= (\PWM_IR_AND_RED:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_IR_AND_RED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_IR_AND_RED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_IR_AND_RED:PWMUDB:dith_count_1\ and \PWM_IR_AND_RED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:cmp1\' (cost = 0):
\PWM_NIR1:PWMUDB:cmp1\ <= (\PWM_NIR1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:cmp2\' (cost = 0):
\PWM_NIR1:PWMUDB:cmp2\ <= (\PWM_NIR1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_NIR1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_NIR1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_NIR1:PWMUDB:dith_count_1\ and \PWM_NIR1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_GREEN:PWMUDB:dith_count_0\ and \PWM_GREEN:PWMUDB:dith_count_1\)
	OR (not \PWM_GREEN:PWMUDB:dith_count_1\ and \PWM_GREEN:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_IR_AND_RED:PWMUDB:dith_count_0\ and \PWM_IR_AND_RED:PWMUDB:dith_count_1\)
	OR (not \PWM_IR_AND_RED:PWMUDB:dith_count_1\ and \PWM_IR_AND_RED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_NIR1:PWMUDB:dith_count_0\ and \PWM_NIR1:PWMUDB:dith_count_1\)
	OR (not \PWM_NIR1:PWMUDB:dith_count_1\ and \PWM_NIR1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 76 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_GREEN:PWMUDB:final_capture\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:final_capture\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:pwm_i\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_NIR1:PWMUDB:final_capture\ to zero
Aliasing \PWM_NIR1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_GREEN:PWMUDB:min_kill_reg\\D\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_GREEN:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_IR_AND_RED:PWMUDB:min_kill_reg\\D\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_IR_AND_RED:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_NIR1:PWMUDB:min_kill_reg\\D\ to tmpOE__GA_SENSORP_net_0
Aliasing \PWM_NIR1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GA_SENSORP_net_0
Removing Lhs of wire \PWM_GREEN:PWMUDB:final_capture\[361] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[577] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[587] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[597] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:final_capture\[676] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:pwm_i\[711] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[891] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[901] = zero[2]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[911] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:final_capture\[1030] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:pwm_i\[1065] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1244] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1254] = zero[2]
Removing Lhs of wire \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1264] = zero[2]
Removing Lhs of wire \PWM_GREEN:PWMUDB:min_kill_reg\\D\[1286] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_GREEN:PWMUDB:runmode_enable\\D\[1289] = \PWM_GREEN:PWMUDB:control_7\[304]
Removing Lhs of wire \PWM_GREEN:PWMUDB:ltch_kill_reg\\D\[1291] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:min_kill_reg\\D\[1298] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:runmode_enable\\D\[1301] = \PWM_IR_AND_RED:PWMUDB:control_7\[619]
Removing Lhs of wire \PWM_IR_AND_RED:PWMUDB:ltch_kill_reg\\D\[1303] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_NIR1:PWMUDB:min_kill_reg\\D\[1310] = tmpOE__GA_SENSORP_net_0[1]
Removing Lhs of wire \PWM_NIR1:PWMUDB:runmode_enable\\D\[1313] = \PWM_NIR1:PWMUDB:control_7\[973]
Removing Lhs of wire \PWM_NIR1:PWMUDB:ltch_kill_reg\\D\[1315] = tmpOE__GA_SENSORP_net_0[1]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\BLE_Battery_Level01.cyprj -dcpsoc3 BLE_Battery_Level01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.207ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1570, Family: PSoC3, Started at: Thursday, 29 January 2015 12:59:17
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\wzh\Desktop\glucose-monitoring\Gucose_monitor\BLE_Battery_Level01.cydsn\BLE_Battery_Level01.cyprj -d CY8C4247LQI-BL483 BLE_Battery_Level01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_GREEN:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_IR_AND_RED:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_NIR1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_GREEN:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GREEN:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GREEN:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GREEN:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR_AND_RED:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR_AND_RED:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_IR_AND_RED:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_NIR1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_NIR1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_NIR1:PWMUDB:trig_last\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_1214_digital
    Fixed Function Clock 6: Automatic-assigning  clock 'ADC_SAR_intClock'. Signal=\ADC_SAR:Net_1845_ff6\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_DEB_SCBCLK'. Signal=\UART_DEB:Net_847_ff1\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_GREEN:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_IR_AND_RED:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_NIR1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ADC_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_IN(0)__PA ,
            analog_term => \ADC_SAR:Net_2020\ ,
            pad => ADC_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GA_SENSORN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GA_SENSORN(0)__PA ,
            analog_term => \Opamp:Net_9\ ,
            annotation => Net_46 ,
            pad => GA_SENSORN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GA_SENSORP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GA_SENSORP(0)__PA ,
            analog_term => Net_38 ,
            pad => GA_SENSORP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GA_SENSOR_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GA_SENSOR_OUT(0)__PA ,
            analog_term => Net_45 ,
            annotation => Net_6632 ,
            pad => GA_SENSOR_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN_DRIVE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN_DRIVE(0)__PA ,
            input => Net_120 ,
            pad => GREEN_DRIVE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_DRIVE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_DRIVE(0)__PA ,
            input => Net_3730 ,
            pad => IR_DRIVE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NIR_DRIVE1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => NIR_DRIVE1(0)__PA ,
            input => Net_4591 ,
            pad => NIR_DRIVE1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NIR_DRIVE2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => NIR_DRIVE2(0)__PA ,
            input => Net_4592 ,
            pad => NIR_DRIVE2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED_DRIVE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RED_DRIVE(0)__PA ,
            input => Net_2654 ,
            pad => RED_DRIVE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_DEB:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_DEB:rx(0)\__PA ,
            fb => \UART_DEB:Net_654\ ,
            pad => \UART_DEB:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_DEB:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_DEB:tx(0)\__PA ,
            input => \UART_DEB:Net_656\ ,
            pad => \UART_DEB:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_120, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GREEN:PWMUDB:control_7\ * \PWM_GREEN:PWMUDB:cmp1_less\
        );
        Output = Net_120 (fanout=1)

    MacroCell: Name=Net_2654, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR_AND_RED:PWMUDB:control_7\ * 
              \PWM_IR_AND_RED:PWMUDB:cmp1_less\
        );
        Output = Net_2654 (fanout=1)

    MacroCell: Name=Net_3730, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR_AND_RED:PWMUDB:control_7\ * 
              \PWM_IR_AND_RED:PWMUDB:cmp2_less\
        );
        Output = Net_3730 (fanout=1)

    MacroCell: Name=Net_4591, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_NIR1:PWMUDB:control_7\ * \PWM_NIR1:PWMUDB:cmp1_less\
        );
        Output = Net_4591 (fanout=1)

    MacroCell: Name=Net_4592, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_NIR1:PWMUDB:control_7\ * \PWM_NIR1:PWMUDB:cmp2_less\
        );
        Output = Net_4592 (fanout=1)

    MacroCell: Name=\PWM_GREEN:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GREEN:PWMUDB:control_7\
        );
        Output = \PWM_GREEN:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_IR_AND_RED:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR_AND_RED:PWMUDB:control_7\
        );
        Output = \PWM_IR_AND_RED:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_NIR1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_NIR1:PWMUDB:control_7\
        );
        Output = \PWM_NIR1:PWMUDB:runmode_enable\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_GREEN:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1214_digital ,
            cs_addr_2 => \PWM_GREEN:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_GREEN:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_GREEN:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_GREEN:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_IR_AND_RED:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1214_digital ,
            cs_addr_2 => \PWM_IR_AND_RED:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_IR_AND_RED:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_IR_AND_RED:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_IR_AND_RED:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_IR_AND_RED:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_NIR1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1214_digital ,
            cs_addr_2 => \PWM_NIR1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_NIR1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_NIR1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_NIR1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_NIR1:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_GREEN:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1214_digital ,
            control_7 => \PWM_GREEN:PWMUDB:control_7\ ,
            control_6 => \PWM_GREEN:PWMUDB:control_6\ ,
            control_5 => \PWM_GREEN:PWMUDB:control_5\ ,
            control_4 => \PWM_GREEN:PWMUDB:control_4\ ,
            control_3 => \PWM_GREEN:PWMUDB:control_3\ ,
            control_2 => \PWM_GREEN:PWMUDB:control_2\ ,
            control_1 => \PWM_GREEN:PWMUDB:control_1\ ,
            control_0 => \PWM_GREEN:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_IR_AND_RED:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1214_digital ,
            control_7 => \PWM_IR_AND_RED:PWMUDB:control_7\ ,
            control_6 => \PWM_IR_AND_RED:PWMUDB:control_6\ ,
            control_5 => \PWM_IR_AND_RED:PWMUDB:control_5\ ,
            control_4 => \PWM_IR_AND_RED:PWMUDB:control_4\ ,
            control_3 => \PWM_IR_AND_RED:PWMUDB:control_3\ ,
            control_2 => \PWM_IR_AND_RED:PWMUDB:control_2\ ,
            control_1 => \PWM_IR_AND_RED:PWMUDB:control_1\ ,
            control_0 => \PWM_IR_AND_RED:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_NIR1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1214_digital ,
            control_7 => \PWM_NIR1:PWMUDB:control_7\ ,
            control_6 => \PWM_NIR1:PWMUDB:control_6\ ,
            control_5 => \PWM_NIR1:PWMUDB:control_5\ ,
            control_4 => \PWM_NIR1:PWMUDB:control_4\ ,
            control_3 => \PWM_NIR1:PWMUDB:control_3\ ,
            control_2 => \PWM_NIR1:PWMUDB:control_2\ ,
            control_1 => \PWM_NIR1:PWMUDB:control_1\ ,
            control_0 => \PWM_NIR1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_DEB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    3 :    4 :  25.00%
Pins                          :   15 :   23 :   38 :  39.47%
UDB Macrocells                :    8 :   24 :   32 :  25.00%
UDB Unique Pterms             :    8 :   56 :   64 :  12.50%
UDB Total Pterms              :    8 :      :      : 
UDB Datapath Cells            :    3 :    1 :    4 :  75.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    3 :    1 :    4 :  75.00%
            Control Registers :    3 
Interrupts                    :    2 :   30 :   32 :   6.25%
Comparator/Opamp Fixed Blocks :    1 :    3 :    4 :  25.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
Bluetooth Low Energy Blocks   :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.519ms
Tech mapping phase: Elapsed time ==> 0s.562ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0195251s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.076ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0034331 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_38 {
    p1_0
    PASS0_CTB1_A20
    PASS0_CTB1_oa0_vplus
  }
  Net: Net_45 {
    p1_2
  }
  Net: \ADC_SAR:Net_124\ {
  }
  Net: \ADC_SAR:Net_2020\ {
    p3_0
    PASS0_SARMUX0_sw0
    PASS0_sarmux_vplus
  }
  Net: \ADC_SAR:Net_3016\ {
  }
  Net: \ADC_SAR:Net_3046\ {
  }
  Net: \ADC_SAR:Net_43\ {
  }
  Net: \ADC_SAR:Net_8\ {
  }
  Net: \Opamp:Net_9\ {
    p1_1
    PASS0_CTB1_A11
    PASS0_CTB1_oa0_vminus
  }
}
Map of item to net {
  p1_0                                             -> Net_38
  PASS0_CTB1_A20                                   -> Net_38
  PASS0_CTB1_oa0_vplus                             -> Net_38
  p1_2                                             -> Net_45
  p3_0                                             -> \ADC_SAR:Net_2020\
  PASS0_SARMUX0_sw0                                -> \ADC_SAR:Net_2020\
  PASS0_sarmux_vplus                               -> \ADC_SAR:Net_2020\
  p1_1                                             -> \Opamp:Net_9\
  PASS0_CTB1_A11                                   -> \Opamp:Net_9\
  PASS0_CTB1_oa0_vminus                            -> \Opamp:Net_9\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.25
                   Pterms :            2.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 67, final cost is 67 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       2.67 :       2.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_NIR1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_NIR1:PWMUDB:control_7\
        );
        Output = \PWM_NIR1:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_4592, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_NIR1:PWMUDB:control_7\ * \PWM_NIR1:PWMUDB:cmp2_less\
        );
        Output = Net_4592 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_4591, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_NIR1:PWMUDB:control_7\ * \PWM_NIR1:PWMUDB:cmp1_less\
        );
        Output = Net_4591 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_NIR1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1214_digital ,
        cs_addr_2 => \PWM_NIR1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_NIR1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_NIR1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_NIR1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_NIR1:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_NIR1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1214_digital ,
        control_7 => \PWM_NIR1:PWMUDB:control_7\ ,
        control_6 => \PWM_NIR1:PWMUDB:control_6\ ,
        control_5 => \PWM_NIR1:PWMUDB:control_5\ ,
        control_4 => \PWM_NIR1:PWMUDB:control_4\ ,
        control_3 => \PWM_NIR1:PWMUDB:control_3\ ,
        control_2 => \PWM_NIR1:PWMUDB:control_2\ ,
        control_1 => \PWM_NIR1:PWMUDB:control_1\ ,
        control_0 => \PWM_NIR1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_120, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GREEN:PWMUDB:control_7\ * \PWM_GREEN:PWMUDB:cmp1_less\
        );
        Output = Net_120 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_GREEN:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GREEN:PWMUDB:control_7\
        );
        Output = \PWM_GREEN:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_GREEN:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1214_digital ,
        cs_addr_2 => \PWM_GREEN:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_GREEN:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_GREEN:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_GREEN:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_GREEN:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1214_digital ,
        control_7 => \PWM_GREEN:PWMUDB:control_7\ ,
        control_6 => \PWM_GREEN:PWMUDB:control_6\ ,
        control_5 => \PWM_GREEN:PWMUDB:control_5\ ,
        control_4 => \PWM_GREEN:PWMUDB:control_4\ ,
        control_3 => \PWM_GREEN:PWMUDB:control_3\ ,
        control_2 => \PWM_GREEN:PWMUDB:control_2\ ,
        control_1 => \PWM_GREEN:PWMUDB:control_1\ ,
        control_0 => \PWM_GREEN:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3730, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR_AND_RED:PWMUDB:control_7\ * 
              \PWM_IR_AND_RED:PWMUDB:cmp2_less\
        );
        Output = Net_3730 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_IR_AND_RED:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR_AND_RED:PWMUDB:control_7\
        );
        Output = \PWM_IR_AND_RED:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2654, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1214_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_IR_AND_RED:PWMUDB:control_7\ * 
              \PWM_IR_AND_RED:PWMUDB:cmp1_less\
        );
        Output = Net_2654 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_IR_AND_RED:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1214_digital ,
        cs_addr_2 => \PWM_IR_AND_RED:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_IR_AND_RED:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_IR_AND_RED:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_IR_AND_RED:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_IR_AND_RED:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_IR_AND_RED:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1214_digital ,
        control_7 => \PWM_IR_AND_RED:PWMUDB:control_7\ ,
        control_6 => \PWM_IR_AND_RED:PWMUDB:control_6\ ,
        control_5 => \PWM_IR_AND_RED:PWMUDB:control_5\ ,
        control_4 => \PWM_IR_AND_RED:PWMUDB:control_4\ ,
        control_3 => \PWM_IR_AND_RED:PWMUDB:control_3\ ,
        control_2 => \PWM_IR_AND_RED:PWMUDB:control_2\ ,
        control_1 => \PWM_IR_AND_RED:PWMUDB:control_1\ ,
        control_0 => \PWM_IR_AND_RED:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =\UART_DEB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\ADC_SAR:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = NIR_DRIVE1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => NIR_DRIVE1(0)__PA ,
        input => Net_4591 ,
        pad => NIR_DRIVE1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = NIR_DRIVE2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => NIR_DRIVE2(0)__PA ,
        input => Net_4592 ,
        pad => NIR_DRIVE2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RED_DRIVE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RED_DRIVE(0)__PA ,
        input => Net_2654 ,
        pad => RED_DRIVE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = IR_DRIVE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_DRIVE(0)__PA ,
        input => Net_3730 ,
        pad => IR_DRIVE(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = GA_SENSORP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GA_SENSORP(0)__PA ,
        analog_term => Net_38 ,
        pad => GA_SENSORP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = GA_SENSORN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GA_SENSORN(0)__PA ,
        analog_term => \Opamp:Net_9\ ,
        annotation => Net_46 ,
        pad => GA_SENSORN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GA_SENSOR_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GA_SENSOR_OUT(0)__PA ,
        analog_term => Net_45 ,
        annotation => Net_6632 ,
        pad => GA_SENSOR_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART_DEB:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_DEB:rx(0)\__PA ,
        fb => \UART_DEB:Net_654\ ,
        pad => \UART_DEB:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART_DEB:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_DEB:tx(0)\__PA ,
        input => \UART_DEB:Net_656\ ,
        pad => \UART_DEB:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GREEN_DRIVE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN_DRIVE(0)__PA ,
        input => Net_120 ,
        pad => GREEN_DRIVE(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = ADC_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_IN(0)__PA ,
        analog_term => \ADC_SAR:Net_2020\ ,
        pad => ADC_IN(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            eco => ClockBlock_ECO ,
            wco => ClockBlock_WCO ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_6 => \ADC_SAR:Net_1845_ff6\ ,
            ff_div_1 => \UART_DEB:Net_847_ff1\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART_DEB:SCB\
        PORT MAP (
            clock => \UART_DEB:Net_847_ff1\ ,
            interrupt => Net_30 ,
            rx => \UART_DEB:Net_654\ ,
            tx => \UART_DEB:Net_656\ ,
            rts => \UART_DEB:Net_751\ ,
            mosi_m => \UART_DEB:Net_660\ ,
            select_m_3 => \UART_DEB:ss_3\ ,
            select_m_2 => \UART_DEB:ss_2\ ,
            select_m_1 => \UART_DEB:ss_1\ ,
            select_m_0 => \UART_DEB:ss_0\ ,
            sclk_m => \UART_DEB:Net_687\ ,
            miso_s => \UART_DEB:Net_703\ ,
            tx_req => \UART_DEB:Net_823\ ,
            rx_req => \UART_DEB:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: empty
Comparator/Opamp Fixed Block group 0: 
    PSoC4 Comparator/Opamp Fixed Block @ [FFB(OA,2)]:
        p4abufcell: Name =\Opamp:cy_psoc4_abuf\
            PORT MAP (
                vplus => Net_38 ,
                vminus => \Opamp:Net_9\ ,
                vout1 => \Opamp:Net_18\ ,
                vout10 => Net_45 ,
                ctb_dsi_comp => \Opamp:Net_12\ );
            Properties:
            {
                cy_registers = ""
                deepsleep_available = 0
                has_resistor = 0
                needs_dsab = 0
            }
Temperature Sensor group 0: empty
SAR Fixed Block group 0: 
    PSoC4 SAR Fixed Block @ [FFB(SARADC,0)]:
        p4sarcell: Name =\ADC_SAR:cy_psoc4_sar\
            PORT MAP (
                vplus => \ADC_SAR:Net_2020\ ,
                vminus => \ADC_SAR:Net_124\ ,
                vref => \ADC_SAR:Net_8\ ,
                ext_vref => \ADC_SAR:Net_43\ ,
                clock => \ADC_SAR:Net_1845_ff6\ ,
                sample_done => Net_1234 ,
                chan_id_valid => \ADC_SAR:Net_3108\ ,
                chan_id_3 => \ADC_SAR:Net_3109_3\ ,
                chan_id_2 => \ADC_SAR:Net_3109_2\ ,
                chan_id_1 => \ADC_SAR:Net_3109_1\ ,
                chan_id_0 => \ADC_SAR:Net_3109_0\ ,
                data_valid => \ADC_SAR:Net_3110\ ,
                data_11 => \ADC_SAR:Net_3111_11\ ,
                data_10 => \ADC_SAR:Net_3111_10\ ,
                data_9 => \ADC_SAR:Net_3111_9\ ,
                data_8 => \ADC_SAR:Net_3111_8\ ,
                data_7 => \ADC_SAR:Net_3111_7\ ,
                data_6 => \ADC_SAR:Net_3111_6\ ,
                data_5 => \ADC_SAR:Net_3111_5\ ,
                data_4 => \ADC_SAR:Net_3111_4\ ,
                data_3 => \ADC_SAR:Net_3111_3\ ,
                data_2 => \ADC_SAR:Net_3111_2\ ,
                data_1 => \ADC_SAR:Net_3111_1\ ,
                data_0 => \ADC_SAR:Net_3111_0\ ,
                tr_sar_out => Net_1235 ,
                irq => \ADC_SAR:Net_3112\ );
            Properties:
            {
                cy_registers = ""
            }
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_1214_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
Bluetooth Low Energy Block group 0: empty
GANGED_PICU group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+---------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |    NIR_DRIVE1(0) | In(Net_4591)
     |   1 |     * |      NONE |         CMOS_OUT |    NIR_DRIVE2(0) | In(Net_4592)
     |   2 |     * |      NONE |         CMOS_OUT |     RED_DRIVE(0) | In(Net_2654)
     |   3 |     * |      NONE |         CMOS_OUT |      IR_DRIVE(0) | In(Net_3730)
-----+-----+-------+-----------+------------------+------------------+---------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |    GA_SENSORP(0) | Analog(Net_38)
     |   1 |     * |      NONE |      HI_Z_ANALOG |    GA_SENSORN(0) | Analog(\Opamp:Net_9\)
     |   2 |     * |      NONE |      HI_Z_ANALOG | GA_SENSOR_OUT(0) | Analog(Net_45)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | \UART_DEB:rx(0)\ | FB(\UART_DEB:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT | \UART_DEB:tx(0)\ | In(\UART_DEB:Net_656\)
     |   6 |     * |      NONE |         CMOS_OUT |   GREEN_DRIVE(0) | In(Net_120)
-----+-----+-------+-----------+------------------+------------------+---------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |        ADC_IN(0) | Analog(\ADC_SAR:Net_2020\)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.637ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.584ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.215ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BLE_Battery_Level01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.245ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.192ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.765ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.824ms
API generation phase: Elapsed time ==> 1s.008ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.001ms
