// SPDX-License-Identifier: GPL-2.0
/*
 * dts file for Xilinx Versal
 *
 * (C) Copyright 2019, Xilinx, Inc.
 *
 * Michal Simek <michal.simek@xilinx.com>
 */

/ {
        compatible = "xlnx,versal-vc-p-a2197-00-revA",
                     "xlnx,versal-vc-p-a2197-00",
                     "xlnx,versal-vc-p-a2197", "xlnx,versal";
        model = "Xilinx Versal A2197 Processor board revA";

        chosen {
		bootargs = "console=ttyAMA0 earlycon=pl011,mmio32,0xFF000000,115200n8 clk_ignore_unused";
                stdout-path = "serial0:115200";
        };

	aliases {
		serial0 = &serial0;
		ethernet0 = &gem0;
		ethernet1 = &gem1;
		i2c0 = &i2c1;
		mmc0 = &sdhci1;
		gpio0 = &gpio;
		spi0 = &qspi;
		usb0 = &usb0;
	};

};

&gpio {
	status = "okay";
};

&dcc {
        status = "okay";
};

&qspi {
        status = "okay"; /* u93 and u92 */
	num-cs = <0x1>;
	is-dual = <0x1>;
	spi-rx-bus-width = <4>;
	spi-tx-bus-width = <4>;

	flash@0 {
		compatible = "m25p80", "spi-flash";
		reg = <0x0>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
		spi-max-frequency = <108000000>;
	};
};

&sdhci1 { /* U104 */
	status = "okay";
	xlnx,mio_bank = <1>;
	no-1-8-v;
};

&serial0 {
        status = "okay";
};

&gem0 {
	status = "okay";
	phy-handle = <&phy1>; /* u128 */
	phy-mode = "rgmii-id";
	phy1: phy@1 {
		reg = <1>;
		ti,rx-internal-delay = <0xb>;
		ti,tx-internal-delay = <0xa>;
		ti,fifo-depth = <1>;
		ti,dp83867-rxctrl-strap-quirk; /* FIXME - Remove if board is fixed */
	};
	phy2: phy@2 {
		reg = <2>;
		ti,rx-internal-delay = <0xb>;
		ti,tx-internal-delay = <0xa>;
		ti,fifo-depth = <1>;
		ti,dp83867-rxctrl-strap-quirk; /* FIXME -  Remove if board is fixed */
	};
};

&gem1 {
	status = "okay";
	phy-handle = <&phy2>; /* u134 */
	phy-mode = "rgmii-id";
};

&i2c1 {
	status = "okay";
	clock-frequency = <400000>;
	eeprom_versal: eeprom@51 { /* U116 */
		compatible = "st,24c128", "atmel,24c128";
		reg = <0x51>;
	};

	/* FIXME - U117 and U118 */
};

&usb0 {
	status = "okay";
	xlnx,usb-polarity = <0x0>;
	xlnx,usb-reset-mode = <0x0>;
};

&dwc3_0 { /* USB 2.0 host - U99 */
	status = "okay";
	dr_mode = "host";
	maximum-speed = "high-speed";
	snps,dis_u2_susphy_quirk;
	snps,dis_u3_susphy_quirk;
	snps,usb3_lpm_capable;
	phy-names = "usb3-phy";
};
