<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>计算机组成实验系列一 | 遗世の私语</title><meta name="keywords" content="计算机组成"><meta name="author" content="遗世雨"><meta name="copyright" content="遗世雨"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="基于通用寄存器的单总线 CPU  CPU 数据通路 CPU 控制器">
<meta property="og:type" content="article">
<meta property="og:title" content="计算机组成实验系列一">
<meta property="og:url" content="http://yishiyu.world/2020/01/02/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%AE%9E%E9%AA%8C(%E4%B8%80)/index.html">
<meta property="og:site_name" content="遗世の私语">
<meta property="og:description" content="基于通用寄存器的单总线 CPU  CPU 数据通路 CPU 控制器">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://img.yishiyu.world/blogs/cover/post/20210208/001.jpg">
<meta property="article:published_time" content="2020-01-02T02:23:40.000Z">
<meta property="article:modified_time" content="2021-02-09T03:12:03.546Z">
<meta property="article:author" content="遗世雨">
<meta property="article:tag" content="计算机组成">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://img.yishiyu.world/blogs/cover/post/20210208/001.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://yishiyu.world/2020/01/02/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%AE%9E%E9%AA%8C(%E4%B8%80)/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//fonts.googleapis.com" crossorigin=""/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Titillium+Web&amp;display=swap" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"简"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: true,
    post: true
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: 遗世雨","link":"链接: ","source":"来源: 遗世の私语","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#2d3035","position":"bottom-left"},
  source: {
    jQuery: 'https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js',
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
    },
    fancybox: {
      js: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js',
      css: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css'
    }
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isanchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = { 
  isPost: true,
  isHome: false,
  isHighlightShrink: true,
  isToc: true,
  postUpdate: '2021-02-09 11:12:03'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const fontSizeVal = saveToLocal.get('global-font-size')
    if (fontSizeVal !== undefined) {
      document.documentElement.style.setProperty('--global-font-size', fontSizeVal + 'px')
    }
    })(window)</script><meta name="generator" content="Hexo 5.3.0"></head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src="/img/Hiki.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">文章</div><div class="length-num">36</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">标签</div><div class="length-num">19</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/categories/"><div class="headline">分类</div><div class="length-num">6</div></a></div></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('http://img.yishiyu.world/blogs/cover/post/20210208/001.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">遗世の私语</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">计算机组成实验系列一</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2020-01-02T02:23:40.000Z" title="发表于 2020-01-02 10:23:40">2020-01-02</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2021-02-09T03:12:03.546Z" title="更新于 2021-02-09 11:12:03">2021-02-09</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%AE%9E%E8%B7%B5%E7%AC%94%E8%AE%B0/">实践笔记</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>8分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="基于通用寄存器的单总线-CPU"><a href="#基于通用寄存器的单总线-CPU" class="headerlink" title="基于通用寄存器的单总线 CPU"></a>基于通用寄存器的单总线 CPU</h1><blockquote>
<ol>
<li>CPU 数据通路</li>
<li>CPU 控制器</li>
</ol>
</blockquote>
<a id="more"></a>
<p><strong>github 项目地址:<a target="_blank" rel="noopener" href="https://github.com/yishiyu/mipscpu">https://github.com/yishiyu/mipscpu</a></strong></p>
<h2 id="1-CPU-数据通路"><a href="#1-CPU-数据通路" class="headerlink" title="1. CPU 数据通路"></a>1. CPU 数据通路</h2><blockquote>
<ol>
<li>多路选择器(mux)</li>
<li>寄存器(reg)</li>
<li>通用寄存器组(RF)</li>
<li>算术/逻辑运算单元(ALU)</li>
<li>三态门(TSG)</li>
<li>存储器(RAM)</li>
<li>ALU 控制器(ALUCU)</li>
<li>总数据通路</li>
</ol>
</blockquote>
<h3 id="1-1-多路选择器-mux"><a href="#1-1-多路选择器-mux" class="headerlink" title="1.1 多路选择器(mux)"></a>1.1 多路选择器(mux)</h3><p>不使用单独的模块,使用 case 语句实现</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span> (control)</span><br><span class="line">    <span class="number">2&#x27;d1</span>: out = input1;</span><br><span class="line">    <span class="number">2&#x27;d2</span>: out = input2;</span><br><span class="line">    <span class="keyword">default</span>: out = input3;</span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure>
<h3 id="1-2-寄存器-reg"><a href="#1-2-寄存器-reg" class="headerlink" title="1.2 寄存器(reg)"></a>1.2 寄存器(reg)</h3><p>用于暂存不同阶段的数据,其中 Wr 信号为写入信号,高电平有效</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> <span class="keyword">reg</span> (</span><br><span class="line"><span class="keyword">input</span> clk,</span><br><span class="line"><span class="keyword">input</span> Wr,</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [N-<span class="number">1</span>:<span class="number">0</span>] in,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [N-<span class="number">1</span>:<span class="number">0</span>] out);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> N = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (Wr)</span><br><span class="line">            out &lt;= in;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            out &lt;= out;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="1-3-通用寄存器组-RF"><a href="#1-3-通用寄存器组-RF" class="headerlink" title="1.3 通用寄存器组(RF)"></a>1.3 通用寄存器组(RF)</h3><div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">寄存器</th>
<th style="text-align:center">效果</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">W_data</td>
<td style="text-align:center">数据写入端</td>
</tr>
<tr>
<td style="text-align:center">R_data</td>
<td style="text-align:center">据输出端(可以输出高阻态)</td>
</tr>
<tr>
<td style="text-align:center">Reg</td>
<td style="text-align:center">寄存器地址输入</td>
</tr>
<tr>
<td style="text-align:center">OE</td>
<td style="text-align:center">输出使能,高电平有效,低电平时输出高阻态</td>
</tr>
<tr>
<td style="text-align:center">Wr</td>
<td style="text-align:center">写入使能</td>
</tr>
</tbody>
</table>
</div>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RF(</span><br><span class="line">        <span class="keyword">input</span> <span class="keyword">wire</span>  clk,</span><br><span class="line">        <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]   W_data,</span><br><span class="line">        <span class="keyword">output</span> <span class="keyword">reg</span>  [<span class="number">31</span>:<span class="number">0</span>]  R_data,</span><br><span class="line">        <span class="keyword">input</span> <span class="keyword">wire</span>  [<span class="number">4</span>:<span class="number">0</span>]   Reg,</span><br><span class="line">        <span class="keyword">input</span> <span class="keyword">wire</span> OE,</span><br><span class="line">        <span class="keyword">input</span> <span class="keyword">wire</span> Wr</span><br><span class="line">        );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mem [<span class="number">0</span>:<span class="number">31</span>];  <span class="comment">//128个32位存储单元</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出引脚控制</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (OE == <span class="number">1&#x27;b1</span>)</span><br><span class="line">            R_data == mem[Reg][<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            R_data == <span class="number">32&#x27;bz</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输入引脚控制</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//如果写入使能有效 同时 输出使能无效</span></span><br><span class="line">        <span class="keyword">if</span> ((Wr == <span class="number">1&#x27;b1</span>) &amp;&amp; (OE == <span class="number">1&#x27;b0</span>))</span><br><span class="line">            mem[Reg] = W_data;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="1-4-算术-逻辑运算单元-ALU"><a href="#1-4-算术-逻辑运算单元-ALU" class="headerlink" title="1.4 算术/逻辑运算单元(ALU)"></a>1.4 算术/逻辑运算单元(ALU)</h3><div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">ALUCtrl</th>
<th style="text-align:center">功能</th>
<th style="text-align:center">ALUCtrl</th>
<th style="text-align:center">功能</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">000</td>
<td style="text-align:center">AND</td>
<td style="text-align:center">100</td>
<td style="text-align:center">小于置一</td>
</tr>
<tr>
<td style="text-align:center">001</td>
<td style="text-align:center">OR</td>
<td style="text-align:center">101</td>
<td style="text-align:center">NOT(A)</td>
</tr>
<tr>
<td style="text-align:center">010</td>
<td style="text-align:center">ADD</td>
<td style="text-align:center">110</td>
<td style="text-align:center">NOR</td>
</tr>
<tr>
<td style="text-align:center">011</td>
<td style="text-align:center">SUB</td>
<td style="text-align:center">111</td>
<td style="text-align:center">XOR(异或)</td>
</tr>
</tbody>
</table>
</div>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> alu(</span><br><span class="line">        <span class="keyword">input</span>        [<span class="number">2</span>:<span class="number">0</span>]    ALUCtrl,</span><br><span class="line">        <span class="keyword">input</span>        [<span class="number">31</span>:<span class="number">0</span>]    a, b,</span><br><span class="line">        <span class="keyword">output</span> <span class="keyword">reg</span>   [<span class="number">31</span>:<span class="number">0</span>]    out,</span><br><span class="line">        <span class="keyword">output</span>                Zero,</span><br><span class="line">        <span class="keyword">output</span>                OF);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] sub_ab;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] add_ab;</span><br><span class="line">    <span class="keyword">wire</span>         oflow_add;</span><br><span class="line">    <span class="keyword">wire</span>         oflow_sub;</span><br><span class="line">    <span class="keyword">wire</span>         oflow;</span><br><span class="line">    <span class="keyword">wire</span>         slt;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//计算零标志位</span></span><br><span class="line">    <span class="keyword">assign</span> Zero = (<span class="number">0</span> == C);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//计算加减结果</span></span><br><span class="line">    <span class="keyword">assign</span> sub_ab = a - b;</span><br><span class="line">    <span class="keyword">assign</span> add_ab = a + b;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 计算时候溢出</span></span><br><span class="line">    <span class="keyword">assign</span> oflow_add = (a[<span class="number">31</span>] == b[<span class="number">31</span>] &amp;&amp; add_ab[<span class="number">31</span>] != a[<span class="number">31</span>]) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">assign</span> oflow_sub = (a[<span class="number">31</span>] == b[<span class="number">31</span>] &amp;&amp; sub_ab[<span class="number">31</span>] != a[<span class="number">31</span>]) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">assign</span> oflow = (ctl == <span class="number">4&#x27;b0010</span>) ? oflow_add : oflow_sub;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 计算小于置一运算结果</span></span><br><span class="line">    <span class="keyword">assign</span> slt = oflow_sub ? ~(a[<span class="number">31</span>]) : a[<span class="number">31</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//使用多路选择器输出计算结果</span></span><br><span class="line">    <span class="comment">// 000 AND</span></span><br><span class="line">    <span class="comment">// 001 OR</span></span><br><span class="line">    <span class="comment">// 010 ADD</span></span><br><span class="line">    <span class="comment">// 011 SUB</span></span><br><span class="line">    <span class="comment">// 100 小于置一</span></span><br><span class="line">    <span class="comment">// 101 NOT(a)</span></span><br><span class="line">    <span class="comment">// 110 NOR</span></span><br><span class="line">    <span class="comment">// 111 XOR(异或)</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (ALUCtrl)</span><br><span class="line">            <span class="number">3&#x27;b000</span>:  out &lt;= a &amp; b;                <span class="comment">/* and */</span></span><br><span class="line">            <span class="number">3&#x27;d001</span>:  out &lt;= a | b;                <span class="comment">/* or  */</span></span><br><span class="line">            <span class="number">3&#x27;b010</span>:  out &lt;= add_ab;               <span class="comment">/* add */</span></span><br><span class="line">            <span class="number">3&#x27;b011</span>:  out &lt;= sub_ab;               <span class="comment">/* sub */</span></span><br><span class="line">            <span class="number">3&#x27;b100</span>:  out &lt;= &#123;&#123;<span class="number">31</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;, slt&#125;;    <span class="comment">/* slt */</span></span><br><span class="line">            <span class="number">3&#x27;b101</span>:  out &lt;= ~ a;                  <span class="comment">/* not */</span></span><br><span class="line">            <span class="number">3&#x27;b110</span>:  out &lt;= ~(a | b);             <span class="comment">/* nor */</span></span><br><span class="line">            <span class="number">3&#x27;b111</span>:  out &lt;= a ^ b;                <span class="comment">/* xor */</span></span><br><span class="line">            <span class="keyword">default</span>: out &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="1-5-三态门-TSG"><a href="#1-5-三态门-TSG" class="headerlink" title="1.5 三态门(TSG)"></a>1.5 三态门(TSG)</h3><p>Ctrl 引脚高电平有效,低电平时输出高阻态</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span>(</span><br><span class="line">    <span class="keyword">input</span> Ctrl,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [N-<span class="number">1</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [N-<span class="number">1</span>:<span class="number">0</span>] out);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> N = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line">    out = Ctrl ? in : N&#x27;bz;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>后面发现了这个模块有很多的 error,最终发现问题在于使用参数表示位宽和按照 c 语言的习惯将 1 当作 True.<br>遂将模块重写,最大支持参数为 32,实测当 N 小于 32 时不会报错(甚至连 warning 都没)</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tsg(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> Ctrl,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [N-<span class="number">1</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [N-<span class="number">1</span>:<span class="number">0</span>] out);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> N = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">assign</span> out = (Ctrl==<span class="number">1&#x27;b1</span>)? in : <span class="number">32&#x27;hz</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="1-6-存储器-RAM"><a href="#1-6-存储器-RAM" class="headerlink" title="1.6 存储器(RAM)"></a>1.6 存储器(RAM)</h3><p>RAM 总体可以看作一个组合电路,其数据的输入输出由 MAR 和 MDR 进行缓存(对实际存储器进行了理想的简化)<br>RAM 的访问可以在一个时钟周期内实现,故而使用同步方式进行控制</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">引脚</th>
<th style="text-align:center">功能</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">R</td>
<td style="text-align:center">读取使能端(其实不需要)</td>
</tr>
<tr>
<td style="text-align:center">W</td>
<td style="text-align:center">写入使能端,高电平有效</td>
</tr>
<tr>
<td style="text-align:center">Addr</td>
<td style="text-align:center">地址输入引脚</td>
</tr>
<tr>
<td style="text-align:center">R_data</td>
<td style="text-align:center">读取数据线</td>
</tr>
<tr>
<td style="text-align:center">W_data</td>
<td style="text-align:center">写入数据线</td>
</tr>
</tbody>
</table>
</div>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ram(</span><br><span class="line">        <span class="keyword">input</span> <span class="keyword">wire</span>     [<span class="number">6</span>:<span class="number">0</span>]    Addr,</span><br><span class="line">        <span class="keyword">input</span> <span class="keyword">wire</span>              W, R,</span><br><span class="line">        <span class="keyword">input</span> <span class="keyword">wire</span>     [<span class="number">31</span>:<span class="number">0</span>]    W_data,</span><br><span class="line">        <span class="keyword">output</span> <span class="keyword">wire</span>    [<span class="number">31</span>:<span class="number">0</span>]    R_data);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mem [<span class="number">0</span>:<span class="number">127</span>];  <span class="comment">//128个32位存储单元</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//写入数据</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (W) <span class="keyword">begin</span></span><br><span class="line">            mem[addr] &lt;= W_data;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//读取数据,支持同时写入和读取</span></span><br><span class="line">    <span class="keyword">assign</span> R_data = W ? W_data : mem[Addr][<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="1-7-ALU-控制器-ALUCU"><a href="#1-7-ALU-控制器-ALUCU" class="headerlink" title="1.7 ALU 控制器(ALUCU)"></a>1.7 ALU 控制器(ALUCU)</h3><p>由下面指令控制流程可知,ALUCU 根据 ALUOp 和 funct 输入输出 ALU 控制信号 ALUCtrl,真值表如下</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">ALUOp</th>
<th style="text-align:center">功能</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">00</td>
<td style="text-align:center">ALU 执行加操作,用来在修改 PC 寄存器计算地址等</td>
</tr>
<tr>
<td style="text-align:center">10</td>
<td style="text-align:center">ALU 执行 funct 指定的运算操作</td>
</tr>
<tr>
<td style="text-align:center">01</td>
<td style="text-align:center">输出(A==0)的值</td>
</tr>
<tr>
<td style="text-align:center">11</td>
<td style="text-align:center">未定义的操作</td>
</tr>
</tbody>
</table>
</div>
<h3 id="8-总数据通路"><a href="#8-总数据通路" class="headerlink" title="8. 总数据通路"></a>8. 总数据通路</h3><p>数据通路和支持的指令如图所示</p>
<img src="http://img.yishiyu.world/blogs/images/计算机组成实验(一)/1.jpg">
<img src="http://img.yishiyu.world/blogs/images/计算机组成实验(一)/2.jpg">
<h2 id="2-CPU-控制器"><a href="#2-CPU-控制器" class="headerlink" title="2. CPU 控制器"></a>2. CPU 控制器</h2><blockquote>
<ol>
<li>指令控制流程</li>
<li>引脚功能</li>
<li>MCU 设计</li>
</ol>
</blockquote>
<h3 id="2-1-指令控制流程"><a href="#2-1-指令控制流程" class="headerlink" title="2.1 指令控制流程"></a>2.1 指令控制流程</h3><p>主控制器,负责控制整个数据通路部件的控制,其中引脚定义见数据通路</p>
<ol>
<li><p>取指令阶段</p>
<blockquote>
<ol>
<li>第一个时钟周期:送指令地址<br>MAR &lt;- (PC);PCOeh,PCOel,MARWr<br>A &lt;- (PC);AWr</li>
<li>第二个时钟周期:取指令<br>IR &lt;- M[MAR];MemRd,MemOe,IRWr</li>
<li>第三个时钟周期:送 PC 修正量<br>B &lt;- 4;ExtSel=10,ImmOeh,ImmOel,BWr</li>
<li>第四个时钟周期:修正 PC<br>PC &lt;- (PC)+4;ALUOp=00,ALUCtrl==010,ALUOe,PCWr</li>
<li>第五个时钟周期:指令译码和读寄存器<br>A &lt;- (RF[IR[25:21]]);RegSel=00,RegOe,Awr</li>
</ol>
</blockquote>
</li>
<li><p>指令执行阶段</p>
<blockquote>
<ol>
<li>取数指令(LW)<blockquote>
<ol>
<li>第六个时钟周期:计算存储器地址<br>B &lt;- (SigExt[IR[15:0]]);ExtSel=00,ImmOeh,ImmOel,BWr</li>
<li>第七个时钟周期:送存储器地址<br>MAR &lt;- (A)+(B);ALUOp=00,ALUCtrl=010,ALUOe,MARWr</li>
<li>第八个时钟周期:读存储器<br>MDR &lt;- M[MAR];MemRd,MDRSrc,MDRWr</li>
<li>第九个时钟周期:写寄存器<br>RF[IR[20:16]] &lt;- (MDR);MDROe,RegSel=01,RegWr</li>
</ol>
</blockquote>
</li>
<li>存数指令(SW)<blockquote>
<ol>
<li>第六个时钟周期:计算存储器地址<br>B &lt;- (SigExt[IR[15:0]]);ExtSel=00,ImmOeh,ImmOel,BWr</li>
<li>第七个时钟周期:送存储器地址<br>MAR &lt;- (A)+(B);ALUOp=00,ALUCtrl=100,ALUOe,MARWr</li>
<li>第八个时钟周期:读寄存器<br>MDR &lt;- (RF[IR[20:16]]);RegSel=01,RegOe,MDRSrc=0,MDRWr</li>
<li>第九个时钟周期:写存储器<br>M[MAR] &lt;- (MDR);MemWr</li>
</ol>
</blockquote>
</li>
<li>算术/逻辑运算指令(R 型指令)<blockquote>
<ol>
<li>第六个时钟周期:读寄存器<br>B &lt;- (RF[IR[20:16]]);RegSel=01,RegOe,BWr</li>
<li>第七个时钟周期:运算并写寄存器<br>RF[IR[15:11]] &lt;- (A)OP(B);ALUOP=10,ALUCtrl=xxx,ALUOe,RegSel=10,RegWr</li>
</ol>
</blockquote>
</li>
<li>分支指令(BEQ)<blockquote>
<ol>
<li>第六个时钟周期:程序转移<br>A &lt;- (RF[IR[20:16]]);RegSel=10,RegOe,BWr<br>if Z==0 then 指令周期结束,ALUOp=01,ALUCtrl=101</li>
<li>第七个时钟周期:送 PC<br>A &lt;- (PC);PCOeh,PCOel,AWr</li>
<li>第八个时钟周期:送 PC 修正量<br>B &lt;- (SigExt (IR[15:0]&lt;&lt;2));ExtSel=01,ImmOeh,ImmOel,BWr</li>
<li>第九个时钟周期:计算转移地址<br>PC &lt;- (A)+(B);ALUOp=00,ALUCtrl=010,ALUOe,PCWr</li>
</ol>
</blockquote>
</li>
<li>跳转指令(J)<blockquote>
<ol>
<li>第六个时钟周期:转移<br>PC &lt;- (PC[31:28])||(IR[25:0]&lt;&lt;2);PCOeh,ExtSel=11,ImmOel,PCWr</li>
</ol>
</blockquote>
</li>
</ol>
</blockquote>
</li>
</ol>
<h3 id="2-2-引脚功能"><a href="#2-2-引脚功能" class="headerlink" title="2.2 引脚功能"></a>2.2 引脚功能</h3><ol>
<li>输出引脚</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">输出引脚</th>
<th style="text-align:center">作用</th>
<th style="text-align:center">输出引脚</th>
<th style="text-align:center">作用</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">CLK</td>
<td style="text-align:center">时钟信号</td>
<td style="text-align:center">ALUOe</td>
<td style="text-align:center">ALU 输出使能</td>
</tr>
<tr>
<td style="text-align:center">PCOeh</td>
<td style="text-align:center">PC 高 4 位输出总线</td>
<td style="text-align:center">RegOe</td>
<td style="text-align:center">通用寄存器输出使能</td>
</tr>
<tr>
<td style="text-align:center">PCOel</td>
<td style="text-align:center">PC 低 28 位输出总线</td>
<td style="text-align:center">RegWr</td>
<td style="text-align:center">通用寄存器写入使能</td>
</tr>
<tr>
<td style="text-align:center">PCWr</td>
<td style="text-align:center">PC 写入使能</td>
<td style="text-align:center">RegSel</td>
<td style="text-align:center">通用寄存器写入源选择</td>
</tr>
<tr>
<td style="text-align:center">IRWr</td>
<td style="text-align:center">IR 写入使能</td>
<td style="text-align:center">MARWr</td>
<td style="text-align:center">MAR 写入使能</td>
</tr>
<tr>
<td style="text-align:center">ImmOeh</td>
<td style="text-align:center">立即数高 4 位输出总线</td>
<td style="text-align:center">MemRd</td>
<td style="text-align:center">存储器读使能</td>
</tr>
<tr>
<td style="text-align:center">ImmOel</td>
<td style="text-align:center">立即数低 28 位输出总线</td>
<td style="text-align:center">MemWr</td>
<td style="text-align:center">存储器写使能</td>
</tr>
<tr>
<td style="text-align:center">ExtSel</td>
<td style="text-align:center">符号扩展方式选择</td>
<td style="text-align:center">MDRSrc</td>
<td style="text-align:center">MDR 写入源选择</td>
</tr>
<tr>
<td style="text-align:center">ALUOp</td>
<td style="text-align:center">ALU 操作</td>
<td style="text-align:center">MDROe</td>
<td style="text-align:center">MDR 输出使能</td>
</tr>
<tr>
<td style="text-align:center">ALUCtrl</td>
<td style="text-align:center">ALU 操作控制</td>
<td style="text-align:center">MDRWr</td>
<td style="text-align:center">MDR 写入使能</td>
</tr>
<tr>
<td style="text-align:center">AWr</td>
<td style="text-align:center">A 暂存器写入使能</td>
<td style="text-align:center">MemOe</td>
<td style="text-align:center">存储器输出使能</td>
</tr>
<tr>
<td style="text-align:center">BWr</td>
<td style="text-align:center">B 暂存器写入使能</td>
</tr>
</tbody>
</table>
</div>
<ol>
<li>ExtSel 功能表</li>
</ol>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">ExtSel</th>
<th style="text-align:center">符号扩展方式</th>
<th style="text-align:center">解释</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">00</td>
<td style="text-align:center">SigExt(IR[15:0])</td>
<td style="text-align:center">将输入的 16 位立即数符号扩展为 32 位</td>
</tr>
<tr>
<td style="text-align:center">01</td>
<td style="text-align:center">SigExt(IR[15:0])&lt;&lt;2</td>
<td style="text-align:center">在 00 的基础上左移两位</td>
</tr>
<tr>
<td style="text-align:center">10</td>
<td style="text-align:center">立即数 4</td>
<td style="text-align:center">直接输出立即数 4</td>
</tr>
<tr>
<td style="text-align:center">11</td>
<td style="text-align:center">IR[25:0]&lt;&lt;2</td>
<td style="text-align:center">将 26 位地址值左移 2 位</td>
</tr>
</tbody>
</table>
</div>
<p>其中输出立即数 4 是为了普通的连续执行指令的时候作为 PC 的修正值输出源</p>
<h3 id="2-3-MCU-设计"><a href="#2-3-MCU-设计" class="headerlink" title="2.3 MCU 设计"></a>2.3 MCU 设计</h3><p>参考资料:《计算机组成与设计》 王换招、陈妍、赵青苹 编著版</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="mailto:undefined">遗世雨</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://yishiyu.world/2020/01/02/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%AE%9E%E9%AA%8C(%E4%B8%80)/">http://yishiyu.world/2020/01/02/计算机组成实验(一)/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://yishiyu.world" target="_blank">遗世の私语</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/">计算机组成</a></div><div class="post_share"><div class="social-share" data-image="http://img.yishiyu.world/blogs/cover/post/20210208/001.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span> 相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2020/01/08/计算机组成实验(二)/" title="计算机组成实验系列二"><img class="cover" src="http://img.yishiyu.world/blogs/cover/post/20210208/001.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2020-01-08</div><div class="title">计算机组成实验系列二</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%9F%BA%E4%BA%8E%E9%80%9A%E7%94%A8%E5%AF%84%E5%AD%98%E5%99%A8%E7%9A%84%E5%8D%95%E6%80%BB%E7%BA%BF-CPU"><span class="toc-text">基于通用寄存器的单总线 CPU</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-CPU-%E6%95%B0%E6%8D%AE%E9%80%9A%E8%B7%AF"><span class="toc-text">1. CPU 数据通路</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1-1-%E5%A4%9A%E8%B7%AF%E9%80%89%E6%8B%A9%E5%99%A8-mux"><span class="toc-text">1.1 多路选择器(mux)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#1-2-%E5%AF%84%E5%AD%98%E5%99%A8-reg"><span class="toc-text">1.2 寄存器(reg)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#1-3-%E9%80%9A%E7%94%A8%E5%AF%84%E5%AD%98%E5%99%A8%E7%BB%84-RF"><span class="toc-text">1.3 通用寄存器组(RF)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#1-4-%E7%AE%97%E6%9C%AF-%E9%80%BB%E8%BE%91%E8%BF%90%E7%AE%97%E5%8D%95%E5%85%83-ALU"><span class="toc-text">1.4 算术&#x2F;逻辑运算单元(ALU)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#1-5-%E4%B8%89%E6%80%81%E9%97%A8-TSG"><span class="toc-text">1.5 三态门(TSG)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#1-6-%E5%AD%98%E5%82%A8%E5%99%A8-RAM"><span class="toc-text">1.6 存储器(RAM)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#1-7-ALU-%E6%8E%A7%E5%88%B6%E5%99%A8-ALUCU"><span class="toc-text">1.7 ALU 控制器(ALUCU)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#8-%E6%80%BB%E6%95%B0%E6%8D%AE%E9%80%9A%E8%B7%AF"><span class="toc-text">8. 总数据通路</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-CPU-%E6%8E%A7%E5%88%B6%E5%99%A8"><span class="toc-text">2. CPU 控制器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#2-1-%E6%8C%87%E4%BB%A4%E6%8E%A7%E5%88%B6%E6%B5%81%E7%A8%8B"><span class="toc-text">2.1 指令控制流程</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-2-%E5%BC%95%E8%84%9A%E5%8A%9F%E8%83%BD"><span class="toc-text">2.2 引脚功能</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-3-MCU-%E8%AE%BE%E8%AE%A1"><span class="toc-text">2.3 MCU 设计</span></a></li></ol></li></ol></li></ol></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2019 - 2021 By 遗世雨</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text"><a target="_blank" rel="noopener" href="http://www.beian.miit.gov.cn/"><img class="icp-icon" src="https://pic3.zhimg.com/80/v2-d0289dc0a46fc5b15b3363ffa78cf6c7.png"><span>陕ICP备20012321号</span></a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="font-plus" type="button" title="放大字体"><i class="fas fa-plus"></i></button><button id="font-minus" type="button" title="缩小字体"><i class="fas fa-minus"></i></button><button id="translateLink" type="button" title="简繁转换">简</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"></div><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/fireworks.min.js"></script><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/canvas-fluttering-ribbon.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>