head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.22
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.20
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.18
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.16
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.14
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.12
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.10
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.8
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.6
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.4
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.2
	binutils-2_18-branchpoint:1.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2007.03.23.00.48.05;	author amodra;	state Exp;
branches;
next	1.1;

1.1
date	2006.10.25.06.49.21;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.2
log
@	* ld-spu/ovl.s (f4_a2): Tail call.
	* ld-spu/ovl.d: Add --emit-relocs to ld options, -r to objdump.
	Update expected results.
@
text
@ .text
 .p2align 2
 .globl _start
_start:
 ai sp,sp,-32
 xor lr,lr,lr
 stqd lr,0(sp)
 stqd lr,16(sp)
 brsl lr,f1_a1
 brsl lr,f2_a1
 brsl lr,f1_a2
 ila 9,f2_a2
 bisl lr,9
 ai sp,sp,32
 br _start

 .type f0,@@function
f0:
 bi lr
 .size f0,.-f0

 .section .ov_a1,"ax",@@progbits
 .p2align 2
 .global f1_a1
 .type f1_a1,@@function
f1_a1:
 br f3_a1
 .size f1_a1,.-f1_a1

 .global f2_a1
 .type f2_a1,@@function
f2_a1:
 ila 3,f4_a1
 bi lr
 .size f2_a1,.-f2_a1

 .global f3_a1
 .type f3_a1,@@function
f3_a1:
 bi lr
 .size f3_a1,.-f3_a1

 .global f4_a1
 .type f4_a1,@@function
f4_a1:
 bi lr
 .size f4_a1,.-f4_a1


 .section .ov_a2,"ax",@@progbits
 .p2align 2
 .global f1_a2
 .type f1_a2,@@function
f1_a2:
 stqd lr,16(sp)
 stqd sp,-32(sp)
 ai sp,sp,-32
 brsl lr,f0
 brsl lr,f1_a1
 brsl lr,f3_a2
 lqd lr,48(sp)
 ai sp,sp,32
 bi lr
 .size f1_a2,.-f1_a2

 .global f2_a2
 .type f2_a2,@@function
f2_a2:
 ilhu 3,f4_a2@@h
 iohl 3,f4_a2@@l
 bi lr
 .size f2_a2,.-f2_a2

 .type f3_a2,@@function
f3_a2:
 bi lr
 .size f3_a2,.-f3_a2

 .type f4_a2,@@function
f4_a2:
 br f3_a2
 .size f4_a2,.-f4_a2
@


1.1
log
@New Cell SPU port.
@
text
@d81 1
a81 1
 bi lr
@

