User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_capacity/Area/SRAM/4096KB/4096KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for area ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 30098 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Area
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 128 x 32 x 16
 - Row Activation   : 1 / 128 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 896.25um x 299.392um = 303080um^2
 |--- Mat Area      = 7.00196um x 9.35601um = 65.5104um^2   (883.645%)
 |--- Subarray Area = 3.50098um x 3.861um = 13.5173um^2   (1070.63%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 782.333%
Timing:
 -  Read Latency = 373.496ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 132.641ps
 |--- Mat Latency    = 240.683ps
    |--- Predecoder Latency = 70.2658ps
    |--- Subarray Latency   = 170.418ps
       |--- Row Decoder Latency = 39.8704ps
       |--- Bitline Latency     = 47.628ps,1.46333e+10s,9.40108e+09s
       |--- Senseamp Latency    = 3.9879ps
       |--- Mux Latency         = 48.4298ps
       |--- Precharge Latency   = 29.3473ps
       |--- Read Pulse   = 0ps
 - Write Latency = 307.09ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 66.3205ps
 |--- Mat Latency    = 240.683ps
    |--- Predecoder Latency = 70.2658ps
    |--- Subarray Latency   = 170.418ps
       |--- Row Decoder Latency = 39.8704ps
       |--- Charge Latency      = 7.42656ps
 - Read Bandwidth  = 100.066GB/s
 - Write Bandwidth = 93.887GB/s
Power:
 -  Read Dynamic Energy = 261.586pJ
 |--- TSV Dynamic Energy    = 239.195pJ
 |--- H-Tree Dynamic Energy = 20.466pJ
 |--- Mat Dynamic Energy    = 0.0601673pJ per mat
    |--- Predecoder Dynamic Energy = 0.00226569pJ
    |--- Subarray Dynamic Energy   = 0.0144754pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00139783pJ
       |--- Mux Decoder Dynamic Energy = 0.00366979pJ
       |--- Senseamp Dynamic Energy    = 0.000363496pJ
       |--- Mux Dynamic Energy         = 0.00051639pJ
       |--- Precharge Dynamic Energy   = 0.00609574pJ
 - Write Dynamic Energy = 260.467pJ
 |--- TSV Dynamic Energy    = 239.195pJ
 |--- H-Tree Dynamic Energy = 20.466pJ
 |--- Mat Dynamic Energy    = 0.0252098pJ per mat
    |--- Predecoder Dynamic Energy = 0.00226569pJ
    |--- Subarray Dynamic Energy   = 0.00573602pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00139783pJ
       |--- Mux Decoder Dynamic Energy = 0.00366979pJ
       |--- Mux Dynamic Energy         = 0.00051639pJ
 - Leakage Power = 576.56uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 8.7976nW per mat

Finished!
