import chisel3._
import chisel3.util._
import utils._
import OpType._
import InstType._
import java.util.Base64.Decoder

//bypass
class MEM_to_ID_Message extends Bundle{
    val regWriteData = UInt(64.W)
    val regWriteEn   = Bool()
    val regWriteID   = UInt(5.W)
    val csrWriteEn   = Bool()
    val csrWriteAddr = UInt(12.W)
}

class MEM_to_WB_Message extends Bundle{

    val regWriteData    =      UInt(64.W)
    val regWriteEn      =      Bool()
    val regWriteID      =      UInt(5.W)
    val csrWriteEn      =      Bool()
    val csrWriteAddr    =      UInt(12.W)
    val csrWriteData    =      UInt(64.W)

    //for NPC to trace
    val PC              = UInt(64.W)
    val Inst            = UInt(32.W)
}


class MEMU extends Module{
    val io = IO(new Bundle{
        val PMEM_to_MEM_bus     = Flipped(Decoupled(new PMEM_MEM_Message))
        val memReadData         = Input(UInt(64.W))
        val MEM_to_WB_bus       = Decoupled(new MEM_to_WB_Message)
        val MEM_to_ID_forward   = Decoupled(new MEM_to_ID_Message)
        val dcache_miss         = Input(Bool())
    })

    //unpack bus from PMEMU
    val PMEM_pc         = Mux(io.PMEM_to_MEM_bus.valid, io.PMEM_to_MEM_bus.bits.PC, 0.U)
    val PMEM_Inst       = io.PMEM_to_MEM_bus.bits.Inst
    val ALU_result      = io.PMEM_to_MEM_bus.bits.ALU_result
    val regWriteEn      = io.PMEM_to_MEM_bus.bits.regWriteEn
    val regWriteID      = io.PMEM_to_MEM_bus.bits.regWriteID
    val memReadEn       = io.PMEM_to_MEM_bus.bits.memReadEn
    val lsutype         = io.PMEM_to_MEM_bus.bits.lsutype
    val csrWriteEn      = io.PMEM_to_MEM_bus.bits.csrWriteEn
    val csrWriteAddr    = io.PMEM_to_MEM_bus.bits.csrWriteAddr
    val csrWriteData    = io.PMEM_to_MEM_bus.bits.csrWriteData

    val regWriteData = Wire(UInt(64.W))

    regWriteData := Mux(memReadEn, io.memReadData, ALU_result)
    
    regConnectWithStall(io.MEM_to_WB_bus.bits.PC                , PMEM_pc        , io.dcache_miss)
    regConnectWithStall(io.MEM_to_WB_bus.bits.Inst              , PMEM_Inst      , io.dcache_miss)
    regConnectWithStall(io.MEM_to_WB_bus.bits.regWriteEn        , regWriteEn     , io.dcache_miss)
    regConnectWithStall(io.MEM_to_WB_bus.bits.regWriteID        , regWriteID     , io.dcache_miss)
    regConnectWithStall(io.MEM_to_WB_bus.bits.regWriteData      , regWriteData   , io.dcache_miss)
    regConnectWithStall(io.MEM_to_WB_bus.bits.csrWriteEn        , csrWriteEn     , io.dcache_miss)
    regConnectWithStall(io.MEM_to_WB_bus.bits.csrWriteAddr      , csrWriteAddr   , io.dcache_miss)
    regConnectWithStall(io.MEM_to_WB_bus.bits.csrWriteData      , csrWriteData   , io.dcache_miss)


    regConnect(io.MEM_to_WB_bus.valid                  , io.PMEM_to_MEM_bus.valid & !io.dcache_miss)
    io.PMEM_to_MEM_bus.ready               := !io.dcache_miss

    io.MEM_to_ID_forward.bits.regWriteData := regWriteData
    io.MEM_to_ID_forward.bits.regWriteEn   := regWriteEn
    io.MEM_to_ID_forward.bits.regWriteID   := regWriteID
    io.MEM_to_ID_forward.bits.csrWriteEn   := csrWriteEn
    io.MEM_to_ID_forward.bits.csrWriteAddr := csrWriteAddr
    io.MEM_to_ID_forward.valid             := regWriteEn & (regWriteID > 0.U) & io.PMEM_to_MEM_bus.valid

}  
