0.7
2020.2
May 22 2024
19:03:11
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_c_addsub_0_0/sim/rx_c_addsub_0_0.vhd,1735330210,vhdl,,,,rx_c_addsub_0_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_cic_compiler_0_0/sim/rx_cic_compiler_0_0.vhd,1735330206,vhdl,,,,rx_cic_compiler_0_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_cic_compiler_0_1/sim/rx_cic_compiler_0_1.vhd,1735330207,vhdl,,,,rx_cic_compiler_0_1,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_dds_compiler_0_0/sim/rx_dds_compiler_0_0.vhd,1735330206,vhdl,,,,rx_dds_compiler_0_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_fir_compiler_0_0/sim/rx_fir_compiler_0_0.vhd,1735330207,vhdl,,,,rx_fir_compiler_0_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_fir_compiler_0_1/sim/rx_fir_compiler_0_1.vhd,1735330208,vhdl,,,,rx_fir_compiler_0_1,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_fir_compiler_2_0/sim/rx_fir_compiler_2_0.vhd,1735330209,vhdl,,,,rx_fir_compiler_2_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_mult_gen_0_0/sim/rx_mult_gen_0_0.vhd,1735330205,vhdl,,,,rx_mult_gen_0_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_mult_gen_0_2/sim/rx_mult_gen_0_2.vhd,1735330205,vhdl,,,,rx_mult_gen_0_2,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_sim_clk_gen_0_0/sim/rx_sim_clk_gen_0_0.v,1735330209,verilog,,C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_2/sim/rx_xlslice_1_2.v,,rx_sim_clk_gen_0_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_0_1/sim/rx_xlslice_0_1.v,1735331899,verilog,,C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.srcs/sources_1/imports/hdl/rx_wrapper.v,,rx_xlslice_0_1,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_0/sim/rx_xlslice_1_0.v,1735330206,verilog,,C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_1/sim/rx_xlslice_1_1.v,,rx_xlslice_1_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_1/sim/rx_xlslice_1_1.v,1735330206,verilog,,C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_sim_clk_gen_0_0/sim/rx_sim_clk_gen_0_0.v,,rx_xlslice_1_1,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_1_2/sim/rx_xlslice_1_2.v,1735330210,verilog,,C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/sim/rx.v,,rx_xlslice_1_2,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/sim/rx.v,1735333149,verilog,,C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.gen/sources_1/bd/rx/ip/rx_xlslice_0_1/sim/rx_xlslice_0_1.v,,rx,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.srcs/sources_1/imports/hdl/rx_wrapper.v,1735329957,verilog,,,,rx_wrapper,,,,,,,,
