# I. Types et objets
#### Variable enti√®re
```VHDL
variable i : integer;
i:=10;
```

#### Signal bit
```VHDL
signal s1 : bit;
s1 <= '0';
```

#### Vecteur de bits
```VHDL
variable v : bit_vector(3 downto 0);
v:="0101";
```








```VHDL

```