<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3584" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3584{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3584{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3584{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3584{left:367px;bottom:1043px;letter-spacing:-0.13px;}
#t5_3584{left:367px;bottom:1022px;letter-spacing:-0.14px;}
#t6_3584{left:367px;bottom:1001px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t7_3584{left:367px;bottom:979px;letter-spacing:-0.14px;}
#t8_3584{left:367px;bottom:958px;letter-spacing:-0.14px;}
#t9_3584{left:367px;bottom:935px;letter-spacing:-0.13px;}
#ta_3584{left:367px;bottom:914px;letter-spacing:-0.13px;}
#tb_3584{left:367px;bottom:892px;letter-spacing:-0.13px;}
#tc_3584{left:367px;bottom:871px;letter-spacing:-0.13px;}
#td_3584{left:367px;bottom:849px;letter-spacing:-0.13px;}
#te_3584{left:367px;bottom:826px;letter-spacing:-0.14px;}
#tf_3584{left:174px;bottom:804px;letter-spacing:-0.13px;}
#tg_3584{left:227px;bottom:804px;letter-spacing:-0.12px;}
#th_3584{left:367px;bottom:804px;letter-spacing:-0.13px;}
#ti_3584{left:367px;bottom:782px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tj_3584{left:367px;bottom:761px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_3584{left:367px;bottom:738px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tl_3584{left:367px;bottom:716px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tm_3584{left:174px;bottom:694px;letter-spacing:-0.14px;}
#tn_3584{left:228px;bottom:694px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#to_3584{left:367px;bottom:694px;letter-spacing:-0.11px;}
#tp_3584{left:174px;bottom:671px;letter-spacing:-0.18px;}
#tq_3584{left:227px;bottom:671px;letter-spacing:-0.18px;}
#tr_3584{left:367px;bottom:671px;letter-spacing:-0.1px;}
#ts_3584{left:174px;bottom:648px;letter-spacing:-0.07px;}
#tt_3584{left:228px;bottom:648px;letter-spacing:-0.11px;}
#tu_3584{left:367px;bottom:648px;letter-spacing:-0.11px;}
#tv_3584{left:174px;bottom:625px;letter-spacing:-0.14px;}
#tw_3584{left:227px;bottom:625px;letter-spacing:-0.14px;}
#tx_3584{left:367px;bottom:625px;letter-spacing:-0.13px;}
#ty_3584{left:74px;bottom:602px;letter-spacing:-0.1px;}
#tz_3584{left:74px;bottom:585px;letter-spacing:-0.12px;}
#t10_3584{left:174px;bottom:602px;letter-spacing:-0.13px;}
#t11_3584{left:227px;bottom:602px;letter-spacing:-0.13px;}
#t12_3584{left:367px;bottom:602px;letter-spacing:-0.13px;}
#t13_3584{left:174px;bottom:562px;letter-spacing:-0.13px;}
#t14_3584{left:228px;bottom:562px;letter-spacing:-0.11px;}
#t15_3584{left:367px;bottom:562px;letter-spacing:-0.11px;}
#t16_3584{left:174px;bottom:539px;letter-spacing:-0.14px;}
#t17_3584{left:227px;bottom:539px;letter-spacing:-0.12px;}
#t18_3584{left:367px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t19_3584{left:545px;bottom:539px;}
#t1a_3584{left:549px;bottom:539px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_3584{left:367px;bottom:522px;letter-spacing:-0.11px;}
#t1c_3584{left:367px;bottom:506px;letter-spacing:-0.11px;}
#t1d_3584{left:174px;bottom:483px;letter-spacing:-0.14px;}
#t1e_3584{left:228px;bottom:483px;letter-spacing:-0.12px;}
#t1f_3584{left:367px;bottom:483px;letter-spacing:-0.11px;}
#t1g_3584{left:545px;bottom:483px;}
#t1h_3584{left:549px;bottom:483px;letter-spacing:-0.12px;}
#t1i_3584{left:367px;bottom:466px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1j_3584{left:367px;bottom:449px;letter-spacing:-0.11px;}
#t1k_3584{left:174px;bottom:426px;letter-spacing:-0.15px;}
#t1l_3584{left:227px;bottom:426px;letter-spacing:-0.12px;}
#t1m_3584{left:367px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1n_3584{left:545px;bottom:426px;}
#t1o_3584{left:548px;bottom:426px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1p_3584{left:367px;bottom:409px;letter-spacing:-0.11px;}
#t1q_3584{left:367px;bottom:393px;letter-spacing:-0.12px;}
#t1r_3584{left:367px;bottom:370px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t1s_3584{left:367px;bottom:353px;letter-spacing:-0.1px;word-spacing:-0.18px;}
#t1t_3584{left:451px;bottom:360px;}
#t1u_3584{left:460px;bottom:353px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t1v_3584{left:367px;bottom:336px;letter-spacing:-0.12px;}
#t1w_3584{left:367px;bottom:313px;letter-spacing:-0.11px;}
#t1x_3584{left:367px;bottom:296px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1y_3584{left:752px;bottom:303px;}
#t1z_3584{left:758px;bottom:296px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t20_3584{left:367px;bottom:279px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t21_3584{left:367px;bottom:263px;letter-spacing:-0.11px;}
#t22_3584{left:174px;bottom:240px;letter-spacing:-0.14px;}
#t23_3584{left:228px;bottom:240px;letter-spacing:-0.13px;}
#t24_3584{left:367px;bottom:240px;letter-spacing:-0.14px;}
#t25_3584{left:174px;bottom:217px;letter-spacing:-0.16px;}
#t26_3584{left:227px;bottom:217px;letter-spacing:-0.11px;}
#t27_3584{left:367px;bottom:217px;letter-spacing:-0.11px;}
#t28_3584{left:545px;bottom:217px;letter-spacing:-0.06px;}
#t29_3584{left:555px;bottom:217px;letter-spacing:-0.11px;}
#t2a_3584{left:367px;bottom:200px;letter-spacing:-0.11px;}
#t2b_3584{left:367px;bottom:183px;letter-spacing:-0.12px;}
#t2c_3584{left:174px;bottom:160px;letter-spacing:-0.16px;}
#t2d_3584{left:227px;bottom:160px;letter-spacing:-0.12px;}
#t2e_3584{left:367px;bottom:160px;letter-spacing:-0.11px;}
#t2f_3584{left:545px;bottom:160px;}
#t2g_3584{left:549px;bottom:160px;letter-spacing:-0.12px;}
#t2h_3584{left:367px;bottom:144px;letter-spacing:-0.11px;}
#t2i_3584{left:367px;bottom:127px;letter-spacing:-0.11px;}
#t2j_3584{left:84px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2k_3584{left:169px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2l_3584{left:74px;bottom:1066px;letter-spacing:-0.14px;}
#t2m_3584{left:174px;bottom:1066px;letter-spacing:-0.1px;word-spacing:-0.13px;}
#t2n_3584{left:227px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2o_3584{left:367px;bottom:1066px;letter-spacing:-0.12px;word-spacing:-0.04px;}

.s1_3584{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3584{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3584{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_3584{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s5_3584{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3584{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3584{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3584" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3584Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3584" style="-webkit-user-select: none;"><object width="935" height="1210" data="3584/3584.svg" type="image/svg+xml" id="pdf3584" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3584" class="t s1_3584">17-2 </span><span id="t2_3584" class="t s1_3584">Vol. 3B </span>
<span id="t3_3584" class="t s2_3584">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3584" class="t s3_3584">001101: BQ_DCU_INTACK_TYPE error. </span>
<span id="t5_3584" class="t s3_3584">001110: BQ_DCU_INVALL2_TYPE error. </span>
<span id="t6_3584" class="t s3_3584">001111: BQ_DCU_FLUSHL2_TYPE error. </span>
<span id="t7_3584" class="t s3_3584">010000: BQ_DCU_PART_RD_TYPE error. </span>
<span id="t8_3584" class="t s3_3584">010010: BQ_DCU_PART_WR_TYPE error. </span>
<span id="t9_3584" class="t s3_3584">010100: BQ_DCU_SPEC_CYC_TYPE error. </span>
<span id="ta_3584" class="t s3_3584">011000: BQ_DCU_IO_RD_TYPE error. </span>
<span id="tb_3584" class="t s3_3584">011001: BQ_DCU_IO_WR_TYPE error. </span>
<span id="tc_3584" class="t s3_3584">011100: BQ_DCU_LOCK_RD_TYPE error. </span>
<span id="td_3584" class="t s3_3584">011110: BQ_DCU_SPLOCK_RD_TYPE error. </span>
<span id="te_3584" class="t s3_3584">011101: BQ_DCU_LOCK_WR_TYPE error. </span>
<span id="tf_3584" class="t s3_3584">27:25 </span><span id="tg_3584" class="t s3_3584">Bus Queue Error Type </span><span id="th_3584" class="t s3_3584">000: BQ_ERR_HARD_TYPE error. </span>
<span id="ti_3584" class="t s3_3584">001: BQ_ERR_DOUBLE_TYPE error. </span>
<span id="tj_3584" class="t s3_3584">010: BQ_ERR_AERR2_TYPE error. </span>
<span id="tk_3584" class="t s3_3584">100: BQ_ERR_SINGLE_TYPE error. </span>
<span id="tl_3584" class="t s3_3584">101: BQ_ERR_AERR1_TYPE error. </span>
<span id="tm_3584" class="t s3_3584">28 </span><span id="tn_3584" class="t s3_3584">FRC Error </span><span id="to_3584" class="t s3_3584">1 if FRC error active. </span>
<span id="tp_3584" class="t s3_3584">29 </span><span id="tq_3584" class="t s3_3584">BERR </span><span id="tr_3584" class="t s3_3584">1 if BERR is driven. </span>
<span id="ts_3584" class="t s3_3584">30 </span><span id="tt_3584" class="t s3_3584">Internal BINIT </span><span id="tu_3584" class="t s3_3584">1 if BINIT driven for this processor. </span>
<span id="tv_3584" class="t s3_3584">31 </span><span id="tw_3584" class="t s3_3584">Reserved </span><span id="tx_3584" class="t s3_3584">Reserved </span>
<span id="ty_3584" class="t s3_3584">Other </span>
<span id="tz_3584" class="t s3_3584">Information </span>
<span id="t10_3584" class="t s3_3584">34:32 </span><span id="t11_3584" class="t s3_3584">Reserved </span><span id="t12_3584" class="t s3_3584">Reserved </span>
<span id="t13_3584" class="t s3_3584">35 </span><span id="t14_3584" class="t s3_3584">External BINIT </span><span id="t15_3584" class="t s3_3584">1 if BINIT is received from external bus. </span>
<span id="t16_3584" class="t s3_3584">36 </span><span id="t17_3584" class="t s3_3584">Response Parity Error </span><span id="t18_3584" class="t s3_3584">This bit is asserted in IA32_MC</span><span id="t19_3584" class="t s4_3584">i</span><span id="t1a_3584" class="t s3_3584">_STATUS if this component has received a parity </span>
<span id="t1b_3584" class="t s3_3584">error on the RS[2:0]# pins for a response transaction. The RS signals are checked </span>
<span id="t1c_3584" class="t s3_3584">by the RSP# external pin. </span>
<span id="t1d_3584" class="t s3_3584">37 </span><span id="t1e_3584" class="t s3_3584">Bus BINIT </span><span id="t1f_3584" class="t s3_3584">This bit is asserted in IA32_MC</span><span id="t1g_3584" class="t s4_3584">i</span><span id="t1h_3584" class="t s3_3584">_STATUS if this component has received a hard </span>
<span id="t1i_3584" class="t s3_3584">error response on a split transaction one access that has needed to be split across </span>
<span id="t1j_3584" class="t s3_3584">the 64-bit external bus interface into two accesses). </span>
<span id="t1k_3584" class="t s3_3584">38 </span><span id="t1l_3584" class="t s3_3584">Timeout BINIT </span><span id="t1m_3584" class="t s3_3584">This bit is asserted in IA32_MC</span><span id="t1n_3584" class="t s4_3584">i</span><span id="t1o_3584" class="t s3_3584">_STATUS if this component has experienced a ROB </span>
<span id="t1p_3584" class="t s3_3584">time-out, which indicates that no micro-instruction has been retired for a </span>
<span id="t1q_3584" class="t s3_3584">predetermined period of time. </span>
<span id="t1r_3584" class="t s3_3584">A ROB time-out occurs when the 15-bit ROB time-out counter carries a 1 out of its </span>
<span id="t1s_3584" class="t s3_3584">high order bit. </span>
<span id="t1t_3584" class="t s5_3584">2 </span>
<span id="t1u_3584" class="t s3_3584">The timer is cleared when a micro-instruction retires, an exception </span>
<span id="t1v_3584" class="t s3_3584">is detected by the core processor, RESET is asserted, or when a ROB BINIT occurs. </span>
<span id="t1w_3584" class="t s3_3584">The ROB time-out counter is prescaled by the 8-bit PIC timer which is a divide by </span>
<span id="t1x_3584" class="t s3_3584">128 of the bus clock (the bus clock is 1:2, 1:3, 1:4 of the core clock </span>
<span id="t1y_3584" class="t s5_3584">3 </span>
<span id="t1z_3584" class="t s3_3584">). When a carry </span>
<span id="t20_3584" class="t s3_3584">out of the 8-bit PIC timer occurs, the ROB counter counts up by one. While this bit is </span>
<span id="t21_3584" class="t s3_3584">asserted, it cannot be overwritten by another error. </span>
<span id="t22_3584" class="t s3_3584">41:39 </span><span id="t23_3584" class="t s3_3584">Reserved </span><span id="t24_3584" class="t s3_3584">Reserved </span>
<span id="t25_3584" class="t s3_3584">42 </span><span id="t26_3584" class="t s3_3584">Hard Error </span><span id="t27_3584" class="t s3_3584">This bit is asserted in IA32_MC</span><span id="t28_3584" class="t s4_3584">i_</span><span id="t29_3584" class="t s3_3584">STATUS if this component has initiated a bus </span>
<span id="t2a_3584" class="t s3_3584">transactions which has received a hard error response. While this bit is asserted, it </span>
<span id="t2b_3584" class="t s3_3584">cannot be overwritten. </span>
<span id="t2c_3584" class="t s3_3584">43 </span><span id="t2d_3584" class="t s3_3584">IERR </span><span id="t2e_3584" class="t s3_3584">This bit is asserted in IA32_MC</span><span id="t2f_3584" class="t s4_3584">i</span><span id="t2g_3584" class="t s3_3584">_STATUS if this component has experienced a </span>
<span id="t2h_3584" class="t s3_3584">failure that causes the IERR pin to be asserted. While this bit is asserted, it cannot </span>
<span id="t2i_3584" class="t s3_3584">be overwritten. </span>
<span id="t2j_3584" class="t s6_3584">Table 17-2. </span><span id="t2k_3584" class="t s6_3584">Incremental Decoding Information: Processor Family 06H Machine Error Codes for Machine Check </span>
<span id="t2l_3584" class="t s7_3584">Type </span><span id="t2m_3584" class="t s7_3584">Bit No. </span><span id="t2n_3584" class="t s7_3584">Bit Function </span><span id="t2o_3584" class="t s7_3584">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
