0.7
2020.2
May 22 2024
19:03:11
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.sim/sim_1/synth/func/xsim/cpu_test_func_synth.v,1733154954,verilog,,C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sim_1/new/cpu_tb.v,,ALU;FF;FF__parameterized0;RF;ROM;clk_divider;clk_divider__parameterized0;decode;execute;fetch;flow;fnd_ctrl;glbl,,,,,,,,
C:/Users/wheel/vhdl_prac/uproc_sample/uproc_sample.srcs/sim_1/new/cpu_tb.v,1733148319,verilog,,,,cpu_test,,,,,,,,
