// Seed: 1697985438
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1 & 1 ? id_2 : -1;
  assign module_1.id_24 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output wand id_2,
    input tri1 id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6,
    input wand id_7,
    input wire id_8,
    output uwire id_9
    , id_26,
    output tri1 id_10,
    input tri id_11,
    input supply0 id_12,
    inout tri0 id_13,
    input uwire id_14,
    input supply1 id_15,
    output tri id_16,
    input tri1 id_17,
    input supply1 id_18,
    input wor id_19
    , id_27,
    input supply1 id_20,
    output supply1 id_21,
    output tri id_22,
    output uwire id_23,
    output wor id_24
);
  logic id_28;
  module_0 modCall_1 (
      id_28,
      id_26,
      id_26,
      id_26,
      id_26,
      id_28,
      id_28
  );
endmodule
