// Seed: 3290718213
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  inout id_1;
  logic id_3 = 1;
  logic id_4;
  type_7(
      id_3 + 1, id_1
  );
  assign id_3 = 1;
endmodule
