

================================================================
== Synthesis Summary Report of 'circular_shift_reg'
================================================================
+ General Information: 
    * Date:           Wed Jun  5 00:10:07 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        m1
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |        Modules       |  Issue |       | Latency | Latency | Iteration|         | Trip |          |         |    |           |            |     |
    |        & Loops       |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +----------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ circular_shift_reg  |  Timing|  -0.00|       75|  750.000|         -|       76|     -|        no|  17 (2%)|   -|  978 (~0%)|  1764 (~0%)|    -|
    +----------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 8 -> 128   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=16           |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control | din      | 0x10   | 32    | W      | Data signal of din               |                                                                        |
| s_axi_control | dout_1   | 0x18   | 32    | W      | Data signal of dout              |                                                                        |
| s_axi_control | dout_2   | 0x1c   | 32    | W      | Data signal of dout              |                                                                        |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| din      | in        | ap_uint<8>  |
| dout     | out       | ap_uint<8>* |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| din      | s_axi_control | register  |          | name=din offset=0x10 range=32    |
| dout     | m_axi_gmem    | interface |          |                                  |
| dout     | s_axi_control | register  | offset   | name=dout_1 offset=0x18 range=32 |
| dout     | s_axi_control | register  | offset   | name=dout_2 offset=0x1c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+----------+------------------------------------------------+------------+----------------------------+
| HW Interface | Variable | Problem                                        | Resolution | Location                   |
+--------------+----------+------------------------------------------------+------------+----------------------------+
| m_axi_gmem   | dout     | Sequential access length is not divisible by 2 | 214-234    | ../src/shift_reg.cpp:13:12 |
+--------------+----------+------------------------------------------------+------------+----------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+--------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+--------------------------+-----+--------+--------------+-----+--------+---------+
| + circular_shift_reg     | 0   |        |              |     |        |         |
|   add_ln885_fu_261_p2    | -   |        | add_ln885    | add | fabric | 0       |
|   add_ln70_fu_290_p2     | -   |        | add_ln70     | add | fabric | 0       |
|   add_ln1072_fu_296_p2   | -   |        | add_ln1072   | add | fabric | 0       |
|   add_ln70_1_fu_329_p2   | -   |        | add_ln70_1   | add | fabric | 0       |
|   add_ln43_fu_350_p2     | -   |        | add_ln43     | add | fabric | 0       |
|   add_ln70_2_fu_360_p2   | -   |        | add_ln70_2   | add | fabric | 0       |
|   add_ln43_1_fu_381_p2   | -   |        | add_ln43_1   | add | fabric | 0       |
|   add_ln70_3_fu_391_p2   | -   |        | add_ln70_3   | add | fabric | 0       |
|   add_ln43_2_fu_412_p2   | -   |        | add_ln43_2   | add | fabric | 0       |
|   add_ln70_4_fu_422_p2   | -   |        | add_ln70_4   | add | fabric | 0       |
|   add_ln43_3_fu_443_p2   | -   |        | add_ln43_3   | add | fabric | 0       |
|   add_ln70_5_fu_453_p2   | -   |        | add_ln70_5   | add | fabric | 0       |
|   add_ln43_4_fu_474_p2   | -   |        | add_ln43_4   | add | fabric | 0       |
|   add_ln70_6_fu_484_p2   | -   |        | add_ln70_6   | add | fabric | 0       |
|   add_ln43_5_fu_505_p2   | -   |        | add_ln43_5   | add | fabric | 0       |
|   add_ln70_7_fu_515_p2   | -   |        | add_ln70_7   | add | fabric | 0       |
|   add_ln70_8_fu_528_p2   | -   |        | add_ln70_8   | add | fabric | 0       |
|   add_ln70_9_fu_540_p2   | -   |        | add_ln70_9   | add | fabric | 0       |
|   add_ln1072_1_fu_545_p2 | -   |        | add_ln1072_1 | add | fabric | 0       |
+--------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------+------+------+--------+------------+---------+------+---------+
| Name                 | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------------+------+------+--------+------------+---------+------+---------+
| + circular_shift_reg | 17   | 0    |        |            |         |      |         |
|   regs_mem_V_U       | 1    | -    | pragma | regs_mem_V | ram_t2p | bram | 1       |
+----------------------+------+------+--------+------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+-------------------------------------+-----------------------------------------------------------+
| Type         | Options                             | Location                                                  |
+--------------+-------------------------------------+-----------------------------------------------------------+
| bind_storage | variable=mem type=RAM_T2P impl=AUTO | ../src/./circular_shift.h:23 in circular_shift<t, n>, mem |
| unroll       |                                     | ../src/./circular_shift.h:29 in circular_shift<t, n>      |
| unroll       |                                     | ../src/shift_reg.cpp:14 in circular_shift_reg             |
+--------------+-------------------------------------+-----------------------------------------------------------+


