[PHY_CSIRS] CeDnHal reg setting done
[PHY_CSIRS] CeDnHal reg init
Skip TRS CE, rtg: %d, scs: %d, rtg_cc: %d
[PHY_CSIRS_DEBUG] TrsDnRegisterWrite0: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x
[PHY_CSIRS_DEBUG] TrsDnRegisterWrite1: 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x 0x%x
