INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/temp/AUK-V/src/tb/example_system/tb_aukv_example_wb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_aukv_example_wb'
