$date
	Mon May 10 20:57:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab2_encoder_5bit $end
$var wire 1 ! V3 $end
$var wire 1 " V2 $end
$var wire 1 # V1 $end
$var wire 3 $ A3 [2:0] $end
$var wire 3 % A2 [2:0] $end
$var wire 3 & A1 [2:0] $end
$var reg 5 ' D [0:4] $end
$scope module M0 $end
$var wire 5 ( D [0:4] $end
$var wire 1 # V $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$var wire 1 , w4 $end
$var wire 1 - w5 $end
$var wire 1 . w6 $end
$var wire 1 / w7 $end
$var wire 3 0 A [2:0] $end
$upscope $end
$scope module M1 $end
$var wire 5 1 D [0:4] $end
$var wire 1 " V $end
$var wire 3 2 A [2:0] $end
$upscope $end
$scope module M2 $end
$var wire 5 3 D [0:4] $end
$var reg 3 4 A [2:0] $end
$var reg 1 ! V $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
b0 3
b0 2
b0 1
b0 0
1/
0.
0-
1,
1+
0*
1)
b0 (
b0 '
b0 &
b0 %
bx $
0#
0"
0!
$end
#50
1#
b100 &
b100 0
1"
b100 %
b100 2
b100 $
b100 4
1!
b1 '
b1 (
b1 1
b1 3
#100
b11 &
b11 0
b11 %
b11 2
1-
1.
0/
b11 $
b11 4
b11 '
b11 (
b11 1
b11 3
#150
b10 &
b10 0
b10 %
b10 2
0-
0,
b10 $
b10 4
b110 '
b110 (
b110 1
b110 3
#200
b1 &
b1 0
b1 %
b1 2
1*
0+
1,
0.
1/
b1 $
b1 4
b1001 '
b1001 (
b1001 1
b1001 3
#250
0,
1.
b1101 '
b1101 (
b1101 1
b1101 3
#300
b0 &
b0 0
0)
0*
1+
0/
b0 %
b0 2
b0 $
b0 4
b10110 '
b10110 (
b10110 1
b10110 3
#350
0+
1,
b11010 '
b11010 (
b11010 1
b11010 3
#400
