ARM single cycle computer implementation in Verilog based on Harris and Harris's Digital Design and Computer Architecture book. 
This was implemented as a part of EE446 course laboratories in METU. 
The single cycle processor below is implemented with the following additional instructions: BX, CMP, BL. 
The complete ISA: ADD, SUB, AND, ORR, MOV, MOV (imm), CMP, STR, LDR, B, BL, BX. 
![image](https://github.com/user-attachments/assets/bbeb01ac-da63-4a9d-a8eb-9e80613ef37d)

