{
    "DESIGN_NAME": "S_term_single",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::*src/*.v"
    ],
    "CLOCK_PERIOD": 40,
    "CLOCK_PORT": "UserCLK",
    "CLOCK_NET": "UserCLK",
    "SYNTH_STRATEGY": "DELAY 4",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 223.5 50",
    "GRT_OBS": "met5 0 0 223.5 50",
    "FP_IO_VEXTEND": 1.5,
    "FP_IO_HEXTEND": 1.5,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_IO_VLENGTH": 0.8,
    "FP_IO_HLENGTH": 0.8,
    "FP_IO_HTHICKNESS_MULT": 2,
    "FP_IO_VTHICKNESS_MULT": 2,
    "PL_TARGET_DENSITY": 0.35,
    "ROUTING_CORES": 10,
    "FP_PDN_CORE_RING": 0,
    "FP_IO_MODE": 0,
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "RUN_KLAYOUT_XOR": 0,
    "KLAYOUT_XOR_GDS": 0,
    "KLAYOUT_XOR_XML": 0,
    "RUN_CVC": 0,
    "FP_PDN_CHECK_NODES": 0,
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "BASE_SDC_FILE": "dir::base_user_proj_example.sdc",
    "GLB_RT_MAXLAYER": "met4",
    "CLOCK_WIRE_RC_LAYER": "met4",
    "FP_PDN_HORIZONTAL_LAYER": "met3",
    "RT_MAX_LAYER": "met4",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 70,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 40
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
