INFO-FLOW: Workspace /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1 opened at Wed Feb 26 01:33:31 GMT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::tclcmd2ininames config_array_partition
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/local//Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/local/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 1.2 sec.
Execute       source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.32 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 314.379 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/local/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.65 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.04 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 3.35 sec.
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.68 seconds. CPU system time: 0.91 seconds. Elapsed time: 13.06 seconds; current allocated memory: 320.449 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.7 sec.
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.75 sec.
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.12 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 16,299 Compile/Link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 16,299 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 222,912 Unroll/Inline /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 222,912 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 67,474 Unroll/Inline (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 67,474 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 66,584 Unroll/Inline (step 3) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 66,584 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 66,172 Unroll/Inline (step 4) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 66,172 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 39,967 Array/Struct (step 1) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 39,967 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,940 Array/Struct (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,940 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,940 Array/Struct (step 3) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,940 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,985 Array/Struct (step 4) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,985 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,770 Array/Struct (step 5) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,770 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,614 Performance /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,614 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,332 Performance (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,332 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,138 Performance (step 3) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,138 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,138 Performance (step 4) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,138 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,144 HW Transforms (step 1) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,144 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,153 HW Transforms (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,153 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>::dense(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>::dense(ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>::dense(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>::dense(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_quantize_7<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_31_quantizer<ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:82:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_28_relu_quantizer<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_30_relu_quantizer<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:76:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:56:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_29_relu_quantizer<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:68:2)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config16>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config11>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config6>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(config8::accum_t)' into 'void nnet::dense_latency<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(config13::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b13': Complete partitioning on dimension 1. (firmware/weights/b13.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (firmware/weights/b3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:38:17)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:42:18)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:46:15)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:50:33)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:54:18)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:58:15)
INFO: [HLS 214-248] Applying array_partition to 'layer12_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:62:33)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:66:18)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:70:15)
INFO: [HLS 214-248] Applying array_partition to 'layer17_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:74:33)
INFO: [HLS 214-248] Applying array_partition to 'layer18_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:78:18)
INFO: [HLS 214-248] Applying array_partition to 'layer20_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_11': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(config3::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 69.98 seconds. CPU system time: 0.78 seconds. Elapsed time: 75.72 seconds; current allocated memory: 329.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 329.090 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 334.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 338.809 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.19 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_mult.h:33:12)...62 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<12, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 11, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_mult.h:33:12)...103 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:33:21)...206 expression(s) balanced.
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 369.164 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.2 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 440.168 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.94 sec.
Command       elaborate done; 89.73 sec.
Execute       ap_eval exec zip -j /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>' to 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>' to 'relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>' to 'dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>' to 'relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>' to 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>' to 'relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>' to 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
Execute         preproc_iomode -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
Execute         preproc_iomode -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
Execute         preproc_iomode -model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
Execute         preproc_iomode -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>} {relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>} {relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>} {relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>} myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> ...
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> ...
Execute         set_default_model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
Execute         apply_spec_resource_limit relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> ...
Execute         set_default_model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         apply_spec_resource_limit relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
INFO-FLOW: Configuring Module : relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> ...
Execute         set_default_model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         apply_spec_resource_limit relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> ...
Execute         set_default_model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>} {relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>} {relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>} {relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>} myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> ...
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> ...
Execute         set_default_model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
Execute         cdfg_preprocess -model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> ...
Execute         set_default_model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         cdfg_preprocess -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> ...
Execute         set_default_model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         cdfg_preprocess -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> ...
Execute         set_default_model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>} {relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>} {relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>} {relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
Execute         schedule -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 445.102 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>.
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
Execute         bind -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 445.102 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
Execute         schedule -model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 445.102 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>.
Execute         set_default_model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
Execute         bind -model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 445.102 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
Execute         schedule -model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 448.840 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>.
Execute         set_default_model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
Execute         bind -model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 448.840 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         schedule -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 448.840 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>.
Execute         set_default_model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         bind -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 448.840 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
Execute         schedule -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 451.203 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>.
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
Execute         bind -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 451.203 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         schedule -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 451.203 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>.
Execute         set_default_model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         bind -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 451.203 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
Execute         schedule -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 452.141 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>.
Execute         set_default_model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
Execute         bind -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 452.316 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 454.480 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 454.480 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>} {relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>} {relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>} {relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s' pipeline 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_10s_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_8ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_10s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_9ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 460.066 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s 
Execute         gen_rtl dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.adb 
Execute         db_write -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 473.816 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s 
Execute         gen_rtl relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s 
Execute         syn_report -csynth -model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.adb 
Execute         db_write -model relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s' pipeline 'dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 476.691 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s 
Execute         gen_rtl dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 485.359 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s 
Execute         gen_rtl relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s 
Execute         syn_report -csynth -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.adb 
Execute         db_write -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s' pipeline 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 487.418 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 493.297 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s 
Execute         gen_rtl relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s 
Execute         syn_report -csynth -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.adb 
Execute         db_write -model relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 494.715 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s 
Execute         gen_rtl dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 501.504 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model myproject -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         syn_report -csynthDesign -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -wcfg -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>} {relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>} {relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>} {relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>} myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_10s_6ns_15_1_1.
INFO-FLOW: Append model myproject_mul_10s_6ns_15_1_1
INFO-FLOW: Found component myproject_mul_12s_10s_20_1_1.
INFO-FLOW: Append model myproject_mul_12s_10s_20_1_1
INFO-FLOW: Found component myproject_mul_12s_9ns_20_1_1.
INFO-FLOW: Append model myproject_mul_12s_9ns_20_1_1
INFO-FLOW: Found component myproject_mul_11s_8ns_18_1_1.
INFO-FLOW: Append model myproject_mul_11s_8ns_18_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_7ns_8s_15_1_1.
INFO-FLOW: Append model myproject_mul_7ns_8s_15_1_1
INFO-FLOW: Found component myproject_mul_8ns_6ns_13_1_1.
INFO-FLOW: Append model myproject_mul_8ns_6ns_13_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s
INFO-FLOW: Append model relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s
INFO-FLOW: Append model dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s
INFO-FLOW: Append model relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s
INFO-FLOW: Append model relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s
INFO-FLOW: Append model dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_10s_6ns_15_1_1 myproject_mul_12s_10s_20_1_1 myproject_mul_12s_9ns_20_1_1 myproject_mul_11s_8ns_18_1_1 myproject_mul_7ns_8s_15_1_1 myproject_mul_8ns_6ns_13_1_1 dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s myproject
INFO-FLOW: Generating /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_10s_6ns_15_1_1
INFO-FLOW: To file: write model myproject_mul_12s_10s_20_1_1
INFO-FLOW: To file: write model myproject_mul_12s_9ns_20_1_1
INFO-FLOW: To file: write model myproject_mul_11s_8ns_18_1_1
INFO-FLOW: To file: write model myproject_mul_7ns_8s_15_1_1
INFO-FLOW: To file: write model myproject_mul_8ns_6ns_13_1_1
INFO-FLOW: To file: write model dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s
INFO-FLOW: To file: write model relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s
INFO-FLOW: To file: write model relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s
INFO-FLOW: To file: write model relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_10s_6ns_15_1_1
myproject_mul_12s_10s_20_1_1
myproject_mul_12s_9ns_20_1_1
myproject_mul_11s_8ns_18_1_1
myproject_mul_7ns_8s_15_1_1
myproject_mul_8ns_6ns_13_1_1
dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s
relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s
dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s
relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s
relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s
dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s
myproject
' expOnly='0'
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.62 seconds; current allocated memory: 506.621 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_10s_6ns_15_1_1
myproject_mul_12s_10s_20_1_1
myproject_mul_12s_9ns_20_1_1
myproject_mul_11s_8ns_18_1_1
myproject_mul_7ns_8s_15_1_1
myproject_mul_8ns_6ns_13_1_1
dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s
relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s
dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s
relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s
relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s
dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_3/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309 relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329 dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352 relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375 dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388 relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401 dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413} INST2MODULE {myproject myproject grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309 dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329 relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352 dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375 relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388 dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401 relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413 dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s} INSTDATA {myproject {DEPTH 1 CHILDREN {grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309 call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329 grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352 call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375 grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388 call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401 call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413}} grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309 {DEPTH 2 CHILDREN {}} call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352 {DEPTH 2 CHILDREN {}} call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388 {DEPTH 2 CHILDREN {}} call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401 {DEPTH 2 CHILDREN {}} call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413 {DEPTH 2 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_4591_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_97_fu_4609_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_100_fu_4670_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_105_fu_4783_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_106_fu_4804_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_107_fu_4818_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_111_fu_4879_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_112_fu_4900_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_8ns_18_1_1_U4 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_113_fu_4921_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_115_fu_4935_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_116_fu_4955_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_119_fu_5015_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_123_fu_5064_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_131_fu_5175_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_140_fu_5317_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_141_fu_5338_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_3_fu_5358_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_143_fu_4316_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_144_fu_4338_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_147_fu_5406_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_153_fu_5470_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_154_fu_4360_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_155_fu_5484_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_156_fu_5505_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_157_fu_5529_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_6ns_15_1_1_U1 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_158_fu_5539_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_159_fu_4399_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_160_fu_5552_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_162_fu_4433_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_163_fu_5562_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mult_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_167_fu_5641_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_168_fu_5658_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_171_fu_5701_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_10s_20_1_1_U2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_174_fu_5763_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_175_fu_5780_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_9ns_20_1_1_U3 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_178_fu_5807_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_10_fu_5854_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp98_fu_5897_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3_fu_4448_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_19_fu_5915_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_5925_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_176_fu_5938_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_177_fu_5948_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_178_fu_5958_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5_fu_6002_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp796_fu_6037_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp796 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_20_fu_6121_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_22_fu_6171_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_198_fu_6197_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_23_fu_6211_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_199_fu_6221_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_24_fu_6255_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_204_fu_6265_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_206_fu_4486_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_210_fu_6310_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp9_fu_6326_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_25_fu_6359_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_26_fu_6369_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_214_fu_6379_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_217_fu_6405_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_219_fu_6425_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1294_fu_4496_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp1294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1592_fu_6464_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp1592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_224_fu_6493_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_28_fu_6507_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_29_fu_6531_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_227_fu_6543_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_30_fu_6553_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_6571_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp2090_fu_6580_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp2090 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_31_fu_6598_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_230_fu_6608_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_233_fu_6634_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_32_fu_6644_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_4502_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE empty_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp2588_fu_6678_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp2588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp2886_fu_6702_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp2886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_237_fu_6720_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_33_fu_6730_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_34_fu_6744_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_239_fu_6756_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_240_fu_6766_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp30_fu_6790_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp31_fu_6816_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp33_fu_6822_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp34_fu_6851_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_35_fu_6892_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_249_fu_6912_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_33_fu_4508_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE empty_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3884_fu_6936_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp3884 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_252_fu_6954_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_253_fu_6964_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_36_fu_6974_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_254_fu_6984_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_256_fu_7004_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_257_fu_7014_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp4182_fu_7035_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp4182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp4480_fu_7052_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp4480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_263_fu_7095_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_265_fu_7111_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_267_fu_7131_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_38_fu_7183_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_39_fu_7195_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_40_fu_7205_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp4778_fu_7233_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp4778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_41_fu_7247_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_276_fu_4514_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_42_fu_7260_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_277_fu_7270_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_44_fu_7304_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_45_fu_7314_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp5076_fu_7335_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp5076 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_46_fu_7357_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_48_fu_7375_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_49_fu_4524_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_284_fu_4534_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_285_fu_4544_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_287_fu_7414_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp5374_fu_7442_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp5374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_51_fu_7523_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_298_fu_7529_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp55_fu_4550_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5772_fu_7564_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp5772 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_302_fu_7580_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_303_fu_7590_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_52_fu_7604_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_53_fu_7620_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_305_fu_7630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_306_fu_7640_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp6468_fu_7691_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp6468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_55_fu_7707_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_309_fu_7717_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_56_fu_7727_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_310_fu_7737_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_311_fu_7747_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_312_fu_7753_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp67_fu_7785_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp68_fu_7809_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp6966_fu_7818_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp6966 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_317_fu_7852_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_318_fu_7862_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_319_fu_7872_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp7264_fu_7937_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp7264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_327_fu_7991_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_61_fu_8003_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_329_fu_8012_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_330_fu_8021_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_62_fu_8031_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_331_fu_8041_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_168_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_178_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_1_fu_186_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_1_fu_196_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_2_fu_204_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_2_fu_214_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_3_fu_222_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_3_fu_232_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_4_fu_240_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_4_fu_250_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_5_fu_258_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_5_fu_268_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_6_fu_276_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_6_fu_286_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_7_fu_294_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_7_fu_304_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_8_fu_312_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_8_fu_322_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_9_fu_330_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_9_fu_340_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_10_fu_348_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_10_fu_358_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_11_fu_366_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_11_fu_376_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_12_fu_384_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_12_fu_394_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_13_fu_402_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_13_fu_412_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_14_fu_420_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_14_fu_430_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_15_fu_438_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_15_fu_448_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_16_fu_456_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_16_fu_466_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_17_fu_474_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_17_fu_484_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_18_fu_492_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_18_fu_502_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_fu_326_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_46_fu_372_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_47_fu_394_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_48_fu_408_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_51_fu_458_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_52_fu_480_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_54_fu_510_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_56_fu_564_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_58_fu_634_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_61_fu_676_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_62_fu_714_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_63_fu_736_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_64_fu_746_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_67_fu_792_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_68_fu_802_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_69_fu_812_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_70_fu_842_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_73_fu_898_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_75_fu_928_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_78_fu_982_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_79_fu_1032_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_81_fu_1098_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_82_fu_1116_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_83_fu_1138_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_86_fu_1198_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_88_fu_1278_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_90_fu_1318_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_92_fu_1390_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_95_fu_1472_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_1512_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp258_fu_1526_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_27_fu_1552_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE empty_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp756_fu_1566_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1054_fu_1588_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp1054 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1606_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_85_fu_1618_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_86_fu_1628_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_88_fu_1648_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_89_fu_1658_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1252_fu_1696_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp1252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1550_fu_1718_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp1550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp18_fu_1736_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp19_fu_1762_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp2148_fu_1776_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp2148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp24_fu_1794_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp25_fu_1824_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_1834_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_94_fu_1844_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_98_fu_1876_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_8_fu_1904_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_103_fu_1924_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_104_fu_2841_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2646_fu_1934_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp2646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp2944_fu_1948_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp2944 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_9_fu_1966_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_107_fu_1992_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_108_fu_2002_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_109_fu_2012_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_110_fu_2022_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_10_fu_2032_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_28_fu_2054_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_29_fu_2064_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp47_fu_2074_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp40_fu_2096_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_113_fu_2114_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_116_fu_2140_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_118_fu_2864_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_121_fu_2886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_2158_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE empty_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp4540_fu_2168_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp4540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_122_fu_2186_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_12_fu_2196_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_123_fu_2206_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp4838_fu_2272_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp4838 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_131_fu_2290_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_132_fu_2300_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_134_fu_2316_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_136_fu_2336_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_137_fu_2342_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_138_fu_2352_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_140_fu_2368_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_143_fu_2898_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp90_fu_2394_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5136_fu_2404_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp5136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp53_fu_2418_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_14_fu_2436_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_144_fu_2446_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_148_fu_2474_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_151_fu_2500_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5534_fu_2510_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp5534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp5832_fu_2524_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp5832 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_154_fu_2548_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_156_fu_2568_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_157_fu_2578_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_163_fu_2622_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_165_fu_2642_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_167_fu_2923_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp115_fu_2658_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp61_fu_2668_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp64_fu_2686_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_168_fu_2718_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_169_fu_2728_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_17_fu_2754_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_18_fu_2774_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_88_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_98_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_19_fu_106_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_19_fu_116_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_20_fu_124_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_20_fu_134_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_21_fu_142_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_21_fu_152_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_22_fu_160_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_22_fu_170_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_23_fu_178_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_23_fu_188_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_24_fu_196_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_24_fu_206_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_25_fu_214_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_25_fu_224_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_26_fu_232_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_26_fu_242_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_886_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_1_fu_900_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_4_fu_949_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6ns_13_1_1_U73 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_6_fu_980_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_8_fu_1023_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_9_fu_1033_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_10_fu_1061_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_11_fu_1082_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_12_fu_1114_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_13_fu_1128_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_14_fu_1142_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_16_fu_1173_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_1187_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_19_fu_1228_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_3_fu_1249_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_21_fu_1275_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_23_fu_1307_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_24_fu_1328_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_25_fu_1367_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_27_fu_1410_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_30_fu_1463_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_32_fu_1515_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_34_fu_1532_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_35_fu_1559_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8s_15_1_1_U72 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_38_fu_1601_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_39_fu_1622_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_40_fu_1636_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_41_fu_1650_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_42_fu_1677_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_43_fu_1698_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_1725_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1743_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_1759_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3_fu_1803_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_1813_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_1_fu_1839_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_12_fu_1873_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_13_fu_1883_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_16_fu_1909_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_2_fu_1919_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_17_fu_1929_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_18_fu_1939_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_19_fu_1949_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_1955_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_24_fu_2023_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp7_fu_2083_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_35_fu_2147_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp8_fu_2153_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_36_fu_2171_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_3_fu_2197_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_4_fu_2203_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_43_fu_2245_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_45_fu_2257_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_47_fu_2277_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_48_fu_2287_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10_fu_2303_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp11_fu_2321_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_5_fu_2327_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_51_fu_2347_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_52_fu_2357_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_80_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_90_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_27_fu_98_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_27_fu_108_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_28_fu_116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_28_fu_126_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_29_fu_134_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_29_fu_144_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_30_fu_152_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_30_fu_162_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_31_fu_170_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_31_fu_180_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_32_fu_188_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_32_fu_198_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_33_fu_206_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_33_fu_216_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_188_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_218_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_23_fu_260_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_24_fu_286_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_27_fu_360_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_29_fu_396_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_30_fu_422_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_464_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_31_fu_478_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_33_fu_578_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_2_fu_588_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_3_fu_610_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_fu_738_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_fu_768_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_55_fu_784_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_59_fu_820_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_826_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_61_fu_854_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_62_fu_864_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_64_fu_890_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp55_fu_900_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_66_fu_928_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_67_fu_938_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_69_fu_958_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_70_fu_968_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_71_fu_978_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp7_fu_984_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp10_fu_1002_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_74_fu_1048_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_6_fu_1068_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp12_fu_1086_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_79_fu_1128_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} myproject {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_447_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_484_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:31 VARIABLE add_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_521_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:32 VARIABLE add_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_558_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:33 VARIABLE add_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_595_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:34 VARIABLE add_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_632_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:35 VARIABLE add_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_669_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:36 VARIABLE add_ln36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_706_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:37 VARIABLE add_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_743_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:38 VARIABLE add_ln38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_780_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:39 VARIABLE add_ln39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_817_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:40 VARIABLE add_ln40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_854_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:41 VARIABLE add_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_891_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_928_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:43 VARIABLE add_ln43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_14_val SOURCE firmware/nnet_utils/nnet_code_gen.h:44 VARIABLE layer2_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_994_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:45 VARIABLE add_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 517.016 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 275.20 MHz
Command       autosyn done; 6.13 sec.
Command     csynth_design done; 95.99 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:35; Allocated memory: 203.000 MB.
Execute     cleanup_all 
