$version Generated by VerilatedVcd $end
$date Sat Aug 30 00:18:25 2025 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % y_and $end
  $var wire  1 & y_or $end
  $var wire  1 ' y_xor $end
  $scope module gates $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % y_and $end
   $var wire  1 & y_or $end
   $var wire  1 ' y_xor $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
#1
1$
1&
1'
#2
1#
0$
#3
1$
1%
0'
