 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : WallaceTreeMultiplier
Version: G-2012.06-SP2
Date   : Sat Dec 24 13:06:53 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.22      12.84 r
  F7/U2/Q (XOR2X1)                                        0.23      13.07 r
  F7/sum[9] (FullAdder_1)                                 0.00      13.07 r
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.07 r
  add_110/U1_9/CO (FADDX1)                                2.61      15.68 r
  add_110/U74/QN (NAND2X0)                                0.10      15.78 f
  add_110/U75/QN (NAND3X0)                                0.15      15.93 r
  add_110/U80/QN (NAND2X0)                                0.10      16.03 f
  add_110/U81/QN (NAND3X0)                                0.16      16.19 r
  add_110/U1_12/CO (FADDX1)                               0.34      16.54 r
  add_110/U1_13/CO (FADDX1)                               0.33      16.87 r
  add_110/U1_14/CO (FADDX1)                               0.33      17.19 r
  add_110/U1_15/CO (FADDX1)                               0.32      17.52 r
  add_110/U30/QN (NAND2X0)                                0.10      17.62 f
  add_110/U31/QN (NAND3X0)                                0.15      17.77 r
  add_110/U36/QN (NAND2X0)                                0.10      17.87 f
  add_110/U37/QN (NAND3X0)                                0.15      18.02 r
  add_110/U144/QN (NAND2X0)                               0.10      18.13 f
  add_110/U145/QN (NAND3X0)                               0.15      18.28 r
  add_110/U150/QN (NAND2X0)                               0.10      18.38 f
  add_110/U151/QN (NAND3X0)                               0.16      18.54 r
  add_110/U1_20/CO (FADDX1)                               0.34      18.89 r
  add_110/U1_21/CO (FADDX1)                               0.33      19.22 r
  add_110/U1_22/CO (FADDX1)                               0.33      19.54 r
  add_110/U1_23/CO (FADDX1)                               0.32      19.87 r
  add_110/U20/QN (NAND2X0)                                0.10      19.96 f
  add_110/U21/QN (NAND3X0)                                0.15      20.12 r
  add_110/U26/QN (NAND2X0)                                0.10      20.22 f
  add_110/U27/QN (NAND3X0)                                0.15      20.37 r
  add_110/U114/QN (NAND2X0)                               0.10      20.47 f
  add_110/U115/QN (NAND3X0)                               0.15      20.63 r
  add_110/U120/QN (NAND2X0)                               0.10      20.73 f
  add_110/U121/QN (NAND3X0)                               0.16      20.89 r
  add_110/U1_28/CO (FADDX1)                               0.34      21.23 r
  add_110/U1_29/CO (FADDX1)                               0.32      21.56 r
  add_110/U89/QN (NAND2X0)                                0.10      21.66 f
  add_110/U90/QN (NAND3X0)                                0.15      21.81 r
  add_110/U95/QN (NAND2X0)                                0.10      21.91 f
  add_110/U96/QN (NAND3X0)                                0.16      22.07 r
  add_110/U1_32/CO (FADDX1)                               0.34      22.41 r
  add_110/U1_33/CO (FADDX1)                               0.33      22.74 r
  add_110/U1_34/CO (FADDX1)                               0.32      23.07 r
  add_110/U52/QN (NAND2X0)                                0.11      23.17 f
  add_110/U54/QN (NAND3X0)                                0.14      23.32 r
  add_110/U134/QN (NAND2X0)                               0.10      23.42 f
  add_110/U135/QN (NAND3X0)                               0.15      23.57 r
  add_110/U140/QN (NAND2X0)                               0.10      23.67 f
  add_110/U141/QN (NAND3X0)                               0.16      23.84 r
  add_110/U1_38/CO (FADDX1)                               0.34      24.17 r
  add_110/U57/QN (NAND2X0)                                0.11      24.28 f
  add_110/U59/QN (NAND3X0)                                0.15      24.43 r
  add_110/U62/QN (NAND2X0)                                0.10      24.53 f
  add_110/U63/QN (NAND3X0)                                0.15      24.69 r
  add_110/U68/QN (NAND2X0)                                0.10      24.79 f
  add_110/U69/QN (NAND3X0)                                0.15      24.94 r
  add_110/U40/QN (NAND2X0)                                0.10      25.05 f
  add_110/U41/QN (NAND3X0)                                0.15      25.20 r
  add_110/U46/QN (NAND2X0)                                0.10      25.30 f
  add_110/U47/QN (NAND3X0)                                0.16      25.46 r
  add_110/U1_44/CO (FADDX1)                               0.34      25.81 r
  add_110/U1_45/CO (FADDX1)                               0.33      26.13 r
  add_110/U1_46/CO (FADDX1)                               0.33      26.46 r
  add_110/U1_47/CO (FADDX1)                               0.32      26.79 r
  add_110/U104/QN (NAND2X0)                               0.10      26.88 f
  add_110/U105/QN (NAND3X0)                               0.15      27.04 r
  add_110/U110/QN (NAND2X0)                               0.10      27.14 f
  add_110/U111/QN (NAND3X0)                               0.16      27.30 r
  add_110/U1_50/CO (FADDX1)                               0.34      27.64 r
  add_110/U124/QN (NAND2X0)                               0.10      27.74 f
  add_110/U125/QN (NAND3X0)                               0.15      27.89 r
  add_110/U130/QN (NAND2X0)                               0.10      27.99 f
  add_110/U131/QN (NAND3X0)                               0.16      28.15 r
  add_110/U99/QN (NAND2X0)                                0.12      28.26 f
  add_110/U101/QN (NAND3X0)                               0.15      28.41 r
  add_110/U154/QN (NAND2X0)                               0.10      28.51 f
  add_110/U155/QN (NAND3X0)                               0.15      28.66 r
  add_110/U160/QN (NAND2X0)                               0.10      28.77 f
  add_110/U161/QN (NAND3X0)                               0.16      28.93 r
  add_110/U1_56/CO (FADDX1)                               0.34      29.27 r
  add_110/U84/QN (NAND2X0)                                0.11      29.38 f
  add_110/U86/QN (NAND3X0)                                0.15      29.53 r
  add_110/U164/QN (NAND2X0)                               0.10      29.63 f
  add_110/U165/QN (NAND3X0)                               0.15      29.78 r
  add_110/U170/QN (NAND2X0)                               0.10      29.88 f
  add_110/U171/QN (NAND3X0)                               0.16      30.05 r
  add_110/U1_60/CO (FADDX1)                               0.34      30.38 r
  add_110/U174/QN (NAND2X0)                               0.10      30.48 f
  add_110/U175/QN (NAND3X0)                               0.15      30.63 r
  add_110/U180/QN (NAND2X0)                               0.10      30.74 f
  add_110/U181/QN (NAND3X0)                               0.14      30.87 r
  add_110/U1_63/Q (XOR3X1)                                0.18      31.06 r
  add_110/SUM[63] (WallaceTreeMultiplier_DW01_add_0)      0.00      31.06 r
  U1155/Q (AND2X1)                                        0.46      31.52 r
  out_reg[63]/D (DFFX1)                                   0.36      31.88 r
  data arrival time                                                 31.88

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[63]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -31.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U129/QN (NAND2X0)                               0.12      28.10 r
  add_110/U131/QN (NAND3X0)                               0.13      28.23 f
  add_110/U99/QN (NAND2X0)                                0.11      28.35 r
  add_110/U101/QN (NAND3X0)                               0.13      28.47 f
  add_110/U153/QN (NAND2X0)                               0.12      28.59 r
  add_110/U155/QN (NAND3X0)                               0.13      28.72 f
  add_110/U159/QN (NAND2X0)                               0.12      28.84 r
  add_110/U161/QN (NAND3X0)                               0.14      28.98 f
  add_110/U1_56/CO (FADDX1)                               0.35      29.32 f
  add_110/U83/QN (NAND2X0)                                0.11      29.43 r
  add_110/U86/QN (NAND3X0)                                0.13      29.56 f
  add_110/U163/QN (NAND2X0)                               0.12      29.68 r
  add_110/U165/QN (NAND3X0)                               0.13      29.81 f
  add_110/U169/QN (NAND2X0)                               0.12      29.93 r
  add_110/U171/QN (NAND3X0)                               0.14      30.06 f
  add_110/U1_60/CO (FADDX1)                               0.35      30.41 f
  add_110/U173/QN (NAND2X0)                               0.11      30.52 r
  add_110/U175/QN (NAND3X0)                               0.13      30.65 f
  add_110/U177/Q (XOR2X1)                                 0.21      30.85 r
  add_110/SUM[62] (WallaceTreeMultiplier_DW01_add_0)      0.00      30.85 r
  U1156/Q (AND2X1)                                        0.46      31.31 r
  out_reg[62]/D (DFFX1)                                   0.36      31.68 r
  data arrival time                                                 31.68

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[62]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -31.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U129/QN (NAND2X0)                               0.12      28.10 r
  add_110/U131/QN (NAND3X0)                               0.13      28.23 f
  add_110/U99/QN (NAND2X0)                                0.11      28.35 r
  add_110/U101/QN (NAND3X0)                               0.13      28.47 f
  add_110/U153/QN (NAND2X0)                               0.12      28.59 r
  add_110/U155/QN (NAND3X0)                               0.13      28.72 f
  add_110/U159/QN (NAND2X0)                               0.12      28.84 r
  add_110/U161/QN (NAND3X0)                               0.14      28.98 f
  add_110/U1_56/CO (FADDX1)                               0.35      29.32 f
  add_110/U83/QN (NAND2X0)                                0.11      29.43 r
  add_110/U86/QN (NAND3X0)                                0.13      29.56 f
  add_110/U163/QN (NAND2X0)                               0.12      29.68 r
  add_110/U165/QN (NAND3X0)                               0.13      29.81 f
  add_110/U169/QN (NAND2X0)                               0.12      29.93 r
  add_110/U171/QN (NAND3X0)                               0.14      30.06 f
  add_110/U1_60/CO (FADDX1)                               0.35      30.41 f
  add_110/U5/Q (XOR3X2)                                   0.21      30.62 r
  add_110/SUM[61] (WallaceTreeMultiplier_DW01_add_0)      0.00      30.62 r
  U1157/Q (AND2X1)                                        0.46      31.08 r
  out_reg[61]/D (DFFX1)                                   0.36      31.45 r
  data arrival time                                                 31.45

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[61]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -31.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U129/QN (NAND2X0)                               0.12      28.10 r
  add_110/U131/QN (NAND3X0)                               0.13      28.23 f
  add_110/U99/QN (NAND2X0)                                0.11      28.35 r
  add_110/U101/QN (NAND3X0)                               0.13      28.47 f
  add_110/U153/QN (NAND2X0)                               0.12      28.59 r
  add_110/U155/QN (NAND3X0)                               0.13      28.72 f
  add_110/U159/QN (NAND2X0)                               0.12      28.84 r
  add_110/U161/QN (NAND3X0)                               0.14      28.98 f
  add_110/U1_56/CO (FADDX1)                               0.35      29.32 f
  add_110/U83/QN (NAND2X0)                                0.11      29.43 r
  add_110/U86/QN (NAND3X0)                                0.13      29.56 f
  add_110/U163/QN (NAND2X0)                               0.12      29.68 r
  add_110/U165/QN (NAND3X0)                               0.13      29.81 f
  add_110/U169/QN (NAND2X0)                               0.12      29.93 r
  add_110/U171/QN (NAND3X0)                               0.14      30.06 f
  add_110/U1_60/S (FADDX1)                                0.35      30.41 f
  add_110/SUM[60] (WallaceTreeMultiplier_DW01_add_0)      0.00      30.41 f
  U1158/Q (AND2X1)                                        0.47      30.88 f
  out_reg[60]/D (DFFX1)                                   0.36      31.24 f
  data arrival time                                                 31.24

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[60]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -31.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U129/QN (NAND2X0)                               0.12      28.10 r
  add_110/U131/QN (NAND3X0)                               0.13      28.23 f
  add_110/U99/QN (NAND2X0)                                0.11      28.35 r
  add_110/U101/QN (NAND3X0)                               0.13      28.47 f
  add_110/U153/QN (NAND2X0)                               0.12      28.59 r
  add_110/U155/QN (NAND3X0)                               0.13      28.72 f
  add_110/U159/QN (NAND2X0)                               0.12      28.84 r
  add_110/U161/QN (NAND3X0)                               0.14      28.98 f
  add_110/U1_56/CO (FADDX1)                               0.35      29.32 f
  add_110/U83/QN (NAND2X0)                                0.11      29.43 r
  add_110/U86/QN (NAND3X0)                                0.13      29.56 f
  add_110/U163/QN (NAND2X0)                               0.12      29.68 r
  add_110/U165/QN (NAND3X0)                               0.13      29.81 f
  add_110/U167/Q (XOR2X1)                                 0.21      30.01 r
  add_110/SUM[59] (WallaceTreeMultiplier_DW01_add_0)      0.00      30.01 r
  U1159/Q (AND2X1)                                        0.46      30.47 r
  out_reg[59]/D (DFFX1)                                   0.36      30.84 r
  data arrival time                                                 30.84

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[59]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -30.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U129/QN (NAND2X0)                               0.12      28.10 r
  add_110/U131/QN (NAND3X0)                               0.13      28.23 f
  add_110/U99/QN (NAND2X0)                                0.11      28.35 r
  add_110/U101/QN (NAND3X0)                               0.13      28.47 f
  add_110/U153/QN (NAND2X0)                               0.12      28.59 r
  add_110/U155/QN (NAND3X0)                               0.13      28.72 f
  add_110/U159/QN (NAND2X0)                               0.12      28.84 r
  add_110/U161/QN (NAND3X0)                               0.14      28.98 f
  add_110/U1_56/CO (FADDX1)                               0.35      29.32 f
  add_110/U83/QN (NAND2X0)                                0.11      29.43 r
  add_110/U86/QN (NAND3X0)                                0.13      29.56 f
  add_110/U9/Q (XOR3X2)                                   0.22      29.78 r
  add_110/SUM[58] (WallaceTreeMultiplier_DW01_add_0)      0.00      29.78 r
  U1160/Q (AND2X1)                                        0.46      30.24 r
  out_reg[58]/D (DFFX1)                                   0.36      30.61 r
  data arrival time                                                 30.61

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[58]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -30.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U129/QN (NAND2X0)                               0.12      28.10 r
  add_110/U131/QN (NAND3X0)                               0.13      28.23 f
  add_110/U99/QN (NAND2X0)                                0.11      28.35 r
  add_110/U101/QN (NAND3X0)                               0.13      28.47 f
  add_110/U153/QN (NAND2X0)                               0.12      28.59 r
  add_110/U155/QN (NAND3X0)                               0.13      28.72 f
  add_110/U159/QN (NAND2X0)                               0.12      28.84 r
  add_110/U161/QN (NAND3X0)                               0.14      28.98 f
  add_110/U1_56/CO (FADDX1)                               0.35      29.32 f
  add_110/U82/Q (XOR2X1)                                  0.20      29.53 r
  add_110/SUM[57] (WallaceTreeMultiplier_DW01_add_0)      0.00      29.53 r
  U1161/Q (AND2X1)                                        0.46      29.99 r
  out_reg[57]/D (DFFX1)                                   0.36      30.35 r
  data arrival time                                                 30.35

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[57]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -30.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U129/QN (NAND2X0)                               0.12      28.10 r
  add_110/U131/QN (NAND3X0)                               0.13      28.23 f
  add_110/U99/QN (NAND2X0)                                0.11      28.35 r
  add_110/U101/QN (NAND3X0)                               0.13      28.47 f
  add_110/U153/QN (NAND2X0)                               0.12      28.59 r
  add_110/U155/QN (NAND3X0)                               0.13      28.72 f
  add_110/U159/QN (NAND2X0)                               0.12      28.84 r
  add_110/U161/QN (NAND3X0)                               0.14      28.98 f
  add_110/U1_56/S (FADDX1)                                0.35      29.33 f
  add_110/SUM[56] (WallaceTreeMultiplier_DW01_add_0)      0.00      29.33 f
  U1162/Q (AND2X1)                                        0.47      29.79 f
  out_reg[56]/D (DFFX1)                                   0.36      30.16 f
  data arrival time                                                 30.16

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[56]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -30.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U129/QN (NAND2X0)                               0.12      28.10 r
  add_110/U131/QN (NAND3X0)                               0.13      28.23 f
  add_110/U99/QN (NAND2X0)                                0.11      28.35 r
  add_110/U101/QN (NAND3X0)                               0.13      28.47 f
  add_110/U153/QN (NAND2X0)                               0.12      28.59 r
  add_110/U155/QN (NAND3X0)                               0.13      28.72 f
  add_110/U157/Q (XOR2X1)                                 0.21      28.93 r
  add_110/SUM[55] (WallaceTreeMultiplier_DW01_add_0)      0.00      28.93 r
  U1163/Q (AND2X1)                                        0.46      29.39 r
  out_reg[55]/D (DFFX1)                                   0.36      29.75 r
  data arrival time                                                 29.75

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[55]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -29.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U129/QN (NAND2X0)                               0.12      28.10 r
  add_110/U131/QN (NAND3X0)                               0.13      28.23 f
  add_110/U99/QN (NAND2X0)                                0.11      28.35 r
  add_110/U101/QN (NAND3X0)                               0.13      28.47 f
  add_110/U7/Q (XOR3X2)                                   0.22      28.69 r
  add_110/SUM[54] (WallaceTreeMultiplier_DW01_add_0)      0.00      28.69 r
  U1164/Q (AND2X1)                                        0.46      29.16 r
  out_reg[54]/D (DFFX1)                                   0.36      29.52 r
  data arrival time                                                 29.52

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[54]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -29.52
  --------------------------------------------------------------------------
  slack (MET)                                                        2.36


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U129/QN (NAND2X0)                               0.12      28.10 r
  add_110/U131/QN (NAND3X0)                               0.13      28.23 f
  add_110/U97/Q (XOR2X1)                                  0.21      28.44 r
  add_110/SUM[53] (WallaceTreeMultiplier_DW01_add_0)      0.00      28.44 r
  U1165/Q (AND2X1)                                        0.46      28.90 r
  out_reg[53]/D (DFFX1)                                   0.36      29.26 r
  data arrival time                                                 29.26

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[53]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -29.26
  --------------------------------------------------------------------------
  slack (MET)                                                        2.62


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U123/QN (NAND2X0)                               0.11      27.85 r
  add_110/U125/QN (NAND3X0)                               0.13      27.98 f
  add_110/U127/Q (XOR2X1)                                 0.21      28.19 r
  add_110/SUM[52] (WallaceTreeMultiplier_DW01_add_0)      0.00      28.19 r
  U1166/Q (AND2X1)                                        0.46      28.65 r
  out_reg[52]/D (DFFX1)                                   0.36      29.01 r
  data arrival time                                                 29.01

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[52]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -29.01
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/CO (FADDX1)                               0.35      27.74 f
  add_110/U4/Q (XOR3X2)                                   0.21      27.95 r
  add_110/SUM[51] (WallaceTreeMultiplier_DW01_add_0)      0.00      27.95 r
  U1167/Q (AND2X1)                                        0.46      28.42 r
  out_reg[51]/D (DFFX1)                                   0.36      28.78 r
  data arrival time                                                 28.78

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[51]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -28.78
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U109/QN (NAND2X0)                               0.12      27.26 r
  add_110/U111/QN (NAND3X0)                               0.14      27.39 f
  add_110/U1_50/S (FADDX1)                                0.35      27.75 f
  add_110/SUM[50] (WallaceTreeMultiplier_DW01_add_0)      0.00      27.75 f
  U1168/Q (AND2X1)                                        0.47      28.21 f
  out_reg[50]/D (DFFX1)                                   0.36      28.58 f
  data arrival time                                                 28.58

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[50]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -28.58
  --------------------------------------------------------------------------
  slack (MET)                                                        3.35


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U103/QN (NAND2X0)                               0.11      27.01 r
  add_110/U105/QN (NAND3X0)                               0.13      27.14 f
  add_110/U107/Q (XOR2X1)                                 0.21      27.35 r
  add_110/SUM[49] (WallaceTreeMultiplier_DW01_add_0)      0.00      27.35 r
  U1169/Q (AND2X1)                                        0.46      27.81 r
  out_reg[49]/D (DFFX1)                                   0.36      28.17 r
  data arrival time                                                 28.17

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[49]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -28.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.71


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/CO (FADDX1)                               0.34      26.90 f
  add_110/U3/Q (XOR3X2)                                   0.21      27.11 r
  add_110/SUM[48] (WallaceTreeMultiplier_DW01_add_0)      0.00      27.11 r
  U1170/Q (AND2X1)                                        0.46      27.58 r
  out_reg[48]/D (DFFX1)                                   0.36      27.94 r
  data arrival time                                                 27.94

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[48]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -27.94
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/CO (FADDX1)                               0.34      26.56 f
  add_110/U1_47/S (FADDX1)                                0.35      26.91 f
  add_110/SUM[47] (WallaceTreeMultiplier_DW01_add_0)      0.00      26.91 f
  U1171/Q (AND2X1)                                        0.46      27.37 f
  out_reg[47]/D (DFFX1)                                   0.36      27.74 f
  data arrival time                                                 27.74

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[47]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -27.74
  --------------------------------------------------------------------------
  slack (MET)                                                        4.19


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/CO (FADDX1)                               0.34      26.22 f
  add_110/U1_46/S (FADDX1)                                0.35      26.56 f
  add_110/SUM[46] (WallaceTreeMultiplier_DW01_add_0)      0.00      26.56 f
  U1172/Q (AND2X1)                                        0.46      27.03 f
  out_reg[46]/D (DFFX1)                                   0.36      27.39 f
  data arrival time                                                 27.39

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[46]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -27.39
  --------------------------------------------------------------------------
  slack (MET)                                                        4.54


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/CO (FADDX1)                               0.35      25.87 f
  add_110/U1_45/S (FADDX1)                                0.35      26.22 f
  add_110/SUM[45] (WallaceTreeMultiplier_DW01_add_0)      0.00      26.22 f
  U1173/Q (AND2X1)                                        0.46      26.68 f
  out_reg[45]/D (DFFX1)                                   0.36      27.05 f
  data arrival time                                                 27.05

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[45]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -27.05
  --------------------------------------------------------------------------
  slack (MET)                                                        4.88


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U45/QN (NAND2X0)                                0.12      25.38 r
  add_110/U47/QN (NAND3X0)                                0.14      25.52 f
  add_110/U1_44/S (FADDX1)                                0.35      25.87 f
  add_110/SUM[44] (WallaceTreeMultiplier_DW01_add_0)      0.00      25.87 f
  U1174/Q (AND2X1)                                        0.47      26.34 f
  out_reg[44]/D (DFFX1)                                   0.36      26.70 f
  data arrival time                                                 26.70

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[44]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -26.70
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U39/QN (NAND2X0)                                0.12      25.14 r
  add_110/U41/QN (NAND3X0)                                0.13      25.27 f
  add_110/U43/Q (XOR2X1)                                  0.21      25.47 r
  add_110/SUM[43] (WallaceTreeMultiplier_DW01_add_0)      0.00      25.47 r
  U1175/Q (AND2X1)                                        0.46      25.93 r
  out_reg[43]/D (DFFX1)                                   0.36      26.30 r
  data arrival time                                                 26.30

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[43]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -26.30
  --------------------------------------------------------------------------
  slack (MET)                                                        5.59


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U67/QN (NAND2X0)                                0.12      24.89 r
  add_110/U69/QN (NAND3X0)                                0.13      25.02 f
  add_110/U11/Q (XOR3X2)                                  0.22      25.24 r
  add_110/SUM[42] (WallaceTreeMultiplier_DW01_add_0)      0.00      25.24 r
  U1176/Q (AND2X1)                                        0.46      25.70 r
  out_reg[42]/D (DFFX1)                                   0.36      26.07 r
  data arrival time                                                 26.07

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[42]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -26.07
  --------------------------------------------------------------------------
  slack (MET)                                                        5.82


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U61/QN (NAND2X0)                                0.12      24.64 r
  add_110/U63/QN (NAND3X0)                                0.13      24.77 f
  add_110/U65/Q (XOR2X1)                                  0.21      24.98 r
  add_110/SUM[41] (WallaceTreeMultiplier_DW01_add_0)      0.00      24.98 r
  U1177/Q (AND2X1)                                        0.46      25.44 r
  out_reg[41]/D (DFFX1)                                   0.36      25.80 r
  data arrival time                                                 25.80

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[41]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -25.80
  --------------------------------------------------------------------------
  slack (MET)                                                        6.08


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U56/QN (NAND2X0)                                0.11      24.40 r
  add_110/U59/QN (NAND3X0)                                0.13      24.52 f
  add_110/U8/Q (XOR3X2)                                   0.22      24.74 r
  add_110/SUM[40] (WallaceTreeMultiplier_DW01_add_0)      0.00      24.74 r
  U1178/Q (AND2X1)                                        0.46      25.21 r
  out_reg[40]/D (DFFX1)                                   0.36      25.57 r
  data arrival time                                                 25.57

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[40]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -25.57
  --------------------------------------------------------------------------
  slack (MET)                                                        6.31


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/CO (FADDX1)                               0.35      24.29 f
  add_110/U55/Q (XOR3X1)                                  0.36      24.65 r
  add_110/SUM[39] (WallaceTreeMultiplier_DW01_add_0)      0.00      24.65 r
  U1179/Q (AND2X1)                                        0.46      25.11 r
  out_reg[39]/D (DFFX1)                                   0.36      25.48 r
  data arrival time                                                 25.48

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[39]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -25.48
  --------------------------------------------------------------------------
  slack (MET)                                                        6.41


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U139/QN (NAND2X0)                               0.12      23.81 r
  add_110/U141/QN (NAND3X0)                               0.14      23.94 f
  add_110/U1_38/S (FADDX1)                                0.35      24.29 f
  add_110/SUM[38] (WallaceTreeMultiplier_DW01_add_0)      0.00      24.29 f
  U1180/Q (AND2X1)                                        0.47      24.76 f
  out_reg[38]/D (DFFX1)                                   0.36      25.12 f
  data arrival time                                                 25.12

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[38]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -25.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.80


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U133/QN (NAND2X0)                               0.12      23.56 r
  add_110/U135/QN (NAND3X0)                               0.13      23.69 f
  add_110/U137/Q (XOR2X1)                                 0.21      23.90 r
  add_110/SUM[37] (WallaceTreeMultiplier_DW01_add_0)      0.00      23.90 r
  U1181/Q (AND2X1)                                        0.46      24.36 r
  out_reg[37]/D (DFFX1)                                   0.36      24.72 r
  data arrival time                                                 24.72

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[37]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -24.72
  --------------------------------------------------------------------------
  slack (MET)                                                        7.17


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U52/QN (NAND2X0)                                0.11      23.31 r
  add_110/U54/QN (NAND3X0)                                0.13      23.44 f
  add_110/U6/Q (XOR3X2)                                   0.22      23.66 r
  add_110/SUM[36] (WallaceTreeMultiplier_DW01_add_0)      0.00      23.66 r
  U1182/Q (AND2X1)                                        0.46      24.12 r
  out_reg[36]/D (DFFX1)                                   0.36      24.49 r
  data arrival time                                                 24.49

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[36]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -24.49
  --------------------------------------------------------------------------
  slack (MET)                                                        7.40


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/CO (FADDX1)                               0.34      23.20 f
  add_110/U50/Q (XOR3X1)                                  0.36      23.57 r
  add_110/SUM[35] (WallaceTreeMultiplier_DW01_add_0)      0.00      23.57 r
  U1183/Q (AND2X1)                                        0.46      24.03 r
  out_reg[35]/D (DFFX1)                                   0.36      24.39 r
  data arrival time                                                 24.39

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[35]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -24.39
  --------------------------------------------------------------------------
  slack (MET)                                                        7.49


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/CO (FADDX1)                               0.34      22.86 f
  add_110/U1_34/S (FADDX1)                                0.35      23.21 f
  add_110/SUM[34] (WallaceTreeMultiplier_DW01_add_0)      0.00      23.21 f
  U1184/Q (AND2X1)                                        0.46      23.67 f
  out_reg[34]/D (DFFX1)                                   0.36      24.04 f
  data arrival time                                                 24.04

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[34]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -24.04
  --------------------------------------------------------------------------
  slack (MET)                                                        7.89


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/CO (FADDX1)                               0.35      22.52 f
  add_110/U1_33/S (FADDX1)                                0.35      22.86 f
  add_110/SUM[33] (WallaceTreeMultiplier_DW01_add_0)      0.00      22.86 f
  U1185/Q (AND2X1)                                        0.46      23.33 f
  out_reg[33]/D (DFFX1)                                   0.36      23.69 f
  data arrival time                                                 23.69

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[33]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -23.69
  --------------------------------------------------------------------------
  slack (MET)                                                        8.23


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U94/QN (NAND2X0)                                0.12      22.03 r
  add_110/U96/QN (NAND3X0)                                0.14      22.17 f
  add_110/U1_32/S (FADDX1)                                0.35      22.52 f
  add_110/SUM[32] (WallaceTreeMultiplier_DW01_add_0)      0.00      22.52 f
  U1186/Q (AND2X1)                                        0.47      22.99 f
  out_reg[32]/D (DFFX1)                                   0.36      23.35 f
  data arrival time                                                 23.35

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[32]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -23.35
  --------------------------------------------------------------------------
  slack (MET)                                                        8.58


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U88/QN (NAND2X0)                                0.11      21.79 r
  add_110/U90/QN (NAND3X0)                                0.13      21.91 f
  add_110/U92/Q (XOR2X1)                                  0.21      22.12 r
  add_110/SUM[31] (WallaceTreeMultiplier_DW01_add_0)      0.00      22.12 r
  U1187/Q (AND2X1)                                        0.46      22.58 r
  out_reg[31]/D (DFFX1)                                   0.36      22.94 r
  data arrival time                                                 22.94

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[31]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -22.94
  --------------------------------------------------------------------------
  slack (MET)                                                        8.94


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/CO (FADDX1)                               0.34      21.67 f
  add_110/U2/Q (XOR3X2)                                   0.21      21.88 r
  add_110/SUM[30] (WallaceTreeMultiplier_DW01_add_0)      0.00      21.88 r
  U1188/Q (AND2X1)                                        0.46      22.35 r
  out_reg[30]/D (DFFX1)                                   0.36      22.71 r
  data arrival time                                                 22.71

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[30]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -22.71
  --------------------------------------------------------------------------
  slack (MET)                                                        9.17


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/CO (FADDX1)                               0.35      21.33 f
  add_110/U1_29/S (FADDX1)                                0.35      21.68 f
  add_110/SUM[29] (WallaceTreeMultiplier_DW01_add_0)      0.00      21.68 f
  U1189/Q (AND2X1)                                        0.46      22.14 f
  out_reg[29]/D (DFFX1)                                   0.36      22.51 f
  data arrival time                                                 22.51

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[29]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -22.51
  --------------------------------------------------------------------------
  slack (MET)                                                        9.42


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U119/QN (NAND2X0)                               0.12      20.85 r
  add_110/U121/QN (NAND3X0)                               0.14      20.98 f
  add_110/U1_28/S (FADDX1)                                0.35      21.33 f
  add_110/SUM[28] (WallaceTreeMultiplier_DW01_add_0)      0.00      21.33 f
  U1190/Q (AND2X1)                                        0.47      21.80 f
  out_reg[28]/D (DFFX1)                                   0.36      22.16 f
  data arrival time                                                 22.16

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[28]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -22.16
  --------------------------------------------------------------------------
  slack (MET)                                                        9.76


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U113/QN (NAND2X0)                               0.12      20.60 r
  add_110/U115/QN (NAND3X0)                               0.13      20.73 f
  add_110/U117/Q (XOR2X1)                                 0.21      20.93 r
  add_110/SUM[27] (WallaceTreeMultiplier_DW01_add_0)      0.00      20.93 r
  U1191/Q (AND2X1)                                        0.46      21.39 r
  out_reg[27]/D (DFFX1)                                   0.36      21.76 r
  data arrival time                                                 21.76

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[27]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -21.76
  --------------------------------------------------------------------------
  slack (MET)                                                       10.13


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U25/QN (NAND2X0)                                0.12      20.35 r
  add_110/U27/QN (NAND3X0)                                0.13      20.48 f
  add_110/U10/Q (XOR3X2)                                  0.22      20.70 r
  add_110/SUM[26] (WallaceTreeMultiplier_DW01_add_0)      0.00      20.70 r
  U1192/Q (AND2X1)                                        0.46      21.16 r
  out_reg[26]/D (DFFX1)                                   0.36      21.53 r
  data arrival time                                                 21.53

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[26]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -21.53
  --------------------------------------------------------------------------
  slack (MET)                                                       10.36


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U19/QN (NAND2X0)                                0.11      20.10 r
  add_110/U21/QN (NAND3X0)                                0.13      20.23 f
  add_110/U23/Q (XOR2X1)                                  0.21      20.44 r
  add_110/SUM[25] (WallaceTreeMultiplier_DW01_add_0)      0.00      20.44 r
  U1193/Q (AND2X1)                                        0.46      20.90 r
  out_reg[25]/D (DFFX1)                                   0.36      21.26 r
  data arrival time                                                 21.26

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[25]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -21.26
  --------------------------------------------------------------------------
  slack (MET)                                                       10.62


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/CO (FADDX1)                               0.34      19.99 f
  add_110/U1/Q (XOR3X2)                                   0.21      20.20 r
  add_110/SUM[24] (WallaceTreeMultiplier_DW01_add_0)      0.00      20.20 r
  U1194/Q (AND2X1)                                        0.46      20.67 r
  out_reg[24]/D (DFFX1)                                   0.36      21.03 r
  data arrival time                                                 21.03

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[24]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -21.03
  --------------------------------------------------------------------------
  slack (MET)                                                       10.85


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/CO (FADDX1)                               0.34      19.65 f
  add_110/U1_23/S (FADDX1)                                0.35      20.00 f
  add_110/SUM[23] (WallaceTreeMultiplier_DW01_add_0)      0.00      20.00 f
  U1195/Q (AND2X1)                                        0.46      20.46 f
  out_reg[23]/D (DFFX1)                                   0.36      20.83 f
  data arrival time                                                 20.83

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[23]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -20.83
  --------------------------------------------------------------------------
  slack (MET)                                                       11.10


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/CO (FADDX1)                               0.34      19.31 f
  add_110/U1_22/S (FADDX1)                                0.35      19.65 f
  add_110/SUM[22] (WallaceTreeMultiplier_DW01_add_0)      0.00      19.65 f
  U1196/Q (AND2X1)                                        0.46      20.12 f
  out_reg[22]/D (DFFX1)                                   0.36      20.48 f
  data arrival time                                                 20.48

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[22]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -20.48
  --------------------------------------------------------------------------
  slack (MET)                                                       11.44


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/CO (FADDX1)                               0.35      18.96 f
  add_110/U1_21/S (FADDX1)                                0.35      19.31 f
  add_110/SUM[21] (WallaceTreeMultiplier_DW01_add_0)      0.00      19.31 f
  U1197/Q (AND2X1)                                        0.46      19.77 f
  out_reg[21]/D (DFFX1)                                   0.36      20.14 f
  data arrival time                                                 20.14

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[21]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -20.14
  --------------------------------------------------------------------------
  slack (MET)                                                       11.79


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[0]/Q (DFFX1)                                  0.28       0.28 r
  U2307/ZN (INVX0)                                        0.57       0.84 f
  U1225/Z (DELLN2X2)                                      1.46       2.30 f
  U1365/QN (NOR2X0)                                       0.90       3.20 r
  level1[0].x6/cin[2] (FullAdder_0)                       0.00       3.20 r
  level1[0].x6/U43/Q (XOR2X1)                             1.13       4.34 f
  level1[0].x6/sum[2] (FullAdder_0)                       0.00       4.34 f
  level2[0].x5/a[2] (FullAdder_41)                        0.00       4.34 f
  level2[0].x5/U127/Q (XOR2X1)                            1.11       5.45 f
  level2[0].x5/U43/Q (XOR2X1)                             0.23       5.67 f
  level2[0].x5/sum[2] (FullAdder_41)                      0.00       5.67 f
  level3[0].x0/a[2] (FullAdder_27)                        0.00       5.67 f
  level3[0].x0/U127/Q (XOR2X1)                            1.11       6.78 f
  level3[0].x0/U43/Q (XOR2X1)                             0.23       7.01 f
  level3[0].x0/sum[2] (FullAdder_27)                      0.00       7.01 f
  level4[0].x1/a[2] (FullAdder_18)                        0.00       7.01 f
  level4[0].x1/U127/Q (XOR2X1)                            1.11       8.12 f
  level4[0].x1/U43/Q (XOR2X1)                             0.23       8.35 f
  level4[0].x1/sum[2] (FullAdder_18)                      0.00       8.35 f
  level5[0].x2/a[2] (FullAdder_12)                        0.00       8.35 f
  level5[0].x2/U127/Q (XOR2X1)                            1.11       9.46 f
  level5[0].x2/U43/Q (XOR2X1)                             0.23       9.69 f
  level5[0].x2/sum[2] (FullAdder_12)                      0.00       9.69 f
  F0/a[2] (FullAdder_8)                                   0.00       9.69 f
  F0/U127/Q (XOR2X1)                                      1.11      10.80 f
  F0/U43/Q (XOR2X1)                                       0.23      11.03 f
  F0/sum[2] (FullAdder_8)                                 0.00      11.03 f
  F3/a[2] (FullAdder_5)                                   0.00      11.03 f
  F3/U127/Q (XOR2X1)                                      1.11      12.14 f
  F3/U43/Q (XOR2X1)                                       0.23      12.36 f
  F3/sum[2] (FullAdder_5)                                 0.00      12.36 f
  F5/a[2] (FullAdder_3)                                   0.00      12.36 f
  F5/U127/Q (XOR2X1)                                      1.11      13.47 f
  F5/U43/Q (XOR2X1)                                       0.23      13.70 f
  F5/sum[2] (FullAdder_3)                                 0.00      13.70 f
  F6/a[2] (FullAdder_2)                                   0.00      13.70 f
  F6/U127/Q (XOR2X1)                                      1.11      14.81 f
  F6/U43/Q (XOR2X1)                                       0.23      15.04 f
  F6/sum[2] (FullAdder_2)                                 0.00      15.04 f
  F7/a[2] (FullAdder_1)                                   0.00      15.04 f
  F7/U127/Q (XOR2X1)                                      1.11      16.15 f
  F7/U43/Q (XOR2X1)                                       0.25      16.40 f
  F7/sum[2] (FullAdder_1)                                 0.00      16.40 f
  add_110/B[2] (WallaceTreeMultiplier_DW01_add_0)         0.00      16.40 f
  add_110/U1_2/S (FADDX1)                                 2.65      19.05 f
  add_110/SUM[2] (WallaceTreeMultiplier_DW01_add_0)       0.00      19.05 f
  U1216/Q (AND2X1)                                        0.46      19.52 f
  out_reg[2]/D (DFFX1)                                    0.36      19.88 f
  data arrival time                                                 19.88

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[2]/CLK (DFFX1)                                  0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -19.88
  --------------------------------------------------------------------------
  slack (MET)                                                       12.05


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U149/QN (NAND2X0)                               0.12      18.48 r
  add_110/U151/QN (NAND3X0)                               0.14      18.61 f
  add_110/U1_20/S (FADDX1)                                0.35      18.97 f
  add_110/SUM[20] (WallaceTreeMultiplier_DW01_add_0)      0.00      18.97 f
  U1198/Q (AND2X1)                                        0.47      19.43 f
  out_reg[20]/D (DFFX1)                                   0.36      19.79 f
  data arrival time                                                 19.79

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[20]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -19.79
  --------------------------------------------------------------------------
  slack (MET)                                                       12.13


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_10       8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[0]/Q (DFFX1)                                  0.28       0.28 r
  U2307/ZN (INVX0)                                        0.57       0.84 f
  U1225/Z (DELLN2X2)                                      1.46       2.30 f
  U1365/QN (NOR2X0)                                       0.90       3.20 r
  level1[0].x6/cin[2] (FullAdder_0)                       0.00       3.20 r
  level1[0].x6/U43/Q (XOR2X1)                             1.13       4.34 f
  level1[0].x6/sum[2] (FullAdder_0)                       0.00       4.34 f
  level2[0].x5/a[2] (FullAdder_41)                        0.00       4.34 f
  level2[0].x5/U127/Q (XOR2X1)                            1.11       5.45 f
  level2[0].x5/U43/Q (XOR2X1)                             0.23       5.67 f
  level2[0].x5/sum[2] (FullAdder_41)                      0.00       5.67 f
  level3[0].x0/a[2] (FullAdder_27)                        0.00       5.67 f
  level3[0].x0/U127/Q (XOR2X1)                            1.11       6.78 f
  level3[0].x0/U43/Q (XOR2X1)                             0.23       7.01 f
  level3[0].x0/sum[2] (FullAdder_27)                      0.00       7.01 f
  level4[0].x1/a[2] (FullAdder_18)                        0.00       7.01 f
  level4[0].x1/U127/Q (XOR2X1)                            1.11       8.12 f
  level4[0].x1/U126/Q (AO22X1)                            0.18       8.31 f
  level4[0].x1/cout[3] (FullAdder_18)                     0.00       8.31 f
  level5[2].x2/a[3] (FullAdder_10)                        0.00       8.31 f
  level5[2].x2/U105/Q (XOR2X1)                            1.11       9.42 f
  level5[2].x2/U32/Q (XOR2X1)                             0.23       9.65 f
  level5[2].x2/sum[3] (FullAdder_10)                      0.00       9.65 f
  F0/cin[3] (FullAdder_8)                                 0.00       9.65 f
  F0/U32/Q (XOR2X1)                                       1.11      10.76 f
  F0/sum[3] (FullAdder_8)                                 0.00      10.76 f
  F3/a[3] (FullAdder_5)                                   0.00      10.76 f
  F3/U105/Q (XOR2X1)                                      1.11      11.87 f
  F3/U32/Q (XOR2X1)                                       0.23      12.09 f
  F3/sum[3] (FullAdder_5)                                 0.00      12.09 f
  F5/a[3] (FullAdder_3)                                   0.00      12.09 f
  F5/U105/Q (XOR2X1)                                      1.11      13.20 f
  F5/U32/Q (XOR2X1)                                       0.23      13.43 f
  F5/sum[3] (FullAdder_3)                                 0.00      13.43 f
  F6/a[3] (FullAdder_2)                                   0.00      13.43 f
  F6/U105/Q (XOR2X1)                                      1.11      14.54 f
  F6/U32/Q (XOR2X1)                                       0.23      14.77 f
  F6/sum[3] (FullAdder_2)                                 0.00      14.77 f
  F7/a[3] (FullAdder_1)                                   0.00      14.77 f
  F7/U105/Q (XOR2X1)                                      1.11      15.88 f
  F7/U32/Q (XOR2X1)                                       0.25      16.13 f
  F7/sum[3] (FullAdder_1)                                 0.00      16.13 f
  add_110/B[3] (WallaceTreeMultiplier_DW01_add_0)         0.00      16.13 f
  add_110/U1_3/S (FADDX1)                                 2.65      18.78 f
  add_110/SUM[3] (WallaceTreeMultiplier_DW01_add_0)       0.00      18.78 f
  U1215/Q (AND2X1)                                        0.46      19.25 f
  out_reg[3]/D (DFFX1)                                    0.36      19.61 f
  data arrival time                                                 19.61

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[3]/CLK (DFFX1)                                  0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -19.61
  --------------------------------------------------------------------------
  slack (MET)                                                       12.32


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U143/QN (NAND2X0)                               0.12      18.23 r
  add_110/U145/QN (NAND3X0)                               0.13      18.36 f
  add_110/U147/Q (XOR2X1)                                 0.21      18.57 r
  add_110/SUM[19] (WallaceTreeMultiplier_DW01_add_0)      0.00      18.57 r
  U1199/Q (AND2X1)                                        0.46      19.03 r
  out_reg[19]/D (DFFX1)                                   0.36      19.39 r
  data arrival time                                                 19.39

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[19]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -19.39
  --------------------------------------------------------------------------
  slack (MET)                                                       12.49


  Startpoint: B_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[2]/CLK (DFFX1)                                0.00       0.00 r
  B_reg_reg[2]/Q (DFFX1)                                  0.30       0.30 f
  U2562/ZN (INVX0)                                        0.67       0.97 r
  U2266/Z (DELLN1X2)                                      1.01       1.98 r
  U2436/QN (NOR2X0)                                       0.90       2.88 f
  level1[0].x6/cin[3] (FullAdder_0)                       0.00       2.88 f
  level1[0].x6/U194/Q (XOR2X1)                            1.12       4.00 f
  level1[0].x6/sum[3] (FullAdder_0)                       0.00       4.00 f
  level2[0].x5/a[3] (FullAdder_41)                        0.00       4.00 f
  level2[0].x5/U64/Q (XOR2X1)                             1.11       5.11 f
  level2[0].x5/U32/Q (XOR2X1)                             0.23       5.34 f
  level2[0].x5/sum[3] (FullAdder_41)                      0.00       5.34 f
  level3[0].x0/a[3] (FullAdder_27)                        0.00       5.34 f
  level3[0].x0/U67/Q (XOR2X1)                             1.11       6.45 f
  level3[0].x0/U32/Q (XOR2X1)                             0.23       6.67 f
  level3[0].x0/sum[3] (FullAdder_27)                      0.00       6.67 f
  level4[0].x1/a[3] (FullAdder_18)                        0.00       6.67 f
  level4[0].x1/U105/Q (XOR2X1)                            1.01       7.69 f
  level4[0].x1/U32/Q (XOR2X1)                             0.23       7.92 f
  level4[0].x1/sum[3] (FullAdder_18)                      0.00       7.92 f
  level5[0].x2/a[3] (FullAdder_12)                        0.00       7.92 f
  level5[0].x2/U66/Q (XOR2X1)                             1.11       9.03 f
  level5[0].x2/U32/Q (XOR2X1)                             0.23       9.25 f
  level5[0].x2/sum[3] (FullAdder_12)                      0.00       9.25 f
  F0/a[3] (FullAdder_8)                                   0.00       9.25 f
  F0/U105/Q (XOR2X1)                                      1.11      10.36 f
  F0/U104/Q (AO22X1)                                      0.18      10.55 f
  F0/cout[4] (FullAdder_8)                                0.00      10.55 f
  F3/b[4] (FullAdder_5)                                   0.00      10.55 f
  F3/U83/Q (XOR2X1)                                       1.01      11.56 f
  F3/U21/Q (XOR2X1)                                       0.23      11.79 f
  F3/sum[4] (FullAdder_5)                                 0.00      11.79 f
  F5/a[4] (FullAdder_3)                                   0.00      11.79 f
  F5/U83/Q (XOR2X1)                                       1.11      12.90 f
  F5/U21/Q (XOR2X1)                                       0.23      13.13 f
  F5/sum[4] (FullAdder_3)                                 0.00      13.13 f
  F6/a[4] (FullAdder_2)                                   0.00      13.13 f
  F6/U83/Q (XOR2X1)                                       1.11      14.24 f
  F6/U21/Q (XOR2X1)                                       0.23      14.47 f
  F6/sum[4] (FullAdder_2)                                 0.00      14.47 f
  F7/a[4] (FullAdder_1)                                   0.00      14.47 f
  F7/U83/Q (XOR2X1)                                       1.11      15.58 f
  F7/U21/Q (XOR2X1)                                       0.25      15.82 f
  F7/sum[4] (FullAdder_1)                                 0.00      15.82 f
  add_110/B[4] (WallaceTreeMultiplier_DW01_add_0)         0.00      15.82 f
  add_110/U1_4/S (FADDX1)                                 2.65      18.48 f
  add_110/SUM[4] (WallaceTreeMultiplier_DW01_add_0)       0.00      18.48 f
  U1214/Q (AND2X1)                                        0.46      18.94 f
  out_reg[4]/D (DFFX1)                                    0.36      19.31 f
  data arrival time                                                 19.31

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[4]/CLK (DFFX1)                                  0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -19.31
  --------------------------------------------------------------------------
  slack (MET)                                                       12.62


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U35/QN (NAND2X0)                                0.12      17.98 r
  add_110/U37/QN (NAND3X0)                                0.13      18.11 f
  add_110/U12/Q (XOR3X2)                                  0.22      18.33 r
  add_110/SUM[18] (WallaceTreeMultiplier_DW01_add_0)      0.00      18.33 r
  U1200/Q (AND2X1)                                        0.46      18.79 r
  out_reg[18]/D (DFFX1)                                   0.36      19.16 r
  data arrival time                                                 19.16

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[18]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -19.16
  --------------------------------------------------------------------------
  slack (MET)                                                       12.73


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U29/QN (NAND2X0)                                0.11      17.74 r
  add_110/U31/QN (NAND3X0)                                0.13      17.86 f
  add_110/U33/Q (XOR2X1)                                  0.21      18.07 r
  add_110/SUM[17] (WallaceTreeMultiplier_DW01_add_0)      0.00      18.07 r
  U1201/Q (AND2X1)                                        0.46      18.53 r
  out_reg[17]/D (DFFX1)                                   0.36      18.90 r
  data arrival time                                                 18.90

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[17]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -18.90
  --------------------------------------------------------------------------
  slack (MET)                                                       12.99


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/CO (FADDX1)                               0.34      17.62 f
  add_110/U14/Q (XOR3X1)                                  0.19      17.82 r
  add_110/SUM[16] (WallaceTreeMultiplier_DW01_add_0)      0.00      17.82 r
  U1202/Q (AND2X1)                                        0.46      18.28 r
  out_reg[16]/D (DFFX1)                                   0.36      18.64 r
  data arrival time                                                 18.64

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[16]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -18.64
  --------------------------------------------------------------------------
  slack (MET)                                                       13.24


  Startpoint: A_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_0        8000                  saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[1]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[1]/Q (DFFX1)                                  0.29       0.29 r
  U2311/ZN (INVX0)                                        0.71       1.00 f
  U1294/Z (DELLN1X2)                                      1.17       2.17 f
  U2623/QN (NOR2X0)                                       1.14       3.31 r
  level1[0].x6/a[1] (FullAdder_0)                         0.00       3.31 r
  level1[0].x6/U149/Q (XOR2X1)                            1.13       4.43 f
  level1[0].x6/U54/Q (XOR2X1)                             0.23       4.66 f
  level1[0].x6/sum[1] (FullAdder_0)                       0.00       4.66 f
  level2[0].x5/a[1] (FullAdder_41)                        0.00       4.66 f
  level2[0].x5/U149/Q (XOR2X1)                            1.11       5.77 f
  level2[0].x5/U54/Q (XOR2X1)                             0.23       6.00 f
  level2[0].x5/sum[1] (FullAdder_41)                      0.00       6.00 f
  level3[0].x0/a[1] (FullAdder_27)                        0.00       6.00 f
  level3[0].x0/U149/Q (XOR2X1)                            1.11       7.11 f
  level3[0].x0/U54/Q (XOR2X1)                             0.23       7.34 f
  level3[0].x0/sum[1] (FullAdder_27)                      0.00       7.34 f
  level4[0].x1/a[1] (FullAdder_18)                        0.00       7.34 f
  level4[0].x1/U149/Q (XOR2X1)                            1.11       8.45 f
  level4[0].x1/U54/Q (XOR2X1)                             0.23       8.67 f
  level4[0].x1/sum[1] (FullAdder_18)                      0.00       8.67 f
  level5[0].x2/a[1] (FullAdder_12)                        0.00       8.67 f
  level5[0].x2/U149/Q (XOR2X1)                            1.11       9.78 f
  level5[0].x2/U54/Q (XOR2X1)                             0.23      10.01 f
  level5[0].x2/sum[1] (FullAdder_12)                      0.00      10.01 f
  F0/a[1] (FullAdder_8)                                   0.00      10.01 f
  F0/U149/Q (XOR2X1)                                      1.11      11.12 f
  F0/U54/Q (XOR2X1)                                       0.23      11.35 f
  F0/sum[1] (FullAdder_8)                                 0.00      11.35 f
  F3/a[1] (FullAdder_5)                                   0.00      11.35 f
  F3/U149/Q (XOR2X1)                                      1.11      12.46 f
  F3/U54/Q (XOR2X1)                                       0.23      12.69 f
  F3/sum[1] (FullAdder_5)                                 0.00      12.69 f
  F5/a[1] (FullAdder_3)                                   0.00      12.69 f
  F5/U149/Q (XOR2X1)                                      1.11      13.80 f
  F5/U54/Q (XOR2X1)                                       0.23      14.03 f
  F5/sum[1] (FullAdder_3)                                 0.00      14.03 f
  F6/a[1] (FullAdder_2)                                   0.00      14.03 f
  F6/U149/Q (XOR2X1)                                      1.11      15.14 f
  F6/U54/Q (XOR2X1)                                       0.23      15.36 f
  F6/sum[1] (FullAdder_2)                                 0.00      15.36 f
  F7/a[1] (FullAdder_1)                                   0.00      15.36 f
  F7/U149/Q (XOR2X1)                                      1.11      16.47 f
  F7/U54/Q (XOR2X1)                                       0.23      16.70 f
  F7/sum[1] (FullAdder_1)                                 0.00      16.70 f
  add_110/B[1] (WallaceTreeMultiplier_DW01_add_0)         0.00      16.70 f
  add_110/U182/Q (XOR2X1)                                 1.10      17.80 f
  add_110/SUM[1] (WallaceTreeMultiplier_DW01_add_0)       0.00      17.80 f
  U1217/Q (AND2X1)                                        0.46      18.26 f
  out_reg[1]/D (DFFX1)                                    0.36      18.63 f
  data arrival time                                                 18.63

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[1]/CLK (DFFX1)                                  0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -18.63
  --------------------------------------------------------------------------
  slack (MET)                                                       13.30


  Startpoint: B_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[2]/CLK (DFFX1)                                0.00       0.00 r
  B_reg_reg[2]/Q (DFFX1)                                  0.30       0.30 f
  U2562/ZN (INVX0)                                        0.67       0.97 r
  U2266/Z (DELLN1X2)                                      1.01       1.98 r
  U2436/QN (NOR2X0)                                       0.90       2.88 f
  level1[0].x6/cin[3] (FullAdder_0)                       0.00       2.88 f
  level1[0].x6/U194/Q (XOR2X1)                            1.12       4.00 f
  level1[0].x6/sum[3] (FullAdder_0)                       0.00       4.00 f
  level2[0].x5/a[3] (FullAdder_41)                        0.00       4.00 f
  level2[0].x5/U64/Q (XOR2X1)                             1.11       5.11 f
  level2[0].x5/U32/Q (XOR2X1)                             0.23       5.34 f
  level2[0].x5/sum[3] (FullAdder_41)                      0.00       5.34 f
  level3[0].x0/a[3] (FullAdder_27)                        0.00       5.34 f
  level3[0].x0/U67/Q (XOR2X1)                             1.11       6.45 f
  level3[0].x0/U32/Q (XOR2X1)                             0.23       6.67 f
  level3[0].x0/sum[3] (FullAdder_27)                      0.00       6.67 f
  level4[0].x1/a[3] (FullAdder_18)                        0.00       6.67 f
  level4[0].x1/U105/Q (XOR2X1)                            1.01       7.69 f
  level4[0].x1/U32/Q (XOR2X1)                             0.23       7.92 f
  level4[0].x1/sum[3] (FullAdder_18)                      0.00       7.92 f
  level5[0].x2/a[3] (FullAdder_12)                        0.00       7.92 f
  level5[0].x2/U66/Q (XOR2X1)                             1.11       9.03 f
  level5[0].x2/U32/Q (XOR2X1)                             0.23       9.25 f
  level5[0].x2/sum[3] (FullAdder_12)                      0.00       9.25 f
  F0/a[3] (FullAdder_8)                                   0.00       9.25 f
  F0/U105/Q (XOR2X1)                                      1.11      10.36 f
  F0/U104/Q (AO22X1)                                      0.18      10.55 f
  F0/cout[4] (FullAdder_8)                                0.00      10.55 f
  F3/b[4] (FullAdder_5)                                   0.00      10.55 f
  F3/U82/Q (AO22X1)                                       0.60      11.14 f
  F3/cout[5] (FullAdder_5)                                0.00      11.14 f
  F5/b[5] (FullAdder_3)                                   0.00      11.14 f
  F5/U73/Q (XOR2X1)                                       1.01      12.16 f
  F5/U10/Q (XOR2X1)                                       0.23      12.39 f
  F5/sum[5] (FullAdder_3)                                 0.00      12.39 f
  F6/a[5] (FullAdder_2)                                   0.00      12.39 f
  F6/U73/Q (XOR2X1)                                       1.11      13.50 f
  F6/U10/Q (XOR2X1)                                       0.23      13.72 f
  F6/sum[5] (FullAdder_2)                                 0.00      13.72 f
  F7/a[5] (FullAdder_1)                                   0.00      13.72 f
  F7/U73/Q (XOR2X1)                                       1.11      14.83 f
  F7/U10/Q (XOR2X1)                                       0.25      15.08 f
  F7/sum[5] (FullAdder_1)                                 0.00      15.08 f
  add_110/B[5] (WallaceTreeMultiplier_DW01_add_0)         0.00      15.08 f
  add_110/U1_5/S (FADDX1)                                 2.65      17.73 f
  add_110/SUM[5] (WallaceTreeMultiplier_DW01_add_0)       0.00      17.73 f
  U1213/Q (AND2X1)                                        0.46      18.20 f
  out_reg[5]/D (DFFX1)                                    0.36      18.56 f
  data arrival time                                                 18.56

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[5]/CLK (DFFX1)                                  0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -18.56
  --------------------------------------------------------------------------
  slack (MET)                                                       13.36


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/CO (FADDX1)                               0.34      17.28 f
  add_110/U1_15/S (FADDX1)                                0.35      17.63 f
  add_110/SUM[15] (WallaceTreeMultiplier_DW01_add_0)      0.00      17.63 f
  U1203/Q (AND2X1)                                        0.46      18.09 f
  out_reg[15]/D (DFFX1)                                   0.36      18.46 f
  data arrival time                                                 18.46

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[15]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -18.46
  --------------------------------------------------------------------------
  slack (MET)                                                       13.47


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/CO (FADDX1)                               0.34      16.94 f
  add_110/U1_14/S (FADDX1)                                0.35      17.29 f
  add_110/SUM[14] (WallaceTreeMultiplier_DW01_add_0)      0.00      17.29 f
  U1204/Q (AND2X1)                                        0.47      17.75 f
  out_reg[14]/D (DFFX1)                                   0.36      18.11 f
  data arrival time                                                 18.11

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[14]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -18.11
  --------------------------------------------------------------------------
  slack (MET)                                                       13.81


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_0        8000                  saed90nm_typ_ht
  FullAdder_34       8000                  saed90nm_typ_ht
  FullAdder_25       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CLK (DFFX1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFFX1)                                  0.28       0.28 r
  U2508/ZN (INVX0)                                        0.55       0.83 f
  U2330/Z (DELLN1X2)                                      0.88       1.71 f
  U2369/QN (NOR2X0)                                       0.98       2.69 r
  level1[0].x6/a[3] (FullAdder_0)                         0.00       2.69 r
  level1[0].x6/U4/Q (XOR2X2)                              1.04       3.74 f
  level1[0].x6/U104/Q (AO22X1)                            0.19       3.92 f
  level1[0].x6/cout[4] (FullAdder_0)                      0.00       3.92 f
  level2[7].x5/a[4] (FullAdder_34)                        0.00       3.92 f
  level2[7].x5/U66/Q (XOR2X1)                             1.11       5.03 f
  level2[7].x5/U21/Q (XOR2X1)                             0.23       5.26 f
  level2[7].x5/sum[4] (FullAdder_34)                      0.00       5.26 f
  level3[2].x0/b[4] (FullAdder_25)                        0.00       5.26 f
  level3[2].x0/U193/QN (NAND2X0)                          0.50       5.76 r
  level3[2].x0/U194/QN (NAND2X0)                          0.11       5.87 f
  level3[2].x0/U21/Q (XOR2X1)                             0.23       6.10 f
  level3[2].x0/sum[4] (FullAdder_25)                      0.00       6.10 f
  level4[0].x1/cin[4] (FullAdder_18)                      0.00       6.10 f
  level4[0].x1/U196/Q (XOR2X1)                            1.11       7.22 f
  level4[0].x1/sum[4] (FullAdder_18)                      0.00       7.22 f
  level5[0].x2/a[4] (FullAdder_12)                        0.00       7.22 f
  level5[0].x2/U62/Q (XOR2X1)                             1.11       8.33 f
  level5[0].x2/U21/Q (XOR2X1)                             0.22       8.55 f
  level5[0].x2/sum[4] (FullAdder_12)                      0.00       8.55 f
  F0/a[4] (FullAdder_8)                                   0.00       8.55 f
  F0/U5/Q (XNOR2X1)                                       0.86       9.41 f
  F0/U199/Q (AO22X1)                                      0.18       9.59 f
  F0/cout[5] (FullAdder_8)                                0.00       9.59 f
  F3/b[5] (FullAdder_5)                                   0.00       9.59 f
  F3/U216/ZN (INVX0)                                      0.58      10.17 r
  F3/U212/QN (NAND2X0)                                    0.08      10.25 f
  F3/U214/QN (NAND2X0)                                    0.12      10.37 r
  F3/U72/Q (AO22X1)                                       0.17      10.54 r
  F3/cout[6] (FullAdder_5)                                0.00      10.54 r
  F5/b[6] (FullAdder_3)                                   0.00      10.54 r
  F5/U71/Q (XOR2X1)                                       1.02      11.56 f
  F5/U5/Q (XOR2X1)                                        0.23      11.78 f
  F5/sum[6] (FullAdder_3)                                 0.00      11.78 f
  F6/a[6] (FullAdder_2)                                   0.00      11.78 f
  F6/U71/Q (XOR2X1)                                       1.11      12.89 f
  F6/U5/Q (XOR2X1)                                        0.23      13.12 f
  F6/sum[6] (FullAdder_2)                                 0.00      13.12 f
  F7/a[6] (FullAdder_1)                                   0.00      13.12 f
  F7/U71/Q (XOR2X1)                                       1.11      14.23 f
  F7/U5/Q (XOR2X1)                                        0.25      14.48 f
  F7/sum[6] (FullAdder_1)                                 0.00      14.48 f
  add_110/B[6] (WallaceTreeMultiplier_DW01_add_0)         0.00      14.48 f
  add_110/U1_6/S (FADDX1)                                 2.65      17.13 f
  add_110/SUM[6] (WallaceTreeMultiplier_DW01_add_0)       0.00      17.13 f
  U1212/Q (AND2X1)                                        0.46      17.60 f
  out_reg[6]/D (DFFX1)                                    0.36      17.96 f
  data arrival time                                                 17.96

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[6]/CLK (DFFX1)                                  0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -17.96
  --------------------------------------------------------------------------
  slack (MET)                                                       13.97


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/CO (FADDX1)                               0.35      16.59 f
  add_110/U1_13/S (FADDX1)                                0.35      16.94 f
  add_110/SUM[13] (WallaceTreeMultiplier_DW01_add_0)      0.00      16.94 f
  U1205/Q (AND2X1)                                        0.47      17.41 f
  out_reg[13]/D (DFFX1)                                   0.36      17.77 f
  data arrival time                                                 17.77

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[13]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -17.77
  --------------------------------------------------------------------------
  slack (MET)                                                       14.16


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U79/QN (NAND2X0)                                0.12      16.11 r
  add_110/U81/QN (NAND3X0)                                0.14      16.24 f
  add_110/U1_12/S (FADDX1)                                0.35      16.60 f
  add_110/SUM[12] (WallaceTreeMultiplier_DW01_add_0)      0.00      16.60 f
  U1206/Q (AND2X1)                                        0.47      17.06 f
  out_reg[12]/D (DFFX1)                                   0.36      17.43 f
  data arrival time                                                 17.43

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[12]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -17.43
  --------------------------------------------------------------------------
  slack (MET)                                                       14.50


  Startpoint: B_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[2]/CLK (DFFX1)                                0.00       0.00 r
  B_reg_reg[2]/QN (DFFX1)                                 0.26       0.26 r
  U2437/QN (NOR2X0)                                       1.08       1.34 f
  level1[0].x6/cin[5] (FullAdder_0)                       0.00       1.34 f
  level1[0].x6/U83/Q (XOR2X1)                             1.12       2.46 f
  level1[0].x6/sum[5] (FullAdder_0)                       0.00       2.46 f
  level2[0].x5/a[5] (FullAdder_41)                        0.00       2.46 f
  level2[0].x5/U66/Q (XOR2X1)                             1.11       3.57 f
  level2[0].x5/U10/Q (XOR2X1)                             0.23       3.80 f
  level2[0].x5/sum[5] (FullAdder_41)                      0.00       3.80 f
  level3[0].x0/a[5] (FullAdder_27)                        0.00       3.80 f
  level3[0].x0/U73/Q (XOR2X1)                             1.01       4.81 f
  level3[0].x0/U10/Q (XOR2X1)                             0.23       5.04 f
  level3[0].x0/sum[5] (FullAdder_27)                      0.00       5.04 f
  level4[0].x1/a[5] (FullAdder_18)                        0.00       5.04 f
  level4[0].x1/U73/Q (XOR2X1)                             1.01       6.05 f
  level4[0].x1/U199/Q (XNOR2X1)                           0.27       6.32 r
  level4[0].x1/sum[5] (FullAdder_18)                      0.00       6.32 r
  level5[0].x2/a[5] (FullAdder_12)                        0.00       6.32 r
  level5[0].x2/U198/Q (XOR2X2)                            1.03       7.35 f
  level5[0].x2/U10/Q (XOR2X1)                             0.23       7.58 f
  level5[0].x2/sum[5] (FullAdder_12)                      0.00       7.58 f
  F0/a[5] (FullAdder_8)                                   0.00       7.58 f
  F0/U73/Q (XOR2X1)                                       1.01       8.59 f
  F0/U167/Q (AO22X1)                                      0.18       8.77 f
  F0/cout[6] (FullAdder_8)                                0.00       8.77 f
  F3/b[6] (FullAdder_5)                                   0.00       8.77 f
  F3/U177/Z (NBUFFX2)                                     0.86       9.62 f
  F3/U71/Q (XOR2X1)                                       0.22       9.85 f
  F3/U70/Q (AO22X1)                                       0.18      10.03 f
  F3/cout[7] (FullAdder_5)                                0.00      10.03 f
  F5/b[7] (FullAdder_3)                                   0.00      10.03 f
  F5/U194/ZN (INVX0)                                      0.58      10.62 r
  F5/U191/QN (NAND2X0)                                    0.09      10.70 f
  F5/U177/QN (NAND2X1)                                    0.12      10.82 r
  F5/U4/Q (XOR2X1)                                        0.21      11.04 r
  F5/sum[7] (FullAdder_3)                                 0.00      11.04 r
  F6/a[7] (FullAdder_2)                                   0.00      11.04 r
  F6/U69/Q (XOR2X1)                                       1.11      12.15 f
  F6/U4/Q (XOR2X1)                                        0.23      12.37 f
  F6/sum[7] (FullAdder_2)                                 0.00      12.37 f
  F7/a[7] (FullAdder_1)                                   0.00      12.37 f
  F7/U69/Q (XOR2X1)                                       1.11      13.48 f
  F7/U4/Q (XOR2X1)                                        0.25      13.73 f
  F7/sum[7] (FullAdder_1)                                 0.00      13.73 f
  add_110/B[7] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.73 f
  add_110/U1_7/S (FADDX1)                                 2.65      16.39 f
  add_110/SUM[7] (WallaceTreeMultiplier_DW01_add_0)       0.00      16.39 f
  U1211/Q (AND2X1)                                        0.46      16.85 f
  out_reg[7]/D (DFFX1)                                    0.36      17.21 f
  data arrival time                                                 17.21

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[7]/CLK (DFFX1)                                  0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -17.21
  --------------------------------------------------------------------------
  slack (MET)                                                       14.71


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_0        8000                  saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[0]/Q (DFFX1)                                  0.30       0.30 f
  U2307/ZN (INVX0)                                        0.59       0.88 r
  U2250/Z (DELLN1X2)                                      0.97       1.85 r
  U2622/QN (NOR2X0)                                       1.12       2.96 f
  level1[0].x6/a[0] (FullAdder_0)                         0.00       2.96 f
  level1[0].x6/U171/Q (XOR2X1)                            1.12       4.08 f
  level1[0].x6/U65/Q (XOR2X1)                             0.23       4.31 f
  level1[0].x6/sum[0] (FullAdder_0)                       0.00       4.31 f
  level2[0].x5/a[0] (FullAdder_41)                        0.00       4.31 f
  level2[0].x5/U171/Q (XOR2X1)                            1.11       5.42 f
  level2[0].x5/U65/Q (XOR2X1)                             0.23       5.65 f
  level2[0].x5/sum[0] (FullAdder_41)                      0.00       5.65 f
  level3[0].x0/a[0] (FullAdder_27)                        0.00       5.65 f
  level3[0].x0/U171/Q (XOR2X1)                            1.11       6.76 f
  level3[0].x0/U65/Q (XOR2X1)                             0.23       6.99 f
  level3[0].x0/sum[0] (FullAdder_27)                      0.00       6.99 f
  level4[0].x1/a[0] (FullAdder_18)                        0.00       6.99 f
  level4[0].x1/U171/Q (XOR2X1)                            1.11       8.10 f
  level4[0].x1/U65/Q (XOR2X1)                             0.23       8.32 f
  level4[0].x1/sum[0] (FullAdder_18)                      0.00       8.32 f
  level5[0].x2/a[0] (FullAdder_12)                        0.00       8.32 f
  level5[0].x2/U171/Q (XOR2X1)                            1.11       9.43 f
  level5[0].x2/U65/Q (XOR2X1)                             0.23       9.66 f
  level5[0].x2/sum[0] (FullAdder_12)                      0.00       9.66 f
  F0/a[0] (FullAdder_8)                                   0.00       9.66 f
  F0/U171/Q (XOR2X1)                                      1.11      10.77 f
  F0/U65/Q (XOR2X1)                                       0.23      11.00 f
  F0/sum[0] (FullAdder_8)                                 0.00      11.00 f
  F3/a[0] (FullAdder_5)                                   0.00      11.00 f
  F3/U171/Q (XOR2X1)                                      1.11      12.11 f
  F3/U65/Q (XOR2X1)                                       0.23      12.34 f
  F3/sum[0] (FullAdder_5)                                 0.00      12.34 f
  F5/a[0] (FullAdder_3)                                   0.00      12.34 f
  F5/U171/Q (XOR2X1)                                      1.11      13.45 f
  F5/U65/Q (XOR2X1)                                       0.23      13.68 f
  F5/sum[0] (FullAdder_3)                                 0.00      13.68 f
  F6/a[0] (FullAdder_2)                                   0.00      13.68 f
  F6/U171/Q (XOR2X1)                                      1.11      14.79 f
  F6/U65/Q (XOR2X1)                                       0.23      15.01 f
  F6/sum[0] (FullAdder_2)                                 0.00      15.01 f
  F7/a[0] (FullAdder_1)                                   0.00      15.01 f
  F7/U171/Q (XOR2X1)                                      1.11      16.12 f
  F7/U65/Q (XOR2X1)                                       0.21      16.34 f
  F7/sum[0] (FullAdder_1)                                 0.00      16.34 f
  add_110/B[0] (WallaceTreeMultiplier_DW01_add_0)         0.00      16.34 f
  add_110/SUM[0] (WallaceTreeMultiplier_DW01_add_0)       0.00      16.34 f
  U1218/Q (AND2X1)                                        0.46      16.80 f
  out_reg[0]/D (DFFX1)                                    0.36      17.16 f
  data arrival time                                                 17.16

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[0]/CLK (DFFX1)                                  0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -17.16
  --------------------------------------------------------------------------
  slack (MET)                                                       14.76


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U73/QN (NAND2X0)                                0.11      15.86 r
  add_110/U75/QN (NAND3X0)                                0.13      15.99 f
  add_110/U77/Q (XOR2X1)                                  0.21      16.20 r
  add_110/SUM[11] (WallaceTreeMultiplier_DW01_add_0)      0.00      16.20 r
  U1207/Q (AND2X1)                                        0.46      16.66 r
  out_reg[11]/D (DFFX1)                                   0.36      17.02 r
  data arrival time                                                 17.02

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[11]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -17.02
  --------------------------------------------------------------------------
  slack (MET)                                                       14.86


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht
  WallaceTreeMultiplier_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/CO (FADDX1)                                2.64      15.75 f
  add_110/U13/Q (XOR3X1)                                  0.19      15.94 r
  add_110/SUM[10] (WallaceTreeMultiplier_DW01_add_0)      0.00      15.94 r
  U1208/Q (AND2X1)                                        0.46      16.40 r
  out_reg[10]/D (DFFX1)                                   0.36      16.77 r
  data arrival time                                                 16.77

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[10]/CLK (DFFX1)                                 0.00      32.00 r
  library setup time                                     -0.12      31.88
  data required time                                                31.88
  --------------------------------------------------------------------------
  data required time                                                31.88
  data arrival time                                                -16.77
  --------------------------------------------------------------------------
  slack (MET)                                                       15.12


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_27       8000                  saed90nm_typ_ht
  FullAdder_18       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  U2407/ZN (INVX0)                                        0.57       0.87 r
  U2430/QN (NOR2X0)                                       0.87       1.74 f
  level1[1].x6/cin[9] (FullAdder_61)                      0.00       1.74 f
  level1[1].x6/U2/Q (XOR2X1)                              1.12       2.85 f
  level1[1].x6/sum[9] (FullAdder_61)                      0.00       2.85 f
  level2[0].x5/b[9] (FullAdder_41)                        0.00       2.85 f
  level2[0].x5/U186/Q (XOR2X2)                            1.06       3.91 f
  level2[0].x5/U2/Q (XOR2X1)                              0.23       4.14 f
  level2[0].x5/sum[9] (FullAdder_41)                      0.00       4.14 f
  level3[0].x0/a[9] (FullAdder_27)                        0.00       4.14 f
  level3[0].x0/U196/Q (XOR2X1)                            1.01       5.15 f
  level3[0].x0/U2/Q (XOR2X1)                              0.22       5.38 f
  level3[0].x0/sum[9] (FullAdder_27)                      0.00       5.38 f
  level4[0].x1/a[9] (FullAdder_18)                        0.00       5.38 f
  level4[0].x1/U182/Q (XNOR2X2)                           0.82       6.19 f
  level4[0].x1/U2/Q (XOR2X1)                              0.23       6.42 f
  level4[0].x1/sum[9] (FullAdder_18)                      0.00       6.42 f
  level5[0].x2/a[9] (FullAdder_12)                        0.00       6.42 f
  level5[0].x2/U196/ZN (INVX0)                            0.58       7.01 r
  level5[0].x2/U194/QN (NAND2X0)                          0.08       7.09 f
  level5[0].x2/U195/QN (NAND2X0)                          0.12       7.21 r
  level5[0].x2/U2/Q (XOR2X1)                              0.23       7.45 f
  level5[0].x2/sum[9] (FullAdder_12)                      0.00       7.45 f
  F0/a[9] (FullAdder_8)                                   0.00       7.45 f
  F0/U206/Q (XOR2X2)                                      1.03       8.47 f
  F0/U2/Q (XOR2X1)                                        0.23       8.70 f
  F0/sum[9] (FullAdder_8)                                 0.00       8.70 f
  F3/a[9] (FullAdder_5)                                   0.00       8.70 f
  F3/U209/ZN (INVX0)                                      0.58       9.28 r
  F3/U207/QN (NAND2X0)                                    0.08       9.36 f
  F3/U208/QN (NAND2X0)                                    0.12       9.49 r
  F3/U2/Q (XOR2X1)                                        0.23       9.72 f
  F3/sum[9] (FullAdder_5)                                 0.00       9.72 f
  F5/a[9] (FullAdder_3)                                   0.00       9.72 f
  F5/U204/Q (XOR2X2)                                      1.03      10.75 f
  F5/U2/Q (XOR2X1)                                        0.23      10.97 f
  F5/sum[9] (FullAdder_3)                                 0.00      10.97 f
  F6/a[9] (FullAdder_2)                                   0.00      10.97 f
  F6/U202/ZN (INVX0)                                      0.58      11.56 r
  F6/U200/QN (NAND2X0)                                    0.08      11.64 f
  F6/U201/QN (NAND2X0)                                    0.12      11.76 r
  F6/U2/Q (XOR2X1)                                        0.20      11.96 r
  F6/sum[9] (FullAdder_2)                                 0.00      11.96 r
  F7/a[9] (FullAdder_1)                                   0.00      11.96 r
  F7/U181/Z (DELLN1X2)                                    0.66      12.63 r
  F7/U179/Q (XOR2X1)                                      0.23      12.86 f
  F7/U2/Q (XOR2X1)                                        0.25      13.11 f
  F7/sum[9] (FullAdder_1)                                 0.00      13.11 f
  add_110/B[9] (WallaceTreeMultiplier_DW01_add_0)         0.00      13.11 f
  add_110/U1_9/S (FADDX1)                                 2.65      15.76 f
  add_110/SUM[9] (WallaceTreeMultiplier_DW01_add_0)       0.00      15.76 f
  U1209/Q (AND2X1)                                        0.46      16.23 f
  out_reg[9]/D (DFFX1)                                    0.36      16.59 f
  data arrival time                                                 16.59

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[9]/CLK (DFFX1)                                  0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -16.59
  --------------------------------------------------------------------------
  slack (MET)                                                       15.34


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht
  FullAdder_0        8000                  saed90nm_typ_ht
  FullAdder_41       8000                  saed90nm_typ_ht
  FullAdder_23       8000                  saed90nm_typ_ht
  FullAdder_17       8000                  saed90nm_typ_ht
  FullAdder_12       8000                  saed90nm_typ_ht
  FullAdder_8        8000                  saed90nm_typ_ht
  FullAdder_5        8000                  saed90nm_typ_ht
  FullAdder_3        8000                  saed90nm_typ_ht
  FullAdder_2        8000                  saed90nm_typ_ht
  FullAdder_1        8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CLK (DFFX1)                                0.00       0.00 r
  B_reg_reg[0]/QN (DFFX1)                                 0.26       0.26 r
  U2372/QN (NOR2X0)                                       1.07       1.33 f
  level1[0].x6/a[6] (FullAdder_0)                         0.00       1.33 f
  level1[0].x6/U197/Q (XOR2X2)                            1.03       2.37 f
  level1[0].x6/U73/Q (XNOR2X1)                            0.27       2.64 r
  level1[0].x6/sum[6] (FullAdder_0)                       0.00       2.64 r
  level2[0].x5/a[6] (FullAdder_41)                        0.00       2.64 r
  level2[0].x5/U195/Q (XOR2X2)                            1.03       3.67 f
  level2[0].x5/U184/Q (AO22X1)                            0.16       3.83 f
  level2[0].x5/cout[7] (FullAdder_41)                     0.00       3.83 f
  level3[4].x0/cin[7] (FullAdder_23)                      0.00       3.83 f
  level3[4].x0/U68/Z (DELLN1X2)                           0.69       4.52 f
  level3[4].x0/U63/Q (XOR2X1)                             0.23       4.75 f
  level3[4].x0/sum[7] (FullAdder_23)                      0.00       4.75 f
  level4[1].x1/b[7] (FullAdder_17)                        0.00       4.75 f
  level4[1].x1/U69/Q (XOR2X1)                             1.01       5.77 f
  level4[1].x1/U4/Q (XOR2X1)                              0.21       5.98 f
  level4[1].x1/sum[7] (FullAdder_17)                      0.00       5.98 f
  level5[0].x2/b[7] (FullAdder_12)                        0.00       5.98 f
  level5[0].x2/U199/Z (DELLN1X2)                          0.69       6.67 f
  level5[0].x2/U179/Q (XOR2X2)                            0.25       6.92 f
  level5[0].x2/U4/Q (XOR2X1)                              0.21       7.12 r
  level5[0].x2/sum[7] (FullAdder_12)                      0.00       7.12 r
  F0/a[7] (FullAdder_8)                                   0.00       7.12 r
  F0/U205/Q (XNOR2X2)                                     0.84       7.96 r
  F0/U4/Q (XOR2X1)                                        0.23       8.19 f
  F0/sum[7] (FullAdder_8)                                 0.00       8.19 f
  F3/a[7] (FullAdder_5)                                   0.00       8.19 f
  F3/U69/Q (XOR2X1)                                       1.11       9.30 f
  F3/U68/Q (AO22X1)                                       0.18       9.48 f
  F3/cout[8] (FullAdder_5)                                0.00       9.48 f
  F5/b[8] (FullAdder_3)                                   0.00       9.48 f
  F5/U190/Q (XOR2X1)                                      1.01      10.50 f
  F5/U3/Q (XOR2X1)                                        0.23      10.73 f
  F5/sum[8] (FullAdder_3)                                 0.00      10.73 f
  F6/a[8] (FullAdder_2)                                   0.00      10.73 f
  F6/U190/ZN (INVX0)                                      0.58      11.31 r
  F6/U187/QN (NAND2X0)                                    0.08      11.39 f
  F6/U189/QN (NAND2X0)                                    0.12      11.52 r
  F6/U3/Q (XOR2X1)                                        0.22      11.73 r
  F6/sum[8] (FullAdder_2)                                 0.00      11.73 r
  F7/a[8] (FullAdder_1)                                   0.00      11.73 r
  F7/U188/ZN (INVX0)                                      0.58      12.31 f
  F7/U185/QN (NAND2X0)                                    0.10      12.41 r
  F7/U187/QN (NAND2X0)                                    0.10      12.51 f
  F7/U3/Q (XOR2X1)                                        0.24      12.75 f
  F7/sum[8] (FullAdder_1)                                 0.00      12.75 f
  add_110/B[8] (WallaceTreeMultiplier_DW01_add_0)         0.00      12.75 f
  add_110/U1_8/S (FADDX1)                                 2.65      15.41 f
  add_110/SUM[8] (WallaceTreeMultiplier_DW01_add_0)       0.00      15.41 f
  U1210/Q (AND2X1)                                        0.46      15.87 f
  out_reg[8]/D (DFFX1)                                    0.36      16.24 f
  data arrival time                                                 16.24

  clock clk (rise edge)                                  32.00      32.00
  clock network delay (ideal)                             0.00      32.00
  out_reg[8]/CLK (DFFX1)                                  0.00      32.00 r
  library setup time                                     -0.07      31.93
  data required time                                                31.93
  --------------------------------------------------------------------------
  data required time                                                31.93
  data arrival time                                                -16.24
  --------------------------------------------------------------------------
  slack (MET)                                                       15.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1144/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[10]/D (DFFX2)                  0.35       4.71 r
  data arrival time                                   4.71

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[10]/CLK (DFFX2)                0.00      32.00 r
  library setup time                      -0.14      31.86
  data required time                                 31.86
  -----------------------------------------------------------
  data required time                                 31.86
  data arrival time                                  -4.71
  -----------------------------------------------------------
  slack (MET)                                        27.15


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2207/Z (NBUFFX2)                        2.25       3.09 r
  U1154/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[0]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[0]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2207/Z (NBUFFX2)                        2.25       3.09 r
  U1153/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[1]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[1]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2207/Z (NBUFFX2)                        2.25       3.09 r
  U1152/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[2]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[2]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2207/Z (NBUFFX2)                        2.25       3.09 r
  U1151/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[3]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[3]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1150/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[4]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[4]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1149/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[5]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[5]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1148/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[6]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[6]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1147/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[7]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[7]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1146/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[8]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[8]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1145/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[9]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[9]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1143/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[11]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[11]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1142/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[12]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[12]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1141/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[13]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[13]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1140/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[14]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[14]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2208/Z (NBUFFX2)                        2.25       3.09 r
  U1139/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[15]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[15]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1138/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[16]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[16]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1137/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[17]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[17]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1136/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[18]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[18]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1135/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[19]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[19]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1134/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[20]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[20]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1133/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[21]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[21]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1132/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[22]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[22]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1131/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[23]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[23]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1130/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[24]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[24]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1129/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[25]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[25]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1128/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[26]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[26]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2209/Z (NBUFFX2)                        2.25       3.09 r
  U1127/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[27]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[27]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2210/Z (NBUFFX2)                        2.25       3.09 r
  U1126/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[28]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[28]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2210/Z (NBUFFX2)                        2.25       3.09 r
  U1125/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[29]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[29]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2210/Z (NBUFFX2)                        2.25       3.09 r
  U1124/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[30]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[30]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: A_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2210/Z (NBUFFX2)                        2.25       3.09 r
  U1123/Q (AND2X1)                         1.26       4.35 r
  A_reg_reg[31]/D (DFFX1)                  0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  A_reg_reg[31]/CLK (DFFX1)                0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: B_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2210/Z (NBUFFX2)                        2.25       3.09 r
  U1122/Q (AND2X1)                         1.26       4.35 r
  B_reg_reg[0]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  B_reg_reg[0]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: B_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2210/Z (NBUFFX2)                        2.25       3.09 r
  U1121/Q (AND2X1)                         1.26       4.35 r
  B_reg_reg[1]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  B_reg_reg[1]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: B_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2210/Z (NBUFFX2)                        2.25       3.09 r
  U1120/Q (AND2X1)                         1.26       4.35 r
  B_reg_reg[2]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  B_reg_reg[2]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: B_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     280000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 f
  rst (in)                                 0.00       0.20 f
  U2248/ZN (INVX0)                         0.64       0.84 r
  U2210/Z (NBUFFX2)                        2.25       3.09 r
  U1119/Q (AND2X1)                         1.26       4.35 r
  B_reg_reg[3]/D (DFFX1)                   0.36       4.72 r
  data arrival time                                   4.72

  clock clk (rise edge)                   32.00      32.00
  clock network delay (ideal)              0.00      32.00
  B_reg_reg[3]/CLK (DFFX1)                 0.00      32.00 r
  library setup time                      -0.12      31.88
  data required time                                 31.88
  -----------------------------------------------------------
  data required time                                 31.88
  data arrival time                                  -4.72
  -----------------------------------------------------------
  slack (MET)                                        27.17


1
