# Modelling of On-Chip Interconnects using Physical Facbrication Parameters
## Team Members

* Sahith S R
* Iteesha V A
* A Shrikant

## Guides
* Aditya Kulkarni

## Objectives

#### Analysis and Modelling Lower Metal On-Chip Interconnects using Physical Fabrication Parameters

The lower metal layers of the interconnects of the IC was chosen to analyse. A pi-model of RLC network was chosen to model the interconnects, which incorporates
for the fabrication parameters. 
