<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/test2_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="test2" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/test2/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/test2/sw" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sw[7:0]</obj_property>
      <obj_property name="ObjectShortName">sw[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test2/led" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">led[7:0]</obj_property>
      <obj_property name="ObjectShortName">led[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/test2/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/test2/uut/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[5:0]</obj_property>
      <obj_property name="ObjectShortName">pc[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
