
# ğŸ“˜ Day 2 â€“ Timing Libraries, Hierarchical vs Flat Synthesis, and Efficient Flop Coding Styles

This day covers **timing libraries (.lib files)**, **hierarchical vs flat synthesis**, and **efficient flop coding styles**, including hands-on labs for synthesis optimization.

---

## ğŸ“‚ Skills Covered

### ğŸ”¹ Skill 1 â€“ Introduction to Timing `.lib` Files
| Lesson | Title |
|--------|-------|
| L1-L3 | Lab4 â€“ Introduction to dot Lib |

ğŸ‘‰ [Read Notes](D2SK1_Introduction_to_dot_lib.md)

---

### ğŸ”¹ Skill 2 â€“ Hierarchical vs Flat Synthesis
| Lesson | Title |
|--------|-------|
| L1 | Lab05 â€“ Hierarchical vs Flat Synthesis (Part 1) |
| L2 | Lab05 â€“ Hierarchical vs Flat Synthesis (Part 2) |

ğŸ‘‰ [Read Notes](D2SK2_Hierarchical_vs_Flat_Synthesis.md)

---

### ğŸ”¹ Skill 3 â€“ Various Flop Coding Styles and Optimization
| Lesson | Title |
|--------|-------|
| L1-L2 | Why Flops and Flop Coding Styles |
| L3-L4 | Lab â€“ Flop Synthesis Simulations |
| L5-L6 | Interesting Optimisations |
ğŸ‘‰ [Read Notes](D2SK3_Flop_Coding_Styles_and_Optimisation.md)

---

## âœ… Progress Tracker
- [x] Skill 1 â€“ Timing `.lib` Introduction  
- [x] Skill 2 â€“ Hierarchical vs Flat Synthesis  
- [x] Skill 3 â€“ Flop Coding Styles and Optimisation  

---

## ğŸ“ Notes
- **Timing `.lib` files** are essential for accurate synthesis and timing analysis.  
- **Hierarchical vs flat synthesis** affects area, timing, and readability of RTL designs.  
- **Efficient flop coding** reduces area, improves timing, and enables better synthesis optimizations.  

---

ğŸš€ End of Day 2 â€“ Timing-aware RTL synthesis and optimization workflows introduced.
