<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G1X0X_G3X0X Driver Library: Direct Memory Access (DMA)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G1X0X_G3X0X Driver Library
   &#160;<span id="projectnumber">2.05.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Direct Memory Access (DMA)</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Direct Memory Access (DMA):</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___d_m_a.png" border="0" alt="" usemap="#group______d__m__a"/>
<map name="group______d__m__a" id="group______d__m__a">
<area shape="rect" id="node1" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html" title="DL_DMA_INTERRUPT" alt="" coords="221,5,380,32"/>
<area shape="rect" id="node2" href="group___d_l___d_m_a___e_v_e_n_t.html" title="DL_DMA_EVENT" alt="" coords="237,56,364,83"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___d_l___d_m_a___i_n_t_e_r_r_u_p_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_DMA_INTERRUPT</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___d_l___d_m_a___e_v_e_n_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html">DL_DMA_EVENT</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___d_m_a___config.html">DL_DMA_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___d_m_a.html#gae21565c7cf4e46f01fd729c59bba5f4b">DL_DMA_initChannel</a>.  <a href="struct_d_l___d_m_a___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8f24fd5e050b3b5bffa83baa62eae24e"><td class="memItemLeft" align="right" valign="top"><a id="ga8f24fd5e050b3b5bffa83baa62eae24e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga8f24fd5e050b3b5bffa83baa62eae24e">DEVICE_HAS_DMA_FULL_CHANNEL</a></td></tr>
<tr class="memdesc:ga8f24fd5e050b3b5bffa83baa62eae24e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device has support for DMA FULL channels. <br /></td></tr>
<tr class="separator:ga8f24fd5e050b3b5bffa83baa62eae24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7d1157042646cbffc613b6164c7ed5a8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7d1157042646cbffc613b6164c7ed5a8a48adc65d25a06b14a63268aedf2e0e9f">DL_DMA_SINGLE_TRANSFER_MODE</a> = DMA_DMACTL_DMATM_SINGLE, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7d1157042646cbffc613b6164c7ed5a8a95a10f0a1060426eca8c16f3c0718333">DL_DMA_SINGLE_BLOCK_TRANSFER_MODE</a> = DMA_DMACTL_DMATM_BLOCK, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7d1157042646cbffc613b6164c7ed5a8a6f096384bb41144646ee651936f288b0">DL_DMA_FULL_CH_REPEAT_SINGLE_TRANSFER_MODE</a> = DMA_DMACTL_DMATM_RPTSNGL, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7d1157042646cbffc613b6164c7ed5a8a03b8e4d1275507a7e06ac3fc2a41e827">DL_DMA_FULL_CH_REPEAT_BLOCK_TRANSFER_MODE</a> = DMA_DMACTL_DMATM_RPTBLCK
<br />
 }</td></tr>
<tr class="separator:ga7d1157042646cbffc613b6164c7ed5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492a0576e98efee98bebd313be27fbf2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga492a0576e98efee98bebd313be27fbf2a077f8a71dcd13137f82a58305d4af349">DL_DMA_NORMAL_MODE</a> = DMA_DMACTL_DMAEM_NORMAL, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga492a0576e98efee98bebd313be27fbf2aca0f445c9e3358c80f6ad6ebcc9aadfb">DL_DMA_FULL_CH_FILL_MODE</a> = DMA_DMACTL_DMAEM_FILLMODE, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga492a0576e98efee98bebd313be27fbf2a1ede584989a704dd5b435015e0960640">DL_DMA_FULL_CH_TABLE_MODE</a> = DMA_DMACTL_DMAEM_TABLEMODE
<br />
 }</td></tr>
<tr class="separator:ga492a0576e98efee98bebd313be27fbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08767430c6d576fddbad7f2bb1157ee"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea0a128e784f9f16966845e78293b9f389">DL_DMA_ADDR_UNCHANGED</a> = DMA_DMACTL_DMASRCINCR_UNCHANGED, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea6e82deabb4c97aae01b707f513256a0a">DL_DMA_ADDR_DECREMENT</a> = DMA_DMACTL_DMASRCINCR_DECREMENT, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eead07ef29a2690b9f9475373df0e5584df">DL_DMA_ADDR_INCREMENT</a> = DMA_DMACTL_DMASRCINCR_INCREMENT, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eeac79756ef09e3091975b8b6178c3ba22c">DL_DMA_ADDR_STRIDE_2</a> = DMA_DMACTL_DMASRCINCR_STRIDE_2, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eeaf8cb5117f7343f6c3dd987924f06eb3c">DL_DMA_ADDR_STRIDE_3</a> = DMA_DMACTL_DMASRCINCR_STRIDE_3, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eeafc4b9d23ba3ded680bb6559a368fdb75">DL_DMA_ADDR_STRIDE_4</a> = DMA_DMACTL_DMASRCINCR_STRIDE_4, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea17c0cafe437d06f8ebfe9723b7ef3a93">DL_DMA_ADDR_STRIDE_5</a> = DMA_DMACTL_DMASRCINCR_STRIDE_5, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea8c7fbad9e4d110064986cc212b38fb2f">DL_DMA_ADDR_STRIDE_6</a> = DMA_DMACTL_DMASRCINCR_STRIDE_6, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea1b62cda47f7c5a67453bc54a2a0e18b0">DL_DMA_ADDR_STRIDE_7</a> = DMA_DMACTL_DMASRCINCR_STRIDE_7, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea3c54cea72d4e063cbc2f22d64de50d30">DL_DMA_ADDR_STRIDE_8</a> = DMA_DMACTL_DMASRCINCR_STRIDE_8, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea85ecdd6284b958637a6913eb6a59a5be">DL_DMA_ADDR_STRIDE_9</a> = DMA_DMACTL_DMASRCINCR_STRIDE_9
<br />
 }</td></tr>
<tr class="separator:gae08767430c6d576fddbad7f2bb1157ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da0bf5384dbbd60633b008428a834c7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7acbd116f07e83262dbe960ece88b9019e">DL_DMA_EARLY_INTERRUPT_THRESHOLD_DISABLED</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_DISABLE, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7aa37bc7368001763bea94dd1e531293b9">DL_DMA_EARLY_INTERRUPT_THRESHOLD_1</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_1, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7a91244cd08cc89df45217db73d84298fc">DL_DMA_EARLY_INTERRUPT_THRESHOLD_2</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_2, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7afc8cffcdea7a8004270e28c6327977bf">DL_DMA_EARLY_INTERRUPT_THRESHOLD_4</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_4, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7a50c2df6071a61ad2aa53a43ef6912e32">DL_DMA_EARLY_INTERRUPT_THRESHOLD_8</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_8, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7aba419f2a0cd22e62d3ddd576310acb6e">DL_DMA_EARLY_INTERRUPT_THRESHOLD_32</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_32, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7a62ae5e30e652f102fded126058682087">DL_DMA_EARLY_INTERRUPT_THRESHOLD_64</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_64, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7a21ec3f0d25c2ab9c65f9eff88ab0748c">DL_DMA_EARLY_INTERRUPT_THRESHOLD_HALF</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_HALF
<br />
 }</td></tr>
<tr class="separator:ga1da0bf5384dbbd60633b008428a834c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e3e053c6a9c5586e2bfd6a0015e870d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7e3e053c6a9c5586e2bfd6a0015e870dafdcc85b7b7324d3db269401f0b378096">DL_DMA_BURST_SIZE_INFINITY</a> = DMA_DMAPRIO_BURSTSZ_INFINITI, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7e3e053c6a9c5586e2bfd6a0015e870da77a7b90bae4d1244dd0c12c9acad99e7">DL_DMA_BURST_SIZE_8</a> = DMA_DMAPRIO_BURSTSZ_BURST_8, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7e3e053c6a9c5586e2bfd6a0015e870dae65ddb8b19bca3dff9b7e230af7c0e1e">DL_DMA_BURST_SIZE_16</a> = DMA_DMAPRIO_BURSTSZ_BUSRT_16, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7e3e053c6a9c5586e2bfd6a0015e870da0f143a66cc13feb54fc313f05db00558">DL_DMA_BURST_SIZE_32</a> = DMA_DMAPRIO_BURSTSZ_BURST_32
<br />
 }</td></tr>
<tr class="separator:ga7e3e053c6a9c5586e2bfd6a0015e870d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49c5ab6f9867d9c0422f6a454dbaec8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae49c5ab6f9867d9c0422f6a454dbaec8">DL_DMA_TRIGGER_TYPE</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae49c5ab6f9867d9c0422f6a454dbaec8a93a2b3aedb5d711c40733aa73a74907d">DL_DMA_TRIGGER_TYPE_INTERNAL</a> = DMA_DMATCTL_DMATINT_INTERNAL, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae49c5ab6f9867d9c0422f6a454dbaec8acaea09d744ed9f945fc4c28243dce244">DL_DMA_TRIGGER_TYPE_EXTERNAL</a> = DMA_DMATCTL_DMATINT_EXTERNAL
<br />
 }</td></tr>
<tr class="separator:gae49c5ab6f9867d9c0422f6a454dbaec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab605141334a8b69900305c81ef998fc9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggab605141334a8b69900305c81ef998fc9a3a5b65c86a9598f2901011aa5d534964">DL_DMA_WIDTH_BYTE</a> = DMA_DMACTL_DMASRCWDTH_BYTE, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggab605141334a8b69900305c81ef998fc9aedc17c2fd6c23e189017519faf2a9450">DL_DMA_WIDTH_HALF_WORD</a> = DMA_DMACTL_DMASRCWDTH_HALF, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggab605141334a8b69900305c81ef998fc9adc3ad93a92404f7bdda3ee6452e21836">DL_DMA_WIDTH_WORD</a> = DMA_DMACTL_DMASRCWDTH_WORD, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggab605141334a8b69900305c81ef998fc9a1a708457117247baa843d434a2d37a2e">DL_DMA_WIDTH_LONG</a> = DMA_DMACTL_DMASRCWDTH_LONG
<br />
 }</td></tr>
<tr class="separator:gab605141334a8b69900305c81ef998fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5dfde9fc934940ba9aac298be440b8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9c5dfde9fc934940ba9aac298be440b8">DL_DMA_EVENT_IIDX</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a5c8dbcebf4546d277afe8da3522156bb">DL_DMA_EVENT_IIDX_NO_INTR</a> = DMA_GEN_EVENT_IIDX_STAT_NO_INTR, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8ade40aba422aa1f5e0a618ac42dc04c19">DL_DMA_EVENT_IIDX_DMACH0</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH0, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a7db5326d3d04b250f42d399e5ef4f171">DL_DMA_EVENT_IIDX_DMACH1</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH1, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a1838df2b5121d03e8530cfd9714412ba">DL_DMA_EVENT_IIDX_DMACH2</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH2, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a1125831d2e0b0223cd8ba0c8abf0bc10">DL_DMA_EVENT_IIDX_DMACH3</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH3, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8aaa6eb13c114b2a4d670ef12b11a1a55b">DL_DMA_EVENT_IIDX_DMACH4</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH4, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a3e9c9c41f11edaf62c8f7ee0633310fe">DL_DMA_EVENT_IIDX_DMACH5</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH5, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a1c4573895e887445b61afbebc49805ec">DL_DMA_EVENT_IIDX_DMACH6</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH6, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a33d16b3c32ab690e851bc55ed6963ef1">DL_DMA_EVENT_IIDX_DMACH7</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH7, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a7bba410117a1f7c9d66eb73cd1cd84fc">DL_DMA_EVENT_IIDX_DMACH8</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH8, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a350c8187ca2515451aa08f599bfacc47">DL_DMA_EVENT_IIDX_DMACH9</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH9, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a4e3b790cbcec53cdb95d65c4bae24db0">DL_DMA_EVENT_IIDX_DMACH10</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH10, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a3335822720e2ce6c9f46ee48b13b801a">DL_DMA_EVENT_IIDX_DMACH11</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH11, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8ad4d6f4340d0a33746673f08abfc3d010">DL_DMA_EVENT_IIDX_DMACH12</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH12, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8abcc6d64271b30a4563a087c83fa8a99a">DL_DMA_EVENT_IIDX_DMACH13</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH13, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a5f7e0a6a4937405ca4f4d88e9a44ae2d">DL_DMA_EVENT_IIDX_DMACH14</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH14, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a5740dd2d4978aa4a088e1e45c9a3ce65">DL_DMA_EVENT_IIDX_DMACH15</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH15, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8ad44ecfa3278001c127078697c15a1d09">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH0</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH0, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8acc735933d41b9ce29029d0fefed63739">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH1</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH1, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a03bbf4447e73deef4da0df0e8fbcea69">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH2</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH2, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a1126d30c223677900837288277d65e7c">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH3</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH3, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8ad3e2c3cddfbcaa781a7b75c427ec75fb">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH4</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH4, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a4c89a802b27ec5c3385a94329ec7adad">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH5</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH5, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a3e410b2358fe3059afb8710ef629eca7">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH6</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH6, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a3d4ea06db3f44778b89e2c0856735f66">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH7</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH7, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a210582d59f844caef1c1f03b0ccff809">DL_DMA_EVENT_IIDX_ADDR_ERROR</a> = DMA_GEN_EVENT_IIDX_STAT_ADDRERR, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a264038dc1206040d4714e6ec626677fc">DL_DMA_EVENT_IIDX_DATA_ERROR</a> = DMA_GEN_EVENT_IIDX_STAT_DATAERR
<br />
 }</td></tr>
<tr class="separator:ga9c5dfde9fc934940ba9aac298be440b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga977dac008eaf9d11e29441be2fe54339"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga977dac008eaf9d11e29441be2fe54339">DL_DMA_PUBLISHER_INDEX</a> { <a class="el" href="group___d_m_a.html#gga977dac008eaf9d11e29441be2fe54339a1dfd1fe897038e880518e0686c9ce02d">DL_DMA_PUBLISHER_INDEX_0</a> = 0
 }</td></tr>
<tr class="separator:ga977dac008eaf9d11e29441be2fe54339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cab158d8d96858b0905b602c0a846a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa5cab158d8d96858b0905b602c0a846a">DL_DMA_SUBSCRIBER_INDEX</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggaa5cab158d8d96858b0905b602c0a846aa0a5cfbb93339ef6ff8a3a6870830383e">DL_DMA_SUBSCRIBER_INDEX_0</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggaa5cab158d8d96858b0905b602c0a846aa85348fedd260f64bf890e608d33a3f3e">DL_DMA_SUBSCRIBER_INDEX_1</a> = 1
<br />
 }</td></tr>
<tr class="separator:gaa5cab158d8d96858b0905b602c0a846a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3cfd8d2a08be11fe872cd08196e7eb1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gac3cfd8d2a08be11fe872cd08196e7eb1">DL_DMA_AUTOEN</a> { <a class="el" href="group___d_m_a.html#ggac3cfd8d2a08be11fe872cd08196e7eb1a7e8c78fd7a18b4f5f353c2b145147dd2">DL_DMA_AUTOEN_DISABLE</a> = DMA_DMACTL_DMAAUTOEN_DISABLE
 }</td></tr>
<tr class="separator:gac3cfd8d2a08be11fe872cd08196e7eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae21565c7cf4e46f01fd729c59bba5f4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae21565c7cf4e46f01fd729c59bba5f4b">DL_DMA_initChannel</a> (DMA_Regs *dma, uint8_t channelNum, const <a class="el" href="struct_d_l___d_m_a___config.html">DL_DMA_Config</a> *config)</td></tr>
<tr class="memdesc:gae21565c7cf4e46f01fd729c59bba5f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize a DMA channel.  <a href="#gae21565c7cf4e46f01fd729c59bba5f4b">More...</a><br /></td></tr>
<tr class="separator:gae21565c7cf4e46f01fd729c59bba5f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e4595240333440fb932a78c70729cd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd">DL_DMA_configTransfer</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> transferMode, <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a> extendedMode, <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> srcWidth, <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> destWidth, <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> srcIncrement, <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> destIncrement)</td></tr>
<tr class="memdesc:ga28e4595240333440fb932a78c70729cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a DMA channel for a transfer.  <a href="#ga28e4595240333440fb932a78c70729cd">More...</a><br /></td></tr>
<tr class="separator:ga28e4595240333440fb932a78c70729cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb0c9605b8bf5a6d4848234a877b0eb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaccb0c9605b8bf5a6d4848234a877b0eb">DL_DMA_enableRoundRobinPriority</a> (DMA_Regs *dma)</td></tr>
<tr class="memdesc:gaccb0c9605b8bf5a6d4848234a877b0eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the DMA for round-robin priority.  <a href="#gaccb0c9605b8bf5a6d4848234a877b0eb">More...</a><br /></td></tr>
<tr class="separator:gaccb0c9605b8bf5a6d4848234a877b0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be0a7ff077399526d8abfec135abc33"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9be0a7ff077399526d8abfec135abc33">DL_DMA_disableRoundRobinPriority</a> (DMA_Regs *dma)</td></tr>
<tr class="memdesc:ga9be0a7ff077399526d8abfec135abc33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable round-robin priority for the DMA.  <a href="#ga9be0a7ff077399526d8abfec135abc33">More...</a><br /></td></tr>
<tr class="separator:ga9be0a7ff077399526d8abfec135abc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06b221099fb44d19e2880ea4973bbe6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae06b221099fb44d19e2880ea4973bbe6">DL_DMA_isRoundRobinPriorityEnabled</a> (const DMA_Regs *dma)</td></tr>
<tr class="memdesc:gae06b221099fb44d19e2880ea4973bbe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if round-robin priority is enabled for the DMA.  <a href="#gae06b221099fb44d19e2880ea4973bbe6">More...</a><br /></td></tr>
<tr class="separator:gae06b221099fb44d19e2880ea4973bbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae134a88ce92bee6cc6ab940462419a5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae134a88ce92bee6cc6ab940462419a5a">DL_DMA_setBurstSize</a> (DMA_Regs *dma, <a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a> burstSize)</td></tr>
<tr class="memdesc:gae134a88ce92bee6cc6ab940462419a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the burst size for block transfers.  <a href="#gae134a88ce92bee6cc6ab940462419a5a">More...</a><br /></td></tr>
<tr class="separator:gae134a88ce92bee6cc6ab940462419a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae872e0c12a0fc0110e31431858c48cce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae872e0c12a0fc0110e31431858c48cce">DL_DMA_getBurstSize</a> (const DMA_Regs *dma)</td></tr>
<tr class="memdesc:gae872e0c12a0fc0110e31431858c48cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the burst size for block transfers.  <a href="#gae872e0c12a0fc0110e31431858c48cce">More...</a><br /></td></tr>
<tr class="separator:gae872e0c12a0fc0110e31431858c48cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f23920a43794e7d5de8f5edf0721c27"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7f23920a43794e7d5de8f5edf0721c27">DL_DMA_enableChannel</a> (DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga7f23920a43794e7d5de8f5edf0721c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a DMA channel for transfers.  <a href="#ga7f23920a43794e7d5de8f5edf0721c27">More...</a><br /></td></tr>
<tr class="separator:ga7f23920a43794e7d5de8f5edf0721c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df220a6523711b5b8e9c4f7a530e169"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5df220a6523711b5b8e9c4f7a530e169">DL_DMA_disableChannel</a> (DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga5df220a6523711b5b8e9c4f7a530e169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a DMA channel for transfers.  <a href="#ga5df220a6523711b5b8e9c4f7a530e169">More...</a><br /></td></tr>
<tr class="separator:ga5df220a6523711b5b8e9c4f7a530e169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5622405c92d74b546b91ede45dcdbaa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaf5622405c92d74b546b91ede45dcdbaa">DL_DMA_isChannelEnabled</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaf5622405c92d74b546b91ede45dcdbaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a DMA channel is enabled for transfers.  <a href="#gaf5622405c92d74b546b91ede45dcdbaa">More...</a><br /></td></tr>
<tr class="separator:gaf5622405c92d74b546b91ede45dcdbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc211d16ecb783ec28778e397ebf001b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gabc211d16ecb783ec28778e397ebf001b">DL_DMA_configMode</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> transferMode, <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a> extendedMode)</td></tr>
<tr class="memdesc:gabc211d16ecb783ec28778e397ebf001b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the mode for a DMA channel.  <a href="#gabc211d16ecb783ec28778e397ebf001b">More...</a><br /></td></tr>
<tr class="separator:gabc211d16ecb783ec28778e397ebf001b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2fd26ceccb036b40be6d546216dabe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga8f2fd26ceccb036b40be6d546216dabe">DL_DMA_setTransferMode</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> transferMode)</td></tr>
<tr class="memdesc:ga8f2fd26ceccb036b40be6d546216dabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a DMA channel's transfer mode.  <a href="#ga8f2fd26ceccb036b40be6d546216dabe">More...</a><br /></td></tr>
<tr class="separator:ga8f2fd26ceccb036b40be6d546216dabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec823560c28bcc7c21716a08666e1d2b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaec823560c28bcc7c21716a08666e1d2b">DL_DMA_getTransferMode</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaec823560c28bcc7c21716a08666e1d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a DMA channel's transfer mode.  <a href="#gaec823560c28bcc7c21716a08666e1d2b">More...</a><br /></td></tr>
<tr class="separator:gaec823560c28bcc7c21716a08666e1d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cda526430185fa1e52d0a96c28fd7d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga08cda526430185fa1e52d0a96c28fd7d">DL_DMA_setExtendedMode</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a> extendedMode)</td></tr>
<tr class="memdesc:ga08cda526430185fa1e52d0a96c28fd7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a DMA channel's extended mode.  <a href="#ga08cda526430185fa1e52d0a96c28fd7d">More...</a><br /></td></tr>
<tr class="separator:ga08cda526430185fa1e52d0a96c28fd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e447d0f2033dbf656a13b51b84a9f06"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga8e447d0f2033dbf656a13b51b84a9f06">DL_DMA_getExtendedMode</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga8e447d0f2033dbf656a13b51b84a9f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a DMA channel's extended mode.  <a href="#ga8e447d0f2033dbf656a13b51b84a9f06">More...</a><br /></td></tr>
<tr class="separator:ga8e447d0f2033dbf656a13b51b84a9f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6bfe5ad90a0f2bf52087804508f5dc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7d6bfe5ad90a0f2bf52087804508f5dc">DL_DMA_startTransfer</a> (DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga7d6bfe5ad90a0f2bf52087804508f5dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a DMA transfer using software.  <a href="#ga7d6bfe5ad90a0f2bf52087804508f5dc">More...</a><br /></td></tr>
<tr class="separator:ga7d6bfe5ad90a0f2bf52087804508f5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29783b9d75a59fd07fbd3150a5d0e470"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga29783b9d75a59fd07fbd3150a5d0e470">DL_DMA_setTrigger</a> (DMA_Regs *dma, uint8_t channelNum, uint8_t trigger, <a class="el" href="group___d_m_a.html#gae49c5ab6f9867d9c0422f6a454dbaec8">DL_DMA_TRIGGER_TYPE</a> triggerType)</td></tr>
<tr class="memdesc:ga29783b9d75a59fd07fbd3150a5d0e470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a channel's trigger for a DMA transfer.  <a href="#ga29783b9d75a59fd07fbd3150a5d0e470">More...</a><br /></td></tr>
<tr class="separator:ga29783b9d75a59fd07fbd3150a5d0e470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf535aaecfb356035eb8f8fe45f497e71"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaf535aaecfb356035eb8f8fe45f497e71">DL_DMA_getTrigger</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaf535aaecfb356035eb8f8fe45f497e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current trigger for a DMA channel.  <a href="#gaf535aaecfb356035eb8f8fe45f497e71">More...</a><br /></td></tr>
<tr class="separator:gaf535aaecfb356035eb8f8fe45f497e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a00df27635cd91562beccb8d7d3795"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gae49c5ab6f9867d9c0422f6a454dbaec8">DL_DMA_TRIGGER_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga82a00df27635cd91562beccb8d7d3795">DL_DMA_getTriggerType</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga82a00df27635cd91562beccb8d7d3795"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current trigger type for a DMA channel.  <a href="#ga82a00df27635cd91562beccb8d7d3795">More...</a><br /></td></tr>
<tr class="separator:ga82a00df27635cd91562beccb8d7d3795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea77c300f52b64ee42a278709ab14b7d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaea77c300f52b64ee42a278709ab14b7d">DL_DMA_setSrcAddr</a> (DMA_Regs *dma, uint8_t channelNum, uint32_t srcAddr)</td></tr>
<tr class="memdesc:gaea77c300f52b64ee42a278709ab14b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a DMA channel's source address.  <a href="#gaea77c300f52b64ee42a278709ab14b7d">More...</a><br /></td></tr>
<tr class="separator:gaea77c300f52b64ee42a278709ab14b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a58b29d57ff0044bd8d97a0946b8754"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9a58b29d57ff0044bd8d97a0946b8754">DL_DMA_getSrcAddr</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga9a58b29d57ff0044bd8d97a0946b8754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a DMA channel's source address.  <a href="#ga9a58b29d57ff0044bd8d97a0946b8754">More...</a><br /></td></tr>
<tr class="separator:ga9a58b29d57ff0044bd8d97a0946b8754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8be896ace7a9196d11e351e2d2e7f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7d8be896ace7a9196d11e351e2d2e7f7">DL_DMA_setDestAddr</a> (DMA_Regs *dma, uint8_t channelNum, uint32_t destAddr)</td></tr>
<tr class="memdesc:ga7d8be896ace7a9196d11e351e2d2e7f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a DMA channel's destination address.  <a href="#ga7d8be896ace7a9196d11e351e2d2e7f7">More...</a><br /></td></tr>
<tr class="separator:ga7d8be896ace7a9196d11e351e2d2e7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d12c93511bf7a8f3592ed5f7f03ec2a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga6d12c93511bf7a8f3592ed5f7f03ec2a">DL_DMA_getDestAddr</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga6d12c93511bf7a8f3592ed5f7f03ec2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a DMA channel's destination address.  <a href="#ga6d12c93511bf7a8f3592ed5f7f03ec2a">More...</a><br /></td></tr>
<tr class="separator:ga6d12c93511bf7a8f3592ed5f7f03ec2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7144999354b63a075f1b28b3b858cdae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7144999354b63a075f1b28b3b858cdae">DL_DMA_setTransferSize</a> (DMA_Regs *dma, uint8_t channelNum, uint16_t size)</td></tr>
<tr class="memdesc:ga7144999354b63a075f1b28b3b858cdae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the size of a block for a DMA transfer.  <a href="#ga7144999354b63a075f1b28b3b858cdae">More...</a><br /></td></tr>
<tr class="separator:ga7144999354b63a075f1b28b3b858cdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f61aeebb0ec57bcf48ffabb362800a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa2f61aeebb0ec57bcf48ffabb362800a">DL_DMA_getTransferSize</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaa2f61aeebb0ec57bcf48ffabb362800a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a channel's size of block of data for a DMA transfer.  <a href="#gaa2f61aeebb0ec57bcf48ffabb362800a">More...</a><br /></td></tr>
<tr class="separator:gaa2f61aeebb0ec57bcf48ffabb362800a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac542c77c87ea935518bafc7a55b1daa0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gac542c77c87ea935518bafc7a55b1daa0">DL_DMA_setSrcIncrement</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> srcIncrement)</td></tr>
<tr class="memdesc:gac542c77c87ea935518bafc7a55b1daa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a channel's source address increment amount.  <a href="#gac542c77c87ea935518bafc7a55b1daa0">More...</a><br /></td></tr>
<tr class="separator:gac542c77c87ea935518bafc7a55b1daa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac63b23721c17ef477def956c596ee6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaac63b23721c17ef477def956c596ee6f">DL_DMA_getSrcIncrement</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaac63b23721c17ef477def956c596ee6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a channel's source address increment amount.  <a href="#gaac63b23721c17ef477def956c596ee6f">More...</a><br /></td></tr>
<tr class="separator:gaac63b23721c17ef477def956c596ee6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352d875acdefec8b4329468bceeb865a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga352d875acdefec8b4329468bceeb865a">DL_DMA_setDestIncrement</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> destIncrement)</td></tr>
<tr class="memdesc:ga352d875acdefec8b4329468bceeb865a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a channel's destination address increment amount.  <a href="#ga352d875acdefec8b4329468bceeb865a">More...</a><br /></td></tr>
<tr class="separator:ga352d875acdefec8b4329468bceeb865a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ba20e26de73f107f574b5f6f809d6c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa7ba20e26de73f107f574b5f6f809d6c">DL_DMA_getDestIncrement</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaa7ba20e26de73f107f574b5f6f809d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a channel's destination address increment amount.  <a href="#gaa7ba20e26de73f107f574b5f6f809d6c">More...</a><br /></td></tr>
<tr class="separator:gaa7ba20e26de73f107f574b5f6f809d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878d2c792c14426a3bc0a112a5584337"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga878d2c792c14426a3bc0a112a5584337">DL_DMA_setSrcWidth</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> srcWidth)</td></tr>
<tr class="memdesc:ga878d2c792c14426a3bc0a112a5584337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the width of the DMA source address for a channel.  <a href="#ga878d2c792c14426a3bc0a112a5584337">More...</a><br /></td></tr>
<tr class="separator:ga878d2c792c14426a3bc0a112a5584337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9b30cf4d9ba481c4f09f03d9a7f646"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5e9b30cf4d9ba481c4f09f03d9a7f646">DL_DMA_getSrcWidth</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga5e9b30cf4d9ba481c4f09f03d9a7f646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the width of the DMA source address for a channel.  <a href="#ga5e9b30cf4d9ba481c4f09f03d9a7f646">More...</a><br /></td></tr>
<tr class="separator:ga5e9b30cf4d9ba481c4f09f03d9a7f646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde9d2eac104122645fc4316ddb8e425"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gacde9d2eac104122645fc4316ddb8e425">DL_DMA_setDestWidth</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> destWidth)</td></tr>
<tr class="memdesc:gacde9d2eac104122645fc4316ddb8e425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the width of the DMA destination address for a channel.  <a href="#gacde9d2eac104122645fc4316ddb8e425">More...</a><br /></td></tr>
<tr class="separator:gacde9d2eac104122645fc4316ddb8e425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c857da0e62d94ba6a474b7265151b2b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9c857da0e62d94ba6a474b7265151b2b">DL_DMA_getDestWidth</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga9c857da0e62d94ba6a474b7265151b2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the width of the DMA destination address for a channel.  <a href="#ga9c857da0e62d94ba6a474b7265151b2b">More...</a><br /></td></tr>
<tr class="separator:ga9c857da0e62d94ba6a474b7265151b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc68c40f08f75d0bb0aa2cc028a52e69"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gacc68c40f08f75d0bb0aa2cc028a52e69">DL_DMA_Full_Ch_setEarlyInterruptThreshold</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a> threshold)</td></tr>
<tr class="memdesc:gacc68c40f08f75d0bb0aa2cc028a52e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the early interrupt event.  <a href="#gacc68c40f08f75d0bb0aa2cc028a52e69">More...</a><br /></td></tr>
<tr class="separator:gacc68c40f08f75d0bb0aa2cc028a52e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d879280a91f179ff1f5ecce6824c615"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga2d879280a91f179ff1f5ecce6824c615">DL_DMA_Full_Ch_getEarlyInterruptThreshold</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga2d879280a91f179ff1f5ecce6824c615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the early interrupt event threshold.  <a href="#ga2d879280a91f179ff1f5ecce6824c615">More...</a><br /></td></tr>
<tr class="separator:ga2d879280a91f179ff1f5ecce6824c615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d19ffe6b6f29f936f0f3e7498b66102"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga1d19ffe6b6f29f936f0f3e7498b66102">DL_DMA_enableInterrupt</a> (DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga1d19ffe6b6f29f936f0f3e7498b66102"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA interrupts.  <a href="#ga1d19ffe6b6f29f936f0f3e7498b66102">More...</a><br /></td></tr>
<tr class="separator:ga1d19ffe6b6f29f936f0f3e7498b66102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c9c1075a26f2084257cbb131a86f7f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga81c9c1075a26f2084257cbb131a86f7f">DL_DMA_disableInterrupt</a> (DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga81c9c1075a26f2084257cbb131a86f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA interrupts.  <a href="#ga81c9c1075a26f2084257cbb131a86f7f">More...</a><br /></td></tr>
<tr class="separator:ga81c9c1075a26f2084257cbb131a86f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe61e7fba29853ba4750c26b814efa5e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gafe61e7fba29853ba4750c26b814efa5e">DL_DMA_getEnabledInterrupts</a> (const DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gafe61e7fba29853ba4750c26b814efa5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which DMA interrupts are enabled.  <a href="#gafe61e7fba29853ba4750c26b814efa5e">More...</a><br /></td></tr>
<tr class="separator:gafe61e7fba29853ba4750c26b814efa5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36db7e11544ee9301bda334ebeae53be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga36db7e11544ee9301bda334ebeae53be">DL_DMA_getEnabledInterruptStatus</a> (const DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga36db7e11544ee9301bda334ebeae53be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled DMA interrupts.  <a href="#ga36db7e11544ee9301bda334ebeae53be">More...</a><br /></td></tr>
<tr class="separator:ga36db7e11544ee9301bda334ebeae53be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3826183d72a9a72bb73b191a5f38d15"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa3826183d72a9a72bb73b191a5f38d15">DL_DMA_getRawInterruptStatus</a> (const DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gaa3826183d72a9a72bb73b191a5f38d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any DMA interrupt.  <a href="#gaa3826183d72a9a72bb73b191a5f38d15">More...</a><br /></td></tr>
<tr class="separator:gaa3826183d72a9a72bb73b191a5f38d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67245fc9852a0485d0458354ece6a686"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga9c5dfde9fc934940ba9aac298be440b8">DL_DMA_EVENT_IIDX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga67245fc9852a0485d0458354ece6a686">DL_DMA_getPendingInterrupt</a> (const DMA_Regs *dma)</td></tr>
<tr class="memdesc:ga67245fc9852a0485d0458354ece6a686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending DMA interrupt.  <a href="#ga67245fc9852a0485d0458354ece6a686">More...</a><br /></td></tr>
<tr class="separator:ga67245fc9852a0485d0458354ece6a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba40ff3839e6875dd516e44320d81b48"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaba40ff3839e6875dd516e44320d81b48">DL_DMA_clearInterruptStatus</a> (DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gaba40ff3839e6875dd516e44320d81b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending DMA interrupts.  <a href="#gaba40ff3839e6875dd516e44320d81b48">More...</a><br /></td></tr>
<tr class="separator:gaba40ff3839e6875dd516e44320d81b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa446d2272505e089f35ecc02e3c9d105"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa446d2272505e089f35ecc02e3c9d105">DL_DMA_setPublisherChanID</a> (DMA_Regs *dma, <a class="el" href="group___d_m_a.html#ga977dac008eaf9d11e29441be2fe54339">DL_DMA_PUBLISHER_INDEX</a> index, uint8_t chanID)</td></tr>
<tr class="memdesc:gaa446d2272505e089f35ecc02e3c9d105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the event publisher channel id.  <a href="#gaa446d2272505e089f35ecc02e3c9d105">More...</a><br /></td></tr>
<tr class="separator:gaa446d2272505e089f35ecc02e3c9d105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c3f8684aaa872da592dd094f52dc76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa1c3f8684aaa872da592dd094f52dc76">DL_DMA_getPublisherChanID</a> (DMA_Regs *dma, <a class="el" href="group___d_m_a.html#ga977dac008eaf9d11e29441be2fe54339">DL_DMA_PUBLISHER_INDEX</a> index)</td></tr>
<tr class="memdesc:gaa1c3f8684aaa872da592dd094f52dc76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the event publisher channel id.  <a href="#gaa1c3f8684aaa872da592dd094f52dc76">More...</a><br /></td></tr>
<tr class="separator:gaa1c3f8684aaa872da592dd094f52dc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615709a678c64c1fe7b846b8c34a1be2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga615709a678c64c1fe7b846b8c34a1be2">DL_DMA_setSubscriberChanID</a> (DMA_Regs *dma, <a class="el" href="group___d_m_a.html#gaa5cab158d8d96858b0905b602c0a846a">DL_DMA_SUBSCRIBER_INDEX</a> index, uint8_t chanID)</td></tr>
<tr class="memdesc:ga615709a678c64c1fe7b846b8c34a1be2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the event subscriber channel id.  <a href="#ga615709a678c64c1fe7b846b8c34a1be2">More...</a><br /></td></tr>
<tr class="separator:ga615709a678c64c1fe7b846b8c34a1be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3620aa4d2313a830424e0b68cf23e8b1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga3620aa4d2313a830424e0b68cf23e8b1">DL_DMA_getSubscriberChanID</a> (DMA_Regs *dma, <a class="el" href="group___d_m_a.html#gaa5cab158d8d96858b0905b602c0a846a">DL_DMA_SUBSCRIBER_INDEX</a> index)</td></tr>
<tr class="memdesc:ga3620aa4d2313a830424e0b68cf23e8b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the event subscriber channel id.  <a href="#ga3620aa4d2313a830424e0b68cf23e8b1">More...</a><br /></td></tr>
<tr class="separator:ga3620aa4d2313a830424e0b68cf23e8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdf9497abdf21d3a41ef99a83df9858"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaccdf9497abdf21d3a41ef99a83df9858">DL_DMA_enableEvent</a> (DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:gaccdf9497abdf21d3a41ef99a83df9858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA event.  <a href="#gaccdf9497abdf21d3a41ef99a83df9858">More...</a><br /></td></tr>
<tr class="separator:gaccdf9497abdf21d3a41ef99a83df9858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7de6452ad39c191de7c258be905364"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5d7de6452ad39c191de7c258be905364">DL_DMA_disableEvent</a> (DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:ga5d7de6452ad39c191de7c258be905364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA event.  <a href="#ga5d7de6452ad39c191de7c258be905364">More...</a><br /></td></tr>
<tr class="separator:ga5d7de6452ad39c191de7c258be905364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2dff170c1cbf053e4c40f80e13a6453"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae2dff170c1cbf053e4c40f80e13a6453">DL_DMA_getEnabledEvents</a> (const DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:gae2dff170c1cbf053e4c40f80e13a6453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which dma events triggers are enabled.  <a href="#gae2dff170c1cbf053e4c40f80e13a6453">More...</a><br /></td></tr>
<tr class="separator:gae2dff170c1cbf053e4c40f80e13a6453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1570a3851d8020cb3f395bcc28618bff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga1570a3851d8020cb3f395bcc28618bff">DL_DMA_getEnabledEventStatus</a> (const DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:ga1570a3851d8020cb3f395bcc28618bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check event flag of enabled dma event.  <a href="#ga1570a3851d8020cb3f395bcc28618bff">More...</a><br /></td></tr>
<tr class="separator:ga1570a3851d8020cb3f395bcc28618bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad499b03ad73e1ff795583f803c719a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gabad499b03ad73e1ff795583f803c719a">DL_DMA_getRawEventsStatus</a> (const DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:gabad499b03ad73e1ff795583f803c719a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check event flag of any dma event.  <a href="#gabad499b03ad73e1ff795583f803c719a">More...</a><br /></td></tr>
<tr class="separator:gabad499b03ad73e1ff795583f803c719a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece913351c1ce0970329bbe7f819432"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gafece913351c1ce0970329bbe7f819432">DL_DMA_clearEventsStatus</a> (DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:gafece913351c1ce0970329bbe7f819432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending dma events.  <a href="#gafece913351c1ce0970329bbe7f819432">More...</a><br /></td></tr>
<tr class="separator:gafece913351c1ce0970329bbe7f819432"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><a class="anchor" id="ti_dl_dl_m0p_dma_Overview"></a></p><h1>Overview</h1>
<p>The Direct Memory Access (DMA) Library allows full configuration of the MSPM0 DMA module. The DMA controller transfers data from one address to another, without CPU intervention, across the entire address range. DMA controllers have multiple channels that can be configured independently </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga7d1157042646cbffc613b6164c7ed5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d1157042646cbffc613b6164c7ed5a8">&sect;&nbsp;</a></span>DL_DMA_TRANSFER_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7d1157042646cbffc613b6164c7ed5a8a48adc65d25a06b14a63268aedf2e0e9f"></a>DL_DMA_SINGLE_TRANSFER_MODE&#160;</td><td class="fielddoc"><p>Each DMA trigger results in a single data transfer, once </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7d1157042646cbffc613b6164c7ed5a8a95a10f0a1060426eca8c16f3c0718333"></a>DL_DMA_SINGLE_BLOCK_TRANSFER_MODE&#160;</td><td class="fielddoc"><p>Each DMA trigger results in a transfer of a block of data, once </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7d1157042646cbffc613b6164c7ed5a8a6f096384bb41144646ee651936f288b0"></a>DL_DMA_FULL_CH_REPEAT_SINGLE_TRANSFER_MODE&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Each DMA trigger results in a single data transfer, repeating </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7d1157042646cbffc613b6164c7ed5a8a03b8e4d1275507a7e06ac3fc2a41e827"></a>DL_DMA_FULL_CH_REPEAT_BLOCK_TRANSFER_MODE&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Each DMA trigger results in a transfer of a block of data, repeating </p>
</td></tr>
</table>

</div>
</div>
<a id="ga492a0576e98efee98bebd313be27fbf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga492a0576e98efee98bebd313be27fbf2">&sect;&nbsp;</a></span>DL_DMA_EXTENDED_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga492a0576e98efee98bebd313be27fbf2a077f8a71dcd13137f82a58305d4af349"></a>DL_DMA_NORMAL_MODE&#160;</td><td class="fielddoc"><p>Normal operation </p>
</td></tr>
<tr><td class="fieldname"><a id="gga492a0576e98efee98bebd313be27fbf2aca0f445c9e3358c80f6ad6ebcc9aadfb"></a>DL_DMA_FULL_CH_FILL_MODE&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Fills the destination with a specific value </p>
</td></tr>
<tr><td class="fieldname"><a id="gga492a0576e98efee98bebd313be27fbf2a1ede584989a704dd5b435015e0960640"></a>DL_DMA_FULL_CH_TABLE_MODE&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. The source data contains addresses and data </p>
</td></tr>
</table>

</div>
</div>
<a id="gae08767430c6d576fddbad7f2bb1157ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08767430c6d576fddbad7f2bb1157ee">&sect;&nbsp;</a></span>DL_DMA_INCREMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eea0a128e784f9f16966845e78293b9f389"></a>DL_DMA_ADDR_UNCHANGED&#160;</td><td class="fielddoc"><p>Do not change address after each transfer </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eea6e82deabb4c97aae01b707f513256a0a"></a>DL_DMA_ADDR_DECREMENT&#160;</td><td class="fielddoc"><p>Decrement address by 1 * DL_DMA_WIDTH after each transfer </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eead07ef29a2690b9f9475373df0e5584df"></a>DL_DMA_ADDR_INCREMENT&#160;</td><td class="fielddoc"><p>Increment address by 1 * DL_DMA_WIDTH after each transfer </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eeac79756ef09e3091975b8b6178c3ba22c"></a>DL_DMA_ADDR_STRIDE_2&#160;</td><td class="fielddoc"><p>Stride mode 2, increment address by 2 * DL_DMA_WIDTH (skip over every other element) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eeaf8cb5117f7343f6c3dd987924f06eb3c"></a>DL_DMA_ADDR_STRIDE_3&#160;</td><td class="fielddoc"><p>Stride mode 3, increment address by 3 * DL_DMA_WIDTH (skip over two elements </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eeafc4b9d23ba3ded680bb6559a368fdb75"></a>DL_DMA_ADDR_STRIDE_4&#160;</td><td class="fielddoc"><p>Stride mode 4, increment address by 4 * DL_DMA_WIDTH (skip over three elements </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eea17c0cafe437d06f8ebfe9723b7ef3a93"></a>DL_DMA_ADDR_STRIDE_5&#160;</td><td class="fielddoc"><p>Stride mode 5, increment address by 5 * DL_DMA_WIDTH (skip over four elements </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eea8c7fbad9e4d110064986cc212b38fb2f"></a>DL_DMA_ADDR_STRIDE_6&#160;</td><td class="fielddoc"><p>Stride mode 6, increment address by 6 * DL_DMA_WIDTH (skip over five elements </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eea1b62cda47f7c5a67453bc54a2a0e18b0"></a>DL_DMA_ADDR_STRIDE_7&#160;</td><td class="fielddoc"><p>Stride mode 7, increment address by 7 * DL_DMA_WIDTH (skip over six elements </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eea3c54cea72d4e063cbc2f22d64de50d30"></a>DL_DMA_ADDR_STRIDE_8&#160;</td><td class="fielddoc"><p>Stride mode 8, increment address by 8 * DL_DMA_WIDTH (skip over seven elements </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae08767430c6d576fddbad7f2bb1157eea85ecdd6284b958637a6913eb6a59a5be"></a>DL_DMA_ADDR_STRIDE_9&#160;</td><td class="fielddoc"><p>Stride mode 9, increment address by 9 * DL_DMA_WIDTH (skip over eight elements </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1da0bf5384dbbd60633b008428a834c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da0bf5384dbbd60633b008428a834c7">&sect;&nbsp;</a></span>DL_DMA_EARLY_INTERRUPT_THRESHOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1da0bf5384dbbd60633b008428a834c7acbd116f07e83262dbe960ece88b9019e"></a>DL_DMA_EARLY_INTERRUPT_THRESHOLD_DISABLED&#160;</td><td class="fielddoc"><p>Disable early interrupt events </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1da0bf5384dbbd60633b008428a834c7aa37bc7368001763bea94dd1e531293b9"></a>DL_DMA_EARLY_INTERRUPT_THRESHOLD_1&#160;</td><td class="fielddoc"><p>Generate Early-IRQ event with one transfer pending (DMASZ=1) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1da0bf5384dbbd60633b008428a834c7a91244cd08cc89df45217db73d84298fc"></a>DL_DMA_EARLY_INTERRUPT_THRESHOLD_2&#160;</td><td class="fielddoc"><p>Generate Early-IRQ event with two transfers pending (DMASZ=2) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1da0bf5384dbbd60633b008428a834c7afc8cffcdea7a8004270e28c6327977bf"></a>DL_DMA_EARLY_INTERRUPT_THRESHOLD_4&#160;</td><td class="fielddoc"><p>Generate Early-IRQ event with three transfers pending (DMASZ=4) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1da0bf5384dbbd60633b008428a834c7a50c2df6071a61ad2aa53a43ef6912e32"></a>DL_DMA_EARLY_INTERRUPT_THRESHOLD_8&#160;</td><td class="fielddoc"><p>Generate Early-IRQ event with eight transfers pending (DMASZ=8) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1da0bf5384dbbd60633b008428a834c7aba419f2a0cd22e62d3ddd576310acb6e"></a>DL_DMA_EARLY_INTERRUPT_THRESHOLD_32&#160;</td><td class="fielddoc"><p>Generate Early-IRQ event with 32 transfers pending (DMASZ=32) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1da0bf5384dbbd60633b008428a834c7a62ae5e30e652f102fded126058682087"></a>DL_DMA_EARLY_INTERRUPT_THRESHOLD_64&#160;</td><td class="fielddoc"><p>Generate Early-IRQ event with 64 transfers pending (DMASZ=64) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1da0bf5384dbbd60633b008428a834c7a21ec3f0d25c2ab9c65f9eff88ab0748c"></a>DL_DMA_EARLY_INTERRUPT_THRESHOLD_HALF&#160;</td><td class="fielddoc"><p>Generate Early-IRQ event when DMASZ reaches the half size point of the original transfer size </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7e3e053c6a9c5586e2bfd6a0015e870d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e3e053c6a9c5586e2bfd6a0015e870d">&sect;&nbsp;</a></span>DL_DMA_BURST_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7e3e053c6a9c5586e2bfd6a0015e870dafdcc85b7b7324d3db269401f0b378096"></a>DL_DMA_BURST_SIZE_INFINITY&#160;</td><td class="fielddoc"><p>No burst interruption. The block transfer always transfers all elements defined in the DMASZ register before priority is newly evaluated </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e3e053c6a9c5586e2bfd6a0015e870da77a7b90bae4d1244dd0c12c9acad99e7"></a>DL_DMA_BURST_SIZE_8&#160;</td><td class="fielddoc"><p>Burst size of a block transfer is 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e3e053c6a9c5586e2bfd6a0015e870dae65ddb8b19bca3dff9b7e230af7c0e1e"></a>DL_DMA_BURST_SIZE_16&#160;</td><td class="fielddoc"><p>Burst size of a block transfer is 16 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e3e053c6a9c5586e2bfd6a0015e870da0f143a66cc13feb54fc313f05db00558"></a>DL_DMA_BURST_SIZE_32&#160;</td><td class="fielddoc"><p>Burst size of a block transfer is 32 </p>
</td></tr>
</table>

</div>
</div>
<a id="gae49c5ab6f9867d9c0422f6a454dbaec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae49c5ab6f9867d9c0422f6a454dbaec8">&sect;&nbsp;</a></span>DL_DMA_TRIGGER_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#gae49c5ab6f9867d9c0422f6a454dbaec8">DL_DMA_TRIGGER_TYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae49c5ab6f9867d9c0422f6a454dbaec8a93a2b3aedb5d711c40733aa73a74907d"></a>DL_DMA_TRIGGER_TYPE_INTERNAL&#160;</td><td class="fielddoc"><p>Internal DMA channel is selected as the DMA trigger </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae49c5ab6f9867d9c0422f6a454dbaec8acaea09d744ed9f945fc4c28243dce244"></a>DL_DMA_TRIGGER_TYPE_EXTERNAL&#160;</td><td class="fielddoc"><p>External DMA channel is selected as the DMA trigger </p>
</td></tr>
</table>

</div>
</div>
<a id="gab605141334a8b69900305c81ef998fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab605141334a8b69900305c81ef998fc9">&sect;&nbsp;</a></span>DL_DMA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab605141334a8b69900305c81ef998fc9a3a5b65c86a9598f2901011aa5d534964"></a>DL_DMA_WIDTH_BYTE&#160;</td><td class="fielddoc"><p>Byte Acccess (8-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab605141334a8b69900305c81ef998fc9aedc17c2fd6c23e189017519faf2a9450"></a>DL_DMA_WIDTH_HALF_WORD&#160;</td><td class="fielddoc"><p>Half Word Acccess (16-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab605141334a8b69900305c81ef998fc9adc3ad93a92404f7bdda3ee6452e21836"></a>DL_DMA_WIDTH_WORD&#160;</td><td class="fielddoc"><p>Word Acccess (32-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab605141334a8b69900305c81ef998fc9a1a708457117247baa843d434a2d37a2e"></a>DL_DMA_WIDTH_LONG&#160;</td><td class="fielddoc"><p>Long Acccess (64-bit) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga9c5dfde9fc934940ba9aac298be440b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c5dfde9fc934940ba9aac298be440b8">&sect;&nbsp;</a></span>DL_DMA_EVENT_IIDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga9c5dfde9fc934940ba9aac298be440b8">DL_DMA_EVENT_IIDX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a5c8dbcebf4546d277afe8da3522156bb"></a>DL_DMA_EVENT_IIDX_NO_INTR&#160;</td><td class="fielddoc"><p>Enum to indicate that no DMA event has taken place </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8ade40aba422aa1f5e0a618ac42dc04c19"></a>DL_DMA_EVENT_IIDX_DMACH0&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 0 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a7db5326d3d04b250f42d399e5ef4f171"></a>DL_DMA_EVENT_IIDX_DMACH1&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 1 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a1838df2b5121d03e8530cfd9714412ba"></a>DL_DMA_EVENT_IIDX_DMACH2&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 2 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a1125831d2e0b0223cd8ba0c8abf0bc10"></a>DL_DMA_EVENT_IIDX_DMACH3&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 3 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8aaa6eb13c114b2a4d670ef12b11a1a55b"></a>DL_DMA_EVENT_IIDX_DMACH4&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 4 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a3e9c9c41f11edaf62c8f7ee0633310fe"></a>DL_DMA_EVENT_IIDX_DMACH5&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 5 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a1c4573895e887445b61afbebc49805ec"></a>DL_DMA_EVENT_IIDX_DMACH6&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 6 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a33d16b3c32ab690e851bc55ed6963ef1"></a>DL_DMA_EVENT_IIDX_DMACH7&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 7 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a7bba410117a1f7c9d66eb73cd1cd84fc"></a>DL_DMA_EVENT_IIDX_DMACH8&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 8 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a350c8187ca2515451aa08f599bfacc47"></a>DL_DMA_EVENT_IIDX_DMACH9&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 9 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a4e3b790cbcec53cdb95d65c4bae24db0"></a>DL_DMA_EVENT_IIDX_DMACH10&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 10 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a3335822720e2ce6c9f46ee48b13b801a"></a>DL_DMA_EVENT_IIDX_DMACH11&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 11 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8ad4d6f4340d0a33746673f08abfc3d010"></a>DL_DMA_EVENT_IIDX_DMACH12&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 12 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8abcc6d64271b30a4563a087c83fa8a99a"></a>DL_DMA_EVENT_IIDX_DMACH13&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 13 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a5f7e0a6a4937405ca4f4d88e9a44ae2d"></a>DL_DMA_EVENT_IIDX_DMACH14&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 14 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a5740dd2d4978aa4a088e1e45c9a3ce65"></a>DL_DMA_EVENT_IIDX_DMACH15&#160;</td><td class="fielddoc"><p>Enum to indicate that the channel 15 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8ad44ecfa3278001c127078697c15a1d09"></a>DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH0&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Enum to indicate that the early interrupt event for channel 0 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8acc735933d41b9ce29029d0fefed63739"></a>DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH1&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Enum to indicate that the early interrupt event for channel 1 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a03bbf4447e73deef4da0df0e8fbcea69"></a>DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH2&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Enum to indicate that the early interrupt event for channel 2 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a1126d30c223677900837288277d65e7c"></a>DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH3&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Enum to indicate that the early interrupt event for channel 3 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8ad3e2c3cddfbcaa781a7b75c427ec75fb"></a>DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH4&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Enum to indicate that the early interrupt event for channel 4 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a4c89a802b27ec5c3385a94329ec7adad"></a>DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH5&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Enum to indicate that the early interrupt event for channel 5 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a3e410b2358fe3059afb8710ef629eca7"></a>DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH6&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Enum to indicate that the early interrupt event for channel 6 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a3d4ea06db3f44778b89e2c0856735f66"></a>DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH7&#160;</td><td class="fielddoc"><p>Available for FULL-channel configuration only. Enum to indicate that the early interrupt event for channel 7 interrupt has fired </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a210582d59f844caef1c1f03b0ccff809"></a>DL_DMA_EVENT_IIDX_ADDR_ERROR&#160;</td><td class="fielddoc"><p>Enum to indicate that a DMA address error has occurred </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9c5dfde9fc934940ba9aac298be440b8a264038dc1206040d4714e6ec626677fc"></a>DL_DMA_EVENT_IIDX_DATA_ERROR&#160;</td><td class="fielddoc"><p>Enum to indicate that a DMA data error has occurred </p>
</td></tr>
</table>

</div>
</div>
<a id="ga977dac008eaf9d11e29441be2fe54339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga977dac008eaf9d11e29441be2fe54339">&sect;&nbsp;</a></span>DL_DMA_PUBLISHER_INDEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga977dac008eaf9d11e29441be2fe54339">DL_DMA_PUBLISHER_INDEX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga977dac008eaf9d11e29441be2fe54339a1dfd1fe897038e880518e0686c9ce02d"></a>DL_DMA_PUBLISHER_INDEX_0&#160;</td><td class="fielddoc"><p>DMA Publisher index 0 </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa5cab158d8d96858b0905b602c0a846a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5cab158d8d96858b0905b602c0a846a">&sect;&nbsp;</a></span>DL_DMA_SUBSCRIBER_INDEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#gaa5cab158d8d96858b0905b602c0a846a">DL_DMA_SUBSCRIBER_INDEX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa5cab158d8d96858b0905b602c0a846aa0a5cfbb93339ef6ff8a3a6870830383e"></a>DL_DMA_SUBSCRIBER_INDEX_0&#160;</td><td class="fielddoc"><p>DMA Subscriber index 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa5cab158d8d96858b0905b602c0a846aa85348fedd260f64bf890e608d33a3f3e"></a>DL_DMA_SUBSCRIBER_INDEX_1&#160;</td><td class="fielddoc"><p>DMA Subscriber index 1 </p>
</td></tr>
</table>

</div>
</div>
<a id="gac3cfd8d2a08be11fe872cd08196e7eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3cfd8d2a08be11fe872cd08196e7eb1">&sect;&nbsp;</a></span>DL_DMA_AUTOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#gac3cfd8d2a08be11fe872cd08196e7eb1">DL_DMA_AUTOEN</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac3cfd8d2a08be11fe872cd08196e7eb1a7e8c78fd7a18b4f5f353c2b145147dd2"></a>DL_DMA_AUTOEN_DISABLE&#160;</td><td class="fielddoc"><p>No automatic DMA enable </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gae21565c7cf4e46f01fd729c59bba5f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21565c7cf4e46f01fd729c59bba5f4b">&sect;&nbsp;</a></span>DL_DMA_initChannel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DL_DMA_initChannel </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="struct_d_l___d_m_a___config.html">DL_DMA_Config</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize a DMA channel. </p>
<p>Initializes all the configurable options for a DMA channel. The DMA channel is not enabled in this API.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Pointer to DMA channel configuration settings </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga28e4595240333440fb932a78c70729cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28e4595240333440fb932a78c70729cd">&sect;&nbsp;</a></span>DL_DMA_configTransfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_configTransfer </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a>&#160;</td>
          <td class="paramname"><em>transferMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a>&#160;</td>
          <td class="paramname"><em>extendedMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>&#160;</td>
          <td class="paramname"><em>srcWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>&#160;</td>
          <td class="paramname"><em>destWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>&#160;</td>
          <td class="paramname"><em>srcIncrement</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>&#160;</td>
          <td class="paramname"><em>destIncrement</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure a DMA channel for a transfer. </p>
<p>Configures the transfer settings for a DMA channel. The DMA channel is not enabled in this API.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">transferMode</td><td>The transfer mode to use. Refer to the device datasheet to determine which modes are supported in the selected channel. One of <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">extendedMode</td><td>The extended mode to use. One of <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">srcWidth</td><td>The width of the DMA source. One of <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">destWidth</td><td>The width of the DMA destination. One of <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">srcIncrement</td><td>Amount to increment/decrement the DMA source address by. One of <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">destIncrement</td><td>Amount to increment/decrement the DMA destination address by. One of <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaccb0c9605b8bf5a6d4848234a877b0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccb0c9605b8bf5a6d4848234a877b0eb">&sect;&nbsp;</a></span>DL_DMA_enableRoundRobinPriority()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_enableRoundRobinPriority </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the DMA for round-robin priority. </p>
<p>When round-robin priority is enabled, the channel that completes a transfer becomes the lowest priority. If multiple triggers happen simultaneously or are pending, the channel that transferred least recently will transfer first. Once it's complete the next highest priority channel will transfer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9be0a7ff077399526d8abfec135abc33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9be0a7ff077399526d8abfec135abc33">&sect;&nbsp;</a></span>DL_DMA_disableRoundRobinPriority()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_disableRoundRobinPriority </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable round-robin priority for the DMA. </p>
<p>When round-robin priority is disabled, the channel priorities are fixed in ascending order (Channel 0 is the lowed priority). If multiple triggers happen simultaneously or are pending, the channel with the highest priority completes its transfer before the next-highest transfer can start.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae06b221099fb44d19e2880ea4973bbe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae06b221099fb44d19e2880ea4973bbe6">&sect;&nbsp;</a></span>DL_DMA_isRoundRobinPriorityEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_DMA_isRoundRobinPriorityEnabled </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if round-robin priority is enabled for the DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of round-robin priority</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Round-robin priority is enabled </td></tr>
    <tr><td class="paramname">false</td><td>Round-robin priority is disabled </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae134a88ce92bee6cc6ab940462419a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae134a88ce92bee6cc6ab940462419a5a">&sect;&nbsp;</a></span>DL_DMA_setBurstSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setBurstSize </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a>&#160;</td>
          <td class="paramname"><em>burstSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the burst size for block transfers. </p>
<p>After the DMA transfers the amount of transfers defined by <a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a>, the ongoing block transfer is interrupted and the priority encoder has the chance to assign a higher priority channel. The previously interrupted block transfer is internally marked as pending and when no other high priority channel is pending the block transfer will continue with the next burst or until DMASZ counts down to 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">burstSize</td><td>The burst size to set. One of <a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd" title="Configure a DMA channel for a transfer. ">DL_DMA_configTransfer</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gae872e0c12a0fc0110e31431858c48cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae872e0c12a0fc0110e31431858c48cce">&sect;&nbsp;</a></span>DL_DMA_getBurstSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a> DL_DMA_getBurstSize </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the burst size for block transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The burst size for block transfers</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f23920a43794e7d5de8f5edf0721c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f23920a43794e7d5de8f5edf0721c27">&sect;&nbsp;</a></span>DL_DMA_enableChannel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_enableChannel </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable a DMA channel for transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5df220a6523711b5b8e9c4f7a530e169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5df220a6523711b5b8e9c4f7a530e169">&sect;&nbsp;</a></span>DL_DMA_disableChannel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_disableChannel </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable a DMA channel for transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf5622405c92d74b546b91ede45dcdbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5622405c92d74b546b91ede45dcdbaa">&sect;&nbsp;</a></span>DL_DMA_isChannelEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_DMA_isChannelEnabled </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if a DMA channel is enabled for transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The status of the DMA channel</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The DMA channel is enabled </td></tr>
    <tr><td class="paramname">false</td><td>The DMA channel is disabled </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabc211d16ecb783ec28778e397ebf001b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc211d16ecb783ec28778e397ebf001b">&sect;&nbsp;</a></span>DL_DMA_configMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_configMode </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a>&#160;</td>
          <td class="paramname"><em>transferMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a>&#160;</td>
          <td class="paramname"><em>extendedMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the mode for a DMA channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">transferMode</td><td>The transfer mode to set for the channel. Refer to the device datasheet to determine which modes are supported in the selected channel. One of <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">extendedMode</td><td>The extended operation mode to set for the channel. One of <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd" title="Configure a DMA channel for a transfer. ">DL_DMA_configTransfer</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga8f2fd26ceccb036b40be6d546216dabe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f2fd26ceccb036b40be6d546216dabe">&sect;&nbsp;</a></span>DL_DMA_setTransferMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setTransferMode </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a>&#160;</td>
          <td class="paramname"><em>transferMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a DMA channel's transfer mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">transferMode</td><td>The transfer mode to use. Refer to the device datasheet to determine which modes are supported in the selected channel. One of <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#gabc211d16ecb783ec28778e397ebf001b" title="Configure the mode for a DMA channel. ">DL_DMA_configMode</a> </dd>
<dd>
<a class="el" href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd" title="Configure a DMA channel for a transfer. ">DL_DMA_configTransfer</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gaec823560c28bcc7c21716a08666e1d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec823560c28bcc7c21716a08666e1d2b">&sect;&nbsp;</a></span>DL_DMA_getTransferMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> DL_DMA_getTransferMode </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get a DMA channel's transfer mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The channel's transfer mode</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga08cda526430185fa1e52d0a96c28fd7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08cda526430185fa1e52d0a96c28fd7d">&sect;&nbsp;</a></span>DL_DMA_setExtendedMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setExtendedMode </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a>&#160;</td>
          <td class="paramname"><em>extendedMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a DMA channel's extended mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">extendedMode</td><td>The transfer mode to use. One of <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#gabc211d16ecb783ec28778e397ebf001b" title="Configure the mode for a DMA channel. ">DL_DMA_configMode</a> </dd>
<dd>
<a class="el" href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd" title="Configure a DMA channel for a transfer. ">DL_DMA_configTransfer</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga8e447d0f2033dbf656a13b51b84a9f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e447d0f2033dbf656a13b51b84a9f06">&sect;&nbsp;</a></span>DL_DMA_getExtendedMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a> DL_DMA_getExtendedMode </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get a DMA channel's extended mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The channel's transfer mode</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7d6bfe5ad90a0f2bf52087804508f5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d6bfe5ad90a0f2bf52087804508f5dc">&sect;&nbsp;</a></span>DL_DMA_startTransfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_startTransfer </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start a DMA transfer using software. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga29783b9d75a59fd07fbd3150a5d0e470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29783b9d75a59fd07fbd3150a5d0e470">&sect;&nbsp;</a></span>DL_DMA_setTrigger()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setTrigger </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>trigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gae49c5ab6f9867d9c0422f6a454dbaec8">DL_DMA_TRIGGER_TYPE</a>&#160;</td>
          <td class="paramname"><em>triggerType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a channel's trigger for a DMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trigger</td><td>What should trigger a DMA transfer. Refer to the datasheet of the device for which DMA trigger values map to which events. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">triggerType</td><td>Whether an internal or external DMA channel is selected as the DMA trigger. Refer to the datasheet for more information on the DMA channels. </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gaf535aaecfb356035eb8f8fe45f497e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf535aaecfb356035eb8f8fe45f497e71">&sect;&nbsp;</a></span>DL_DMA_getTrigger()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_DMA_getTrigger </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current trigger for a DMA channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>What is configured to trigger a DMA transfer.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Check</td><td>the device datasheet for what values are mapped to on your device. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga82a00df27635cd91562beccb8d7d3795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82a00df27635cd91562beccb8d7d3795">&sect;&nbsp;</a></span>DL_DMA_getTriggerType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gae49c5ab6f9867d9c0422f6a454dbaec8">DL_DMA_TRIGGER_TYPE</a> DL_DMA_getTriggerType </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current trigger type for a DMA channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Whether an internal or external DMA channel is selected as the DMA trigger.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_m_a.html#gae49c5ab6f9867d9c0422f6a454dbaec8">DL_DMA_TRIGGER_TYPE</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaea77c300f52b64ee42a278709ab14b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea77c300f52b64ee42a278709ab14b7d">&sect;&nbsp;</a></span>DL_DMA_setSrcAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setSrcAddr </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>srcAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a DMA channel's source address. </p>
<p>Set the source address for a DMA channel for transferring data from. This address can be automatically incremented/decremented after the completion of a transfer by using the <a class="el" href="group___d_m_a.html#gac542c77c87ea935518bafc7a55b1daa0">DL_DMA_setSrcIncrement</a> function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">srcAddr</td><td>Address to set as the DMA source</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#gac542c77c87ea935518bafc7a55b1daa0" title="Set a channel&#39;s source address increment amount. ">DL_DMA_setSrcIncrement</a> </dd></dl>

</div>
</div>
<a id="ga9a58b29d57ff0044bd8d97a0946b8754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a58b29d57ff0044bd8d97a0946b8754">&sect;&nbsp;</a></span>DL_DMA_getSrcAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_DMA_getSrcAddr </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get a DMA channel's source address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Source address for the DMA channel </dd></dl>

</div>
</div>
<a id="ga7d8be896ace7a9196d11e351e2d2e7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d8be896ace7a9196d11e351e2d2e7f7">&sect;&nbsp;</a></span>DL_DMA_setDestAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setDestAddr </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>destAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a DMA channel's destination address. </p>
<p>Set the destination address for a DMA channel for transferring data to. This address can be automatically incremented/decremented after the completion of a transfer by using the <a class="el" href="group___d_m_a.html#ga352d875acdefec8b4329468bceeb865a">DL_DMA_setDestIncrement</a> function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">destAddr</td><td>Address to set as the DMA destination</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#ga352d875acdefec8b4329468bceeb865a" title="Set a channel&#39;s destination address increment amount. ">DL_DMA_setDestIncrement</a> </dd></dl>

</div>
</div>
<a id="ga6d12c93511bf7a8f3592ed5f7f03ec2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d12c93511bf7a8f3592ed5f7f03ec2a">&sect;&nbsp;</a></span>DL_DMA_getDestAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_DMA_getDestAddr </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get a DMA channel's destination address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Destination address for the DMA channel </dd></dl>

</div>
</div>
<a id="ga7144999354b63a075f1b28b3b858cdae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7144999354b63a075f1b28b3b858cdae">&sect;&nbsp;</a></span>DL_DMA_setTransferSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setTransferSize </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the size of a block for a DMA transfer. </p>
<p>Defines the size of the block of data to transfer.</p>
<p>When the transfer mode <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> is a Block transfer mode, this is the size of the block of data transferred every trigger.</p>
<p>When in the transfer mode <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> is a Single transfer mode, this is how many triggers need to occur before the block is considered done, which then sets the interrupt status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>The size of the block of data to transfer. Value between 0 - 65535. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa2f61aeebb0ec57bcf48ffabb362800a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2f61aeebb0ec57bcf48ffabb362800a">&sect;&nbsp;</a></span>DL_DMA_getTransferSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint16_t DL_DMA_getTransferSize </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get a channel's size of block of data for a DMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The channel's size of block of data to transfer</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">A</td><td>value between 0 - 65535. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac542c77c87ea935518bafc7a55b1daa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac542c77c87ea935518bafc7a55b1daa0">&sect;&nbsp;</a></span>DL_DMA_setSrcIncrement()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setSrcIncrement </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>&#160;</td>
          <td class="paramname"><em>srcIncrement</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a channel's source address increment amount. </p>
<p>After each DMA transfer the channel source address, which can be set by <a class="el" href="group___d_m_a.html#gaea77c300f52b64ee42a278709ab14b7d">DL_DMA_setSrcAddr</a>, can be incremented, decremented or remain unchanged. This controls if the DMA is copying from a fixed address or a block of addresses.</p>
<p>The amount that is incremented/decremented is controlled by the width of the source, set by <a class="el" href="group___d_m_a.html#ga878d2c792c14426a3bc0a112a5584337">DL_DMA_setSrcWidth</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">srcIncrement</td><td>Amount to increment/decrement the DMA source address by. One of <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd" title="Configure a DMA channel for a transfer. ">DL_DMA_configTransfer</a> </dd>
<dd>
<a class="el" href="group___d_m_a.html#gaea77c300f52b64ee42a278709ab14b7d" title="Set a DMA channel&#39;s source address. ">DL_DMA_setSrcAddr</a> </dd>
<dd>
<a class="el" href="group___d_m_a.html#ga878d2c792c14426a3bc0a112a5584337" title="Set the width of the DMA source address for a channel. ">DL_DMA_setSrcWidth</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gaac63b23721c17ef477def956c596ee6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac63b23721c17ef477def956c596ee6f">&sect;&nbsp;</a></span>DL_DMA_getSrcIncrement()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> DL_DMA_getSrcIncrement </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return a channel's source address increment amount. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The source address increment amount for selected channel</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga352d875acdefec8b4329468bceeb865a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga352d875acdefec8b4329468bceeb865a">&sect;&nbsp;</a></span>DL_DMA_setDestIncrement()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setDestIncrement </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>&#160;</td>
          <td class="paramname"><em>destIncrement</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a channel's destination address increment amount. </p>
<p>After each DMA transfer the channel destination address, which can be set by <a class="el" href="group___d_m_a.html#ga7d8be896ace7a9196d11e351e2d2e7f7">DL_DMA_setDestAddr</a>, can be incremented, decremented or remain unchanged. This controls if the DMA is copying from a fixed address or a block of addresses.</p>
<p>The amount that is incremented/decremented is controlled by the width of the destination, set by <a class="el" href="group___d_m_a.html#gacde9d2eac104122645fc4316ddb8e425">DL_DMA_setDestWidth</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">destIncrement</td><td>Amount to increment/decrement the DMA destination address by. One of <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd" title="Configure a DMA channel for a transfer. ">DL_DMA_configTransfer</a> </dd>
<dd>
<a class="el" href="group___d_m_a.html#ga7d8be896ace7a9196d11e351e2d2e7f7" title="Set a DMA channel&#39;s destination address. ">DL_DMA_setDestAddr</a> </dd>
<dd>
<a class="el" href="group___d_m_a.html#gacde9d2eac104122645fc4316ddb8e425" title="Set the width of the DMA destination address for a channel. ">DL_DMA_setDestWidth</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="gaa7ba20e26de73f107f574b5f6f809d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7ba20e26de73f107f574b5f6f809d6c">&sect;&nbsp;</a></span>DL_DMA_getDestIncrement()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> DL_DMA_getDestIncrement </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return a channel's destination address increment amount. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The destination address increment amount for selected channel</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga878d2c792c14426a3bc0a112a5584337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga878d2c792c14426a3bc0a112a5584337">&sect;&nbsp;</a></span>DL_DMA_setSrcWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setSrcWidth </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>&#160;</td>
          <td class="paramname"><em>srcWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the width of the DMA source address for a channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">srcWidth</td><td>The width of the DMA source. One of <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd" title="Configure a DMA channel for a transfer. ">DL_DMA_configTransfer</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga5e9b30cf4d9ba481c4f09f03d9a7f646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e9b30cf4d9ba481c4f09f03d9a7f646">&sect;&nbsp;</a></span>DL_DMA_getSrcWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> DL_DMA_getSrcWidth </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the width of the DMA source address for a channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The width of the DMA source for selected channel</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacde9d2eac104122645fc4316ddb8e425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde9d2eac104122645fc4316ddb8e425">&sect;&nbsp;</a></span>DL_DMA_setDestWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setDestWidth </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>&#160;</td>
          <td class="paramname"><em>destWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the width of the DMA destination address for a channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">destWidth</td><td>The width of the DMA destination. One of <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd" title="Configure a DMA channel for a transfer. ">DL_DMA_configTransfer</a> </dd></dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga9c857da0e62d94ba6a474b7265151b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c857da0e62d94ba6a474b7265151b2b">&sect;&nbsp;</a></span>DL_DMA_getDestWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> DL_DMA_getDestWidth </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the width of the DMA destination address for a channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The width of the DMA destination for selected channel</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacc68c40f08f75d0bb0aa2cc028a52e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc68c40f08f75d0bb0aa2cc028a52e69">&sect;&nbsp;</a></span>DL_DMA_Full_Ch_setEarlyInterruptThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_Full_Ch_setEarlyInterruptThreshold </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a>&#160;</td>
          <td class="paramname"><em>threshold</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the early interrupt event. </p>
<p>This functionality is available for FULL-channel configuration only. Please refer to the device datasheet to map which channels have FULL or BASIC capability.</p>
<p>The DMA has the capability to generate an early interrupt with a given amount of transfer cycles before the DMA complete-interrupt is issued. This allows to start the ISR context switch in parallel with the completion of the DMA, and compensates the latency for the task switch into the ISR.</p>
<p>Ideally when the ISR starts to execute and read IIDX, the IIDX will already point to the channel-complete interrupt (always higher priority than the PRE-IRQ). In this case the latency is minimal and the ISR needs to clear the PRE-IRQ interrupt flag (RIS) manually. Should for whatever reason the DMA not complete in time, the IIDX will point to the PRE-IRQ handler and the handler needs to poll for the DMAEN bit in the DMA channel control register (DMACTL) to catch the moment that the DMA transfer has completed. Then the handler needs to clear the DMA channel-complete IRQ flag manually.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">threshold</td><td>When to generate the early interrupt. One of <a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg()</a>.</p>

</div>
</div>
<a id="ga2d879280a91f179ff1f5ecce6824c615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d879280a91f179ff1f5ecce6824c615">&sect;&nbsp;</a></span>DL_DMA_Full_Ch_getEarlyInterruptThreshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a> DL_DMA_Full_Ch_getEarlyInterruptThreshold </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channelNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the early interrupt event threshold. </p>
<p>This functionality is available for FULL-channel configuration only. Please refer to the device datasheet to map which channels have FULL or BASIC capability.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channelNum</td><td>DMA channel to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The early interrupt event threshold</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1d19ffe6b6f29f936f0f3e7498b66102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d19ffe6b6f29f936f0f3e7498b66102">&sect;&nbsp;</a></span>DL_DMA_enableInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_enableInterrupt </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable DMA interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to enable. Bitwise OR of <a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_DMA_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga81c9c1075a26f2084257cbb131a86f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81c9c1075a26f2084257cbb131a86f7f">&sect;&nbsp;</a></span>DL_DMA_disableInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_disableInterrupt </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable DMA interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to disable. Bitwise OR of <a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_DMA_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafe61e7fba29853ba4750c26b814efa5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe61e7fba29853ba4750c26b814efa5e">&sect;&nbsp;</a></span>DL_DMA_getEnabledInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_DMA_getEnabledInterrupts </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check which DMA interrupts are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_DMA_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested DMA interrupts are enabled</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_DMA_INTERRUPT</a> values </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga36db7e11544ee9301bda334ebeae53be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36db7e11544ee9301bda334ebeae53be">&sect;&nbsp;</a></span>DL_DMA_getEnabledInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_DMA_getEnabledInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check interrupt flag of enabled DMA interrupts. </p>
<p>Checks if any of the DMA interrupts that were previously enabled are pending.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_DMA_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested DMA interrupts are pending</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_DMA_INTERRUPT</a> values</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#ga1d19ffe6b6f29f936f0f3e7498b66102" title="Enable DMA interrupts. ">DL_DMA_enableInterrupt</a> </dd></dl>

</div>
</div>
<a id="gaa3826183d72a9a72bb73b191a5f38d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3826183d72a9a72bb73b191a5f38d15">&sect;&nbsp;</a></span>DL_DMA_getRawInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_DMA_getRawInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check interrupt flag of any DMA interrupt. </p>
<p>Checks if any of the DMA interrupts are pending. Interrupts do not have to be previously enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_DMA_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested DMA interrupts are pending</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_DMA_INTERRUPT</a> values </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga67245fc9852a0485d0458354ece6a686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67245fc9852a0485d0458354ece6a686">&sect;&nbsp;</a></span>DL_DMA_getPendingInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga9c5dfde9fc934940ba9aac298be440b8">DL_DMA_EVENT_IIDX</a> DL_DMA_getPendingInterrupt </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get highest priority pending DMA interrupt. </p>
<p>Checks if any of the DMA interrupts are pending. Interrupts do not have to be previously enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The highest priority pending DMA interrupt</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">One</td><td>of <a class="el" href="group___d_m_a.html#ga9c5dfde9fc934940ba9aac298be440b8">DL_DMA_EVENT_IIDX</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaba40ff3839e6875dd516e44320d81b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba40ff3839e6875dd516e44320d81b48">&sect;&nbsp;</a></span>DL_DMA_clearInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_clearInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear pending DMA interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to clear. Bitwise OR of <a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html">DL_DMA_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa446d2272505e089f35ecc02e3c9d105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa446d2272505e089f35ecc02e3c9d105">&sect;&nbsp;</a></span>DL_DMA_setPublisherChanID()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setPublisherChanID </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga977dac008eaf9d11e29441be2fe54339">DL_DMA_PUBLISHER_INDEX</a>&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>chanID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the event publisher channel id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Specifies the register event index to be configured </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">chanID</td><td>Channel ID number. Valid range 0-15. If ChanID == 0 publisher is disconnected. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa1c3f8684aaa872da592dd094f52dc76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1c3f8684aaa872da592dd094f52dc76">&sect;&nbsp;</a></span>DL_DMA_getPublisherChanID()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint8_t DL_DMA_getPublisherChanID </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga977dac008eaf9d11e29441be2fe54339">DL_DMA_PUBLISHER_INDEX</a>&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the event publisher channel id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Specifies the register event index to be configured</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Event publisher channel ID </dd></dl>

</div>
</div>
<a id="ga615709a678c64c1fe7b846b8c34a1be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga615709a678c64c1fe7b846b8c34a1be2">&sect;&nbsp;</a></span>DL_DMA_setSubscriberChanID()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_setSubscriberChanID </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gaa5cab158d8d96858b0905b602c0a846a">DL_DMA_SUBSCRIBER_INDEX</a>&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>chanID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the event subscriber channel id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Specifies the register event index to be configured </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">chanID</td><td>Channel ID number. Valid range 0-15. If ChanID == 0 subscriber is disconnected. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3620aa4d2313a830424e0b68cf23e8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3620aa4d2313a830424e0b68cf23e8b1">&sect;&nbsp;</a></span>DL_DMA_getSubscriberChanID()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint8_t DL_DMA_getSubscriberChanID </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gaa5cab158d8d96858b0905b602c0a846a">DL_DMA_SUBSCRIBER_INDEX</a>&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the event subscriber channel id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Specifies the register event index to be configured</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Event subscriber channel ID </dd></dl>

</div>
</div>
<a id="gaccdf9497abdf21d3a41ef99a83df9858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccdf9497abdf21d3a41ef99a83df9858">&sect;&nbsp;</a></span>DL_DMA_enableEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_enableEvent </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>eventMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable DMA event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">eventMask</td><td>Bit mask of events to enable. Bitwise OR of <a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html">DL_DMA_EVENT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5d7de6452ad39c191de7c258be905364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d7de6452ad39c191de7c258be905364">&sect;&nbsp;</a></span>DL_DMA_disableEvent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_disableEvent </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>eventMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable DMA event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">eventMask</td><td>Bit mask of events to enable. Bitwise OR of <a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html">DL_DMA_EVENT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae2dff170c1cbf053e4c40f80e13a6453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2dff170c1cbf053e4c40f80e13a6453">&sect;&nbsp;</a></span>DL_DMA_getEnabledEvents()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_DMA_getEnabledEvents </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>eventMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check which dma events triggers are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">eventMask</td><td>Bit mask of events to check. Bitwise OR of <a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html">DL_DMA_EVENT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested dma events are enabled</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html">DL_DMA_EVENT</a> values </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1570a3851d8020cb3f395bcc28618bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1570a3851d8020cb3f395bcc28618bff">&sect;&nbsp;</a></span>DL_DMA_getEnabledEventStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_DMA_getEnabledEventStatus </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>eventMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check event flag of enabled dma event. </p>
<p>Checks if any of the dma events that were previously enabled are pending.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">eventMask</td><td>Bit mask of events to check. Bitwise OR of <a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html">DL_DMA_EVENT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested dma events are pending</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html">DL_DMA_EVENT</a> values</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___d_m_a.html#gaccdf9497abdf21d3a41ef99a83df9858" title="Enable DMA event. ">DL_DMA_enableEvent</a> </dd></dl>

</div>
</div>
<a id="gabad499b03ad73e1ff795583f803c719a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabad499b03ad73e1ff795583f803c719a">&sect;&nbsp;</a></span>DL_DMA_getRawEventsStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_DMA_getRawEventsStatus </td>
          <td>(</td>
          <td class="paramtype">const DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>eventMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check event flag of any dma event. </p>
<p>Checks if any events are pending. Events do not have to be previously enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">eventMask</td><td>Bit mask of event to check. Bitwise OR of <a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html">DL_DMA_EVENT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested dma event are pending</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html">DL_DMA_EVENT</a> values </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafece913351c1ce0970329bbe7f819432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafece913351c1ce0970329bbe7f819432">&sect;&nbsp;</a></span>DL_DMA_clearEventsStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_DMA_clearEventsStatus </td>
          <td>(</td>
          <td class="paramtype">DMA_Regs *&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>eventMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear pending dma events. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>Pointer to the register overlay for the peripheral </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">eventMask</td><td>Bit mask of events to clear. Bitwise OR of <a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html">DL_DMA_EVENT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
