// Seed: 1123005850
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input supply1 id_5
);
  wor id_7;
  assign id_7 = (-1);
  assign id_2 = id_5;
  assign id_7 = -1'h0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    output logic id_5,
    output tri1 id_6,
    output tri1 id_7,
    input tri id_8,
    input tri0 id_9,
    input wor id_10,
    input tri id_11
    , id_13
);
  initial begin : LABEL_0
    if (-1) begin : LABEL_1
      if (1) id_5 <= id_10;
    end
  end
  xor primCall (id_6, id_10, id_13, id_3, id_4);
  assign id_1 = id_3;
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
