
		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 65 registers retimed to 92

Original and Pipelined registers replaced by retiming :
		test_0.u100.UD100.data_out_en
		test_0.u100.UPCMTX.hh_L[0]
		test_0.u100.UPCMTX.hh_L[1]
		test_0.u100.UPCMTX.hh_L[2]
		test_0.u100.UPCMTX.hh_L[3]
		test_0.u100.UPCMTX.hh_L[4]
		test_0.u100.UPCMTX.hh_L[5]
		test_0.u100.UPCMTX.hh_L[6]
		test_0.u100.UPCMTX.hh_L[7]
		test_0.u100.UPCMTX.hh_L[8]
		test_0.u100.UPCMTX.hh_R[0]
		test_0.u100.UPCMTX.hh_R[1]
		test_0.u100.UPCMTX.hh_R[2]
		test_0.u100.UPCMTX.hh_R[3]
		test_0.u100.UPCMTX.hh_R[4]
		test_0.u100.UPCMTX.hh_R[5]
		test_0.u100.UPCMTX.hh_R[6]
		test_0.u100.UPCMTX.hh_R[7]
		test_0.u100.UPCMTX.hh_R[8]
		test_0.u100.UPCMTX.samedata_L
		test_0.u100.UPCMTX.samedata_R
		test_0.u100.cmden
		test_0.u100.i[0]
		test_0.u100.i[4]
		test_0.u100.i[5]
		test_0.u100.response[1]
		test_0.u100.response[4]
		test_0.u100.response[5]
		test_0.u100.u_sample.jishi[0]
		test_0.u100.u_sample.jishi[1]
		test_0.u100.u_sample.jishi[2]
		test_0.u100.u_sample.jishi[3]
		test_0.u100.u_sample.jishi[4]
		test_0.u100.u_sample.jishi[5]
		test_0.u100.u_sample.jishi[6]
		test_0.u100.u_sample.jishi[7]
		test_0.u100.u_sample.jishi[8]
		test_0.u100.u_sample.jishi[9]
		test_0.u100.u_sample.jishi[10]
		test_0.u100.u_sample.jishi[11]
		test_0.u100.u_sample.jishi[12]
		test_0.u100.u_sample.jishi[13]
		test_0.u100.u_sample.jishi[14]
		test_0.u100.u_sample.jishi[15]
		test_0.u100.u_sample.jishi[16]
		test_0.u100.u_sample.jishi[17]
		test_0.u100.u_sample.jishi[18]
		test_0.u100.u_sample.jishi[19]
		test_0.u100.u_sample.jishi[20]
		test_0.u100.u_sample.jishi[21]
		test_0.u100.u_sample.jishi[22]
		test_0.u100.u_sample.jishi[23]
		test_0.u100.u_sample.jishi[24]
		test_0.u100.u_sample.jishi[25]
		test_0.u100.u_sample.jishi[26]
		test_0.u100.u_sample.jishi[27]
		test_0.u100.u_sample.jishi[28]
		test_0.u100.u_sample.jishi[29]
		test_0.u100.u_sample.jishi[30]
		test_0.u100.u_sample.jishi[31]
		u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2]

New registers created by retiming :
		test_0.u100.UD100.data_out_en_ret
		test_0.u100.UD100.data_out_en_ret_fast
		test_0.u100.UPCMTX.hh_L_ret[0]
		test_0.u100.UPCMTX.hh_L_ret[1]
		test_0.u100.UPCMTX.hh_L_ret[2]
		test_0.u100.UPCMTX.hh_L_ret[3]
		test_0.u100.UPCMTX.hh_L_ret[4]
		test_0.u100.UPCMTX.hh_L_ret[5]
		test_0.u100.UPCMTX.hh_L_ret[6]
		test_0.u100.UPCMTX.hh_L_ret[7]
		test_0.u100.UPCMTX.hh_L_ret[8]
		test_0.u100.UPCMTX.hh_L_ret_8
		test_0.u100.UPCMTX.hh_L_ret_9
		test_0.u100.UPCMTX.hh_R_ret[0]
		test_0.u100.UPCMTX.hh_R_ret[1]
		test_0.u100.UPCMTX.hh_R_ret[2]
		test_0.u100.UPCMTX.hh_R_ret[3]
		test_0.u100.UPCMTX.hh_R_ret[4]
		test_0.u100.UPCMTX.hh_R_ret[5]
		test_0.u100.UPCMTX.hh_R_ret[6]
		test_0.u100.UPCMTX.hh_R_ret[7]
		test_0.u100.UPCMTX.hh_R_ret[8]
		test_0.u100.UPCMTX.hh_R_ret_8
		test_0.u100.UPCMTX.hh_R_ret_9
		test_0.u100.cmden_ret
		test_0.u100.i_ret
		test_0.u100.i_ret_0
		test_0.u100.i_ret_1
		test_0.u100.i_ret_2
		test_0.u100.i_ret_4
		test_0.u100.i_ret_6
		test_0.u100.i_ret_7
		test_0.u100.i_ret_8
		test_0.u100.i_ret_9
		test_0.u100.n_response_cnst_4_7_0_.response_ret
		test_0.u100.n_response_cnst_4_7_0_.response_ret_1
		test_0.u100.n_response_cnst_4_7_0_.response_ret_2
		test_0.u100.response_ret
		test_0.u100.response_ret_0
		test_0.u100.response_ret_1
		test_0.u100.response_ret_2
		test_0.u100.response_ret_3
		test_0.u100.response_ret_4
		test_0.u100.response_ret_5
		test_0.u100.response_ret_6
		test_0.u100.response_ret_7
		test_0.u100.response_ret_8
		test_0.u100.response_ret_9
		test_0.u100.response_ret_10
		test_0.u100.u_sample.jishi_ret[0]
		test_0.u100.u_sample.jishi_ret[1]
		test_0.u100.u_sample.jishi_ret[2]
		test_0.u100.u_sample.jishi_ret[3]
		test_0.u100.u_sample.jishi_ret[4]
		test_0.u100.u_sample.jishi_ret[5]
		test_0.u100.u_sample.jishi_ret[6]
		test_0.u100.u_sample.jishi_ret[7]
		test_0.u100.u_sample.jishi_ret[8]
		test_0.u100.u_sample.jishi_ret[9]
		test_0.u100.u_sample.jishi_ret[10]
		test_0.u100.u_sample.jishi_ret[11]
		test_0.u100.u_sample.jishi_ret[12]
		test_0.u100.u_sample.jishi_ret[13]
		test_0.u100.u_sample.jishi_ret[14]
		test_0.u100.u_sample.jishi_ret[15]
		test_0.u100.u_sample.jishi_ret[16]
		test_0.u100.u_sample.jishi_ret[17]
		test_0.u100.u_sample.jishi_ret[18]
		test_0.u100.u_sample.jishi_ret[19]
		test_0.u100.u_sample.jishi_ret[20]
		test_0.u100.u_sample.jishi_ret[21]
		test_0.u100.u_sample.jishi_ret[22]
		test_0.u100.u_sample.jishi_ret[23]
		test_0.u100.u_sample.jishi_ret[24]
		test_0.u100.u_sample.jishi_ret[25]
		test_0.u100.u_sample.jishi_ret[26]
		test_0.u100.u_sample.jishi_ret[27]
		test_0.u100.u_sample.jishi_ret[28]
		test_0.u100.u_sample.jishi_ret[29]
		test_0.u100.u_sample.jishi_ret[30]
		test_0.u100.u_sample.jishi_ret[31]
		test_0.u100.u_sample.jishi_ret_31
		test_0.u100.u_sample.source_left_l0_ret
		test_0.u100.u_sample.source_left_l1_ret_0
		test_0.u100.u_sample.source_left_l2_ret_0
		test_0.u100.u_sample.source_left_r0_ret
		test_0.u100.u_sample.source_left_r1_ret_0
		test_0.u100.u_sample.source_left_r2_ret_0
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_2
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_3
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_4
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_5


		#####   END RETIMING REPORT  #####

