
001Sleep_On_Exit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002440  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  080025c8  080025c8  000035c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025d0  080025d0  00004034  2**0
                  CONTENTS
  4 .ARM          00000008  080025d0  080025d0  000035d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080025d8  080025d8  00004034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025d8  080025d8  000035d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080025dc  080025dc  000035dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000034  20000000  080025e0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004034  2**0
                  CONTENTS
 10 .bss          000000b0  20000034  20000034  00004034  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000e4  200000e4  00004034  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cf75  00000000  00000000  00004064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bce  00000000  00000000  00010fd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bf0  00000000  00000000  00012ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002110c  00000000  00000000  00013798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e486  00000000  00000000  000348a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cae04  00000000  00000000  00042d2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010db2e  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 0000094f  00000000  00000000  0010db71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003220  00000000  00000000  0010e4c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  001116e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000034 	.word	0x20000034
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080025b0 	.word	0x080025b0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000038 	.word	0x20000038
 80001c4:	080025b0 	.word	0x080025b0

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96a 	b.w	80004c4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	460c      	mov	r4, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14e      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000214:	4694      	mov	ip, r2
 8000216:	458c      	cmp	ip, r1
 8000218:	4686      	mov	lr, r0
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	d962      	bls.n	80002e6 <__udivmoddi4+0xde>
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0320 	rsb	r3, r2, #32
 8000226:	4091      	lsls	r1, r2
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000230:	4319      	orrs	r1, r3
 8000232:	fa00 fe02 	lsl.w	lr, r0, r2
 8000236:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800023a:	fa1f f68c 	uxth.w	r6, ip
 800023e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000242:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000246:	fb07 1114 	mls	r1, r7, r4, r1
 800024a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024e:	fb04 f106 	mul.w	r1, r4, r6
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f104 30ff 	add.w	r0, r4, #4294967295
 800025e:	f080 8112 	bcs.w	8000486 <__udivmoddi4+0x27e>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 810f 	bls.w	8000486 <__udivmoddi4+0x27e>
 8000268:	3c02      	subs	r4, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a59      	subs	r1, r3, r1
 800026e:	fa1f f38e 	uxth.w	r3, lr
 8000272:	fbb1 f0f7 	udiv	r0, r1, r7
 8000276:	fb07 1110 	mls	r1, r7, r0, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb00 f606 	mul.w	r6, r0, r6
 8000282:	429e      	cmp	r6, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x94>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f100 31ff 	add.w	r1, r0, #4294967295
 800028e:	f080 80fc 	bcs.w	800048a <__udivmoddi4+0x282>
 8000292:	429e      	cmp	r6, r3
 8000294:	f240 80f9 	bls.w	800048a <__udivmoddi4+0x282>
 8000298:	4463      	add	r3, ip
 800029a:	3802      	subs	r0, #2
 800029c:	1b9b      	subs	r3, r3, r6
 800029e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa6>
 80002a6:	40d3      	lsrs	r3, r2
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xba>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb4>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa6>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x150>
 80002ca:	42a3      	cmp	r3, r4
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xcc>
 80002ce:	4290      	cmp	r0, r2
 80002d0:	f0c0 80f0 	bcc.w	80004b4 <__udivmoddi4+0x2ac>
 80002d4:	1a86      	subs	r6, r0, r2
 80002d6:	eb64 0303 	sbc.w	r3, r4, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	2d00      	cmp	r5, #0
 80002de:	d0e6      	beq.n	80002ae <__udivmoddi4+0xa6>
 80002e0:	e9c5 6300 	strd	r6, r3, [r5]
 80002e4:	e7e3      	b.n	80002ae <__udivmoddi4+0xa6>
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	f040 8090 	bne.w	800040c <__udivmoddi4+0x204>
 80002ec:	eba1 040c 	sub.w	r4, r1, ip
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	fa1f f78c 	uxth.w	r7, ip
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000302:	fb08 4416 	mls	r4, r8, r6, r4
 8000306:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800030a:	fb07 f006 	mul.w	r0, r7, r6
 800030e:	4298      	cmp	r0, r3
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x11c>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f106 34ff 	add.w	r4, r6, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x11a>
 800031c:	4298      	cmp	r0, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 8000322:	4626      	mov	r6, r4
 8000324:	1a1c      	subs	r4, r3, r0
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb4 f0f8 	udiv	r0, r4, r8
 800032e:	fb08 4410 	mls	r4, r8, r0, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb00 f707 	mul.w	r7, r0, r7
 800033a:	429f      	cmp	r7, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x148>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 34ff 	add.w	r4, r0, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x146>
 8000348:	429f      	cmp	r7, r3
 800034a:	f200 80b0 	bhi.w	80004ae <__udivmoddi4+0x2a6>
 800034e:	4620      	mov	r0, r4
 8000350:	1bdb      	subs	r3, r3, r7
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x9c>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa20 fc06 	lsr.w	ip, r0, r6
 8000368:	fa04 f301 	lsl.w	r3, r4, r1
 800036c:	ea43 030c 	orr.w	r3, r3, ip
 8000370:	40f4      	lsrs	r4, r6
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	0c38      	lsrs	r0, r7, #16
 8000378:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800037c:	fbb4 fef0 	udiv	lr, r4, r0
 8000380:	fa1f fc87 	uxth.w	ip, r7
 8000384:	fb00 441e 	mls	r4, r0, lr, r4
 8000388:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800038c:	fb0e f90c 	mul.w	r9, lr, ip
 8000390:	45a1      	cmp	r9, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d90a      	bls.n	80003ae <__udivmoddi4+0x1a6>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800039e:	f080 8084 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 80003a2:	45a1      	cmp	r9, r4
 80003a4:	f240 8081 	bls.w	80004aa <__udivmoddi4+0x2a2>
 80003a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ac:	443c      	add	r4, r7
 80003ae:	eba4 0409 	sub.w	r4, r4, r9
 80003b2:	fa1f f983 	uxth.w	r9, r3
 80003b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ba:	fb00 4413 	mls	r4, r0, r3, r4
 80003be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d907      	bls.n	80003da <__udivmoddi4+0x1d2>
 80003ca:	193c      	adds	r4, r7, r4
 80003cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d0:	d267      	bcs.n	80004a2 <__udivmoddi4+0x29a>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0x29a>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003de:	fba0 9302 	umull	r9, r3, r0, r2
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	429c      	cmp	r4, r3
 80003e8:	46ce      	mov	lr, r9
 80003ea:	469c      	mov	ip, r3
 80003ec:	d351      	bcc.n	8000492 <__udivmoddi4+0x28a>
 80003ee:	d04e      	beq.n	800048e <__udivmoddi4+0x286>
 80003f0:	b155      	cbz	r5, 8000408 <__udivmoddi4+0x200>
 80003f2:	ebb8 030e 	subs.w	r3, r8, lr
 80003f6:	eb64 040c 	sbc.w	r4, r4, ip
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	40cb      	lsrs	r3, r1
 8000400:	431e      	orrs	r6, r3
 8000402:	40cc      	lsrs	r4, r1
 8000404:	e9c5 6400 	strd	r6, r4, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	e750      	b.n	80002ae <__udivmoddi4+0xa6>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f103 	lsr.w	r1, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	fa24 f303 	lsr.w	r3, r4, r3
 800041c:	4094      	lsls	r4, r2
 800041e:	430c      	orrs	r4, r1
 8000420:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000424:	fa00 fe02 	lsl.w	lr, r0, r2
 8000428:	fa1f f78c 	uxth.w	r7, ip
 800042c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000430:	fb08 3110 	mls	r1, r8, r0, r3
 8000434:	0c23      	lsrs	r3, r4, #16
 8000436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043a:	fb00 f107 	mul.w	r1, r0, r7
 800043e:	4299      	cmp	r1, r3
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x24c>
 8000442:	eb1c 0303 	adds.w	r3, ip, r3
 8000446:	f100 36ff 	add.w	r6, r0, #4294967295
 800044a:	d22c      	bcs.n	80004a6 <__udivmoddi4+0x29e>
 800044c:	4299      	cmp	r1, r3
 800044e:	d92a      	bls.n	80004a6 <__udivmoddi4+0x29e>
 8000450:	3802      	subs	r0, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a5b      	subs	r3, r3, r1
 8000456:	b2a4      	uxth	r4, r4
 8000458:	fbb3 f1f8 	udiv	r1, r3, r8
 800045c:	fb08 3311 	mls	r3, r8, r1, r3
 8000460:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000464:	fb01 f307 	mul.w	r3, r1, r7
 8000468:	42a3      	cmp	r3, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x276>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f101 36ff 	add.w	r6, r1, #4294967295
 8000474:	d213      	bcs.n	800049e <__udivmoddi4+0x296>
 8000476:	42a3      	cmp	r3, r4
 8000478:	d911      	bls.n	800049e <__udivmoddi4+0x296>
 800047a:	3902      	subs	r1, #2
 800047c:	4464      	add	r4, ip
 800047e:	1ae4      	subs	r4, r4, r3
 8000480:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000484:	e739      	b.n	80002fa <__udivmoddi4+0xf2>
 8000486:	4604      	mov	r4, r0
 8000488:	e6f0      	b.n	800026c <__udivmoddi4+0x64>
 800048a:	4608      	mov	r0, r1
 800048c:	e706      	b.n	800029c <__udivmoddi4+0x94>
 800048e:	45c8      	cmp	r8, r9
 8000490:	d2ae      	bcs.n	80003f0 <__udivmoddi4+0x1e8>
 8000492:	ebb9 0e02 	subs.w	lr, r9, r2
 8000496:	eb63 0c07 	sbc.w	ip, r3, r7
 800049a:	3801      	subs	r0, #1
 800049c:	e7a8      	b.n	80003f0 <__udivmoddi4+0x1e8>
 800049e:	4631      	mov	r1, r6
 80004a0:	e7ed      	b.n	800047e <__udivmoddi4+0x276>
 80004a2:	4603      	mov	r3, r0
 80004a4:	e799      	b.n	80003da <__udivmoddi4+0x1d2>
 80004a6:	4630      	mov	r0, r6
 80004a8:	e7d4      	b.n	8000454 <__udivmoddi4+0x24c>
 80004aa:	46d6      	mov	lr, sl
 80004ac:	e77f      	b.n	80003ae <__udivmoddi4+0x1a6>
 80004ae:	4463      	add	r3, ip
 80004b0:	3802      	subs	r0, #2
 80004b2:	e74d      	b.n	8000350 <__udivmoddi4+0x148>
 80004b4:	4606      	mov	r6, r0
 80004b6:	4623      	mov	r3, r4
 80004b8:	4608      	mov	r0, r1
 80004ba:	e70f      	b.n	80002dc <__udivmoddi4+0xd4>
 80004bc:	3e02      	subs	r6, #2
 80004be:	4463      	add	r3, ip
 80004c0:	e730      	b.n	8000324 <__udivmoddi4+0x11c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <SysTick_Handler>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SysTick_Handler(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80004cc:	f000 fa02 	bl	80008d4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80004d0:	f000 fb31 	bl	8000b36 <HAL_SYSTICK_IRQHandler>
}
 80004d4:	bf00      	nop
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80004dc:	2201      	movs	r2, #1
 80004de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80004e2:	4807      	ldr	r0, [pc, #28]	@ (8000500 <TIM6_DAC_IRQHandler+0x28>)
 80004e4:	f000 fd62 	bl	8000fac <HAL_GPIO_WritePin>
	HAL_TIM_IRQHandler(&htimer6);
 80004e8:	4806      	ldr	r0, [pc, #24]	@ (8000504 <TIM6_DAC_IRQHandler+0x2c>)
 80004ea:	f000 fe6d 	bl	80011c8 <HAL_TIM_IRQHandler>
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_12,GPIO_PIN_RESET);
 80004ee:	2200      	movs	r2, #0
 80004f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80004f4:	4802      	ldr	r0, [pc, #8]	@ (8000500 <TIM6_DAC_IRQHandler+0x28>)
 80004f6:	f000 fd59 	bl	8000fac <HAL_GPIO_WritePin>
}
 80004fa:	bf00      	nop
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40020c00 	.word	0x40020c00
 8000504:	20000050 	.word	0x20000050

08000508 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt.
  */
void USART2_IRQHandler(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 800050c:	4802      	ldr	r0, [pc, #8]	@ (8000518 <USART2_IRQHandler+0x10>)
 800050e:	f001 f90f 	bl	8001730 <HAL_UART_IRQHandler>
}
 8000512:	bf00      	nop
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	20000098 	.word	0x20000098

0800051c <main>:
TIM_HandleTypeDef htimer6;
UART_HandleTypeDef huart2;
extern uint8_t some_data[];

int main(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
	HAL_Init();
 8000520:	f000 f986 	bl	8000830 <HAL_Init>

	GPIO_Init();
 8000524:	f000 f810 	bl	8000548 <GPIO_Init>

	//HAL Suspend tick
	UART2_Init();
 8000528:	f000 f83e 	bl	80005a8 <UART2_Init>

	TIMER6_Init();
 800052c:	f000 f862 	bl	80005f4 <TIMER6_Init>
	//SCB->SCR |= (1 << 1); instead of this you can use API in stm32f4xx_hal_pwr
	//HAL_PWR_EnableSleepOnExit();

	//lets start with fresh Status register of the timer to avoid any
	//spurious timer interrupts
	TIM6->SR = 0;
 8000530:	4b03      	ldr	r3, [pc, #12]	@ (8000540 <main+0x24>)
 8000532:	2200      	movs	r2, #0
 8000534:	611a      	str	r2, [r3, #16]

	//Lets start the timer in interrupt mode
	HAL_TIM_Base_Start_IT(&htimer6);
 8000536:	4803      	ldr	r0, [pc, #12]	@ (8000544 <main+0x28>)
 8000538:	f000 fdd6 	bl	80010e8 <HAL_TIM_Base_Start_IT>

	while(1);
 800053c:	bf00      	nop
 800053e:	e7fd      	b.n	800053c <main+0x20>
 8000540:	40001000 	.word	0x40001000
 8000544:	20000050 	.word	0x20000050

08000548 <GPIO_Init>:
	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
}

void GPIO_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b086      	sub	sp, #24
 800054c:	af00      	add	r7, sp, #0
	// Enable clock for GPIOD (LEDs on PD12 to PD15)
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800054e:	2300      	movs	r3, #0
 8000550:	603b      	str	r3, [r7, #0]
 8000552:	4b13      	ldr	r3, [pc, #76]	@ (80005a0 <GPIO_Init+0x58>)
 8000554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000556:	4a12      	ldr	r2, [pc, #72]	@ (80005a0 <GPIO_Init+0x58>)
 8000558:	f043 0308 	orr.w	r3, r3, #8
 800055c:	6313      	str	r3, [r2, #48]	@ 0x30
 800055e:	4b10      	ldr	r3, [pc, #64]	@ (80005a0 <GPIO_Init+0x58>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000562:	f003 0308 	and.w	r3, r3, #8
 8000566:	603b      	str	r3, [r7, #0]
 8000568:	683b      	ldr	r3, [r7, #0]

	// Configure PD12 as output push-pull (onboard LED)
	GPIO_InitTypeDef ledgpio;
	ledgpio.Pin = GPIO_PIN_12;   // Onboard LED (Green LED on PD12)
 800056a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800056e:	607b      	str	r3, [r7, #4]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8000570:	2301      	movs	r3, #1
 8000572:	60bb      	str	r3, [r7, #8]
	ledgpio.Pull = GPIO_NOPULL;
 8000574:	2300      	movs	r3, #0
 8000576:	60fb      	str	r3, [r7, #12]
	ledgpio.Speed = GPIO_SPEED_FREQ_LOW;  // Set speed (optional)
 8000578:	2300      	movs	r3, #0
 800057a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOD, &ledgpio);
 800057c:	1d3b      	adds	r3, r7, #4
 800057e:	4619      	mov	r1, r3
 8000580:	4808      	ldr	r0, [pc, #32]	@ (80005a4 <GPIO_Init+0x5c>)
 8000582:	f000 fb77 	bl	8000c74 <HAL_GPIO_Init>

	// Configure PD13 as output push-pull (additional LED)
	ledgpio.Pin = GPIO_PIN_13;   // Onboard Orange LED on PD13
 8000586:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800058a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIOD, &ledgpio);
 800058c:	1d3b      	adds	r3, r7, #4
 800058e:	4619      	mov	r1, r3
 8000590:	4804      	ldr	r0, [pc, #16]	@ (80005a4 <GPIO_Init+0x5c>)
 8000592:	f000 fb6f 	bl	8000c74 <HAL_GPIO_Init>

	// You can also configure other LEDs (PD14 - Red, PD15 - Blue) in a similar way if needed
}
 8000596:	bf00      	nop
 8000598:	3718      	adds	r7, #24
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	40023800 	.word	0x40023800
 80005a4:	40020c00 	.word	0x40020c00

080005a8 <UART2_Init>:

void UART2_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80005ac:	4b0f      	ldr	r3, [pc, #60]	@ (80005ec <UART2_Init+0x44>)
 80005ae:	4a10      	ldr	r2, [pc, #64]	@ (80005f0 <UART2_Init+0x48>)
 80005b0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate =115200;
 80005b2:	4b0e      	ldr	r3, [pc, #56]	@ (80005ec <UART2_Init+0x44>)
 80005b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005b8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength =UART_WORDLENGTH_8B;
 80005ba:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <UART2_Init+0x44>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80005c0:	4b0a      	ldr	r3, [pc, #40]	@ (80005ec <UART2_Init+0x44>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80005c6:	4b09      	ldr	r3, [pc, #36]	@ (80005ec <UART2_Init+0x44>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005cc:	4b07      	ldr	r3, [pc, #28]	@ (80005ec <UART2_Init+0x44>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX;
 80005d2:	4b06      	ldr	r3, [pc, #24]	@ (80005ec <UART2_Init+0x44>)
 80005d4:	2208      	movs	r2, #8
 80005d6:	615a      	str	r2, [r3, #20]

	if (HAL_UART_Init(&huart2)!= HAL_OK)
 80005d8:	4804      	ldr	r0, [pc, #16]	@ (80005ec <UART2_Init+0x44>)
 80005da:	f000 ffcd 	bl	8001578 <HAL_UART_Init>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <UART2_Init+0x40>
	{
		//there is a problem
		Error_handler();
 80005e4:	f000 f852 	bl	800068c <Error_handler>

	}

}
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000098 	.word	0x20000098
 80005f0:	40004400 	.word	0x40004400

080005f4 <TIMER6_Init>:

void TIMER6_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
	htimer6.Instance = TIM6;
 80005f8:	4b09      	ldr	r3, [pc, #36]	@ (8000620 <TIMER6_Init+0x2c>)
 80005fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000624 <TIMER6_Init+0x30>)
 80005fc:	601a      	str	r2, [r3, #0]
	htimer6.Init.Prescaler = 4999;
 80005fe:	4b08      	ldr	r3, [pc, #32]	@ (8000620 <TIMER6_Init+0x2c>)
 8000600:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000604:	605a      	str	r2, [r3, #4]
	htimer6.Init.Period = 32 - 1;
 8000606:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <TIMER6_Init+0x2c>)
 8000608:	221f      	movs	r2, #31
 800060a:	60da      	str	r2, [r3, #12]
	if(HAL_TIM_Base_Init(&htimer6)!= HAL_OK)
 800060c:	4804      	ldr	r0, [pc, #16]	@ (8000620 <TIMER6_Init+0x2c>)
 800060e:	f000 fd1b 	bl	8001048 <HAL_TIM_Base_Init>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <TIMER6_Init+0x28>
	{
		Error_handler();
 8000618:	f000 f838 	bl	800068c <Error_handler>
	}
}
 800061c:	bf00      	nop
 800061e:	bd80      	pop	{r7, pc}
 8000620:	20000050 	.word	0x20000050
 8000624:	40001000 	.word	0x40001000

08000628 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  if( HAL_UART_Transmit(&huart2,(uint8_t*)some_data,(uint16_t)strlen((char*)some_data),HAL_MAX_DELAY) != HAL_OK)
 8000630:	4809      	ldr	r0, [pc, #36]	@ (8000658 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000632:	f7ff fdc9 	bl	80001c8 <strlen>
 8000636:	4603      	mov	r3, r0
 8000638:	b29a      	uxth	r2, r3
 800063a:	f04f 33ff 	mov.w	r3, #4294967295
 800063e:	4906      	ldr	r1, [pc, #24]	@ (8000658 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000640:	4806      	ldr	r0, [pc, #24]	@ (800065c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000642:	f000 ffe9 	bl	8001618 <HAL_UART_Transmit>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <HAL_TIM_PeriodElapsedCallback+0x28>
  {
    Error_handler();
 800064c:	f000 f81e 	bl	800068c <Error_handler>
  }
}
 8000650:	bf00      	nop
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000000 	.word	0x20000000
 800065c:	20000098 	.word	0x20000098

08000660 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000668:	2201      	movs	r2, #1
 800066a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800066e:	4806      	ldr	r0, [pc, #24]	@ (8000688 <HAL_UART_TxCpltCallback+0x28>)
 8000670:	f000 fc9c 	bl	8000fac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_12,GPIO_PIN_RESET);
 8000674:	2200      	movs	r2, #0
 8000676:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800067a:	4803      	ldr	r0, [pc, #12]	@ (8000688 <HAL_UART_TxCpltCallback+0x28>)
 800067c:	f000 fc96 	bl	8000fac <HAL_GPIO_WritePin>
}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	40020c00 	.word	0x40020c00

0800068c <Error_handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
	while(1);
 8000690:	bf00      	nop
 8000692:	e7fd      	b.n	8000690 <Error_handler+0x4>

08000694 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  //Here will do low level processor specific inits.
  //1. Set up the priority grouping of the arm cortex mx processor
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000698:	2003      	movs	r0, #3
 800069a:	f000 fa0b 	bl	8000ab4 <HAL_NVIC_SetPriorityGrouping>

  //2. Enable the required system exceptions of the arm cortex mx processor
  SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 800069e:	4b0d      	ldr	r3, [pc, #52]	@ (80006d4 <HAL_MspInit+0x40>)
 80006a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006a2:	4a0c      	ldr	r2, [pc, #48]	@ (80006d4 <HAL_MspInit+0x40>)
 80006a4:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80006a8:	6253      	str	r3, [r2, #36]	@ 0x24

  //3. configure the priority for the system exceptions
  HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2100      	movs	r1, #0
 80006ae:	f06f 000b 	mvn.w	r0, #11
 80006b2:	f000 fa0a 	bl	8000aca <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 80006b6:	2200      	movs	r2, #0
 80006b8:	2100      	movs	r1, #0
 80006ba:	f06f 000a 	mvn.w	r0, #10
 80006be:	f000 fa04 	bl	8000aca <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 80006c2:	2200      	movs	r2, #0
 80006c4:	2100      	movs	r1, #0
 80006c6:	f06f 0009 	mvn.w	r0, #9
 80006ca:	f000 f9fe 	bl	8000aca <HAL_NVIC_SetPriority>
}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	e000ed00 	.word	0xe000ed00

080006d8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htimer)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  //1. enable the clock for the TIM6 peripheral
  __HAL_RCC_TIM6_CLK_ENABLE();
 80006e0:	2300      	movs	r3, #0
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000714 <HAL_TIM_Base_MspInit+0x3c>)
 80006e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e8:	4a0a      	ldr	r2, [pc, #40]	@ (8000714 <HAL_TIM_Base_MspInit+0x3c>)
 80006ea:	f043 0310 	orr.w	r3, r3, #16
 80006ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80006f0:	4b08      	ldr	r3, [pc, #32]	@ (8000714 <HAL_TIM_Base_MspInit+0x3c>)
 80006f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f4:	f003 0310 	and.w	r3, r3, #16
 80006f8:	60fb      	str	r3, [r7, #12]
 80006fa:	68fb      	ldr	r3, [r7, #12]

  //2. Enable the IRQ of TIM6
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80006fc:	2036      	movs	r0, #54	@ 0x36
 80006fe:	f000 fa00 	bl	8000b02 <HAL_NVIC_EnableIRQ>

  //3. setup the priority for TIM6_DAC_IRQn
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn,0,0);
 8000702:	2200      	movs	r2, #0
 8000704:	2100      	movs	r1, #0
 8000706:	2036      	movs	r0, #54	@ 0x36
 8000708:	f000 f9df 	bl	8000aca <HAL_NVIC_SetPriority>
}
 800070c:	bf00      	nop
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40023800 	.word	0x40023800

08000718 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	@ 0x28
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio_uart;

    // Check if the USART instance is USART2
    if(huart->Instance == USART2)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a21      	ldr	r2, [pc, #132]	@ (80007ac <HAL_UART_MspInit+0x94>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d13b      	bne.n	80007a2 <HAL_UART_MspInit+0x8a>
    {
        // 1. Enable the clock for USART2 and GPIOA
        __HAL_RCC_USART2_CLK_ENABLE();   // Enable USART2 clock
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
 800072e:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <HAL_UART_MspInit+0x98>)
 8000730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000732:	4a1f      	ldr	r2, [pc, #124]	@ (80007b0 <HAL_UART_MspInit+0x98>)
 8000734:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000738:	6413      	str	r3, [r2, #64]	@ 0x40
 800073a:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <HAL_UART_MspInit+0x98>)
 800073c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000742:	613b      	str	r3, [r7, #16]
 8000744:	693b      	ldr	r3, [r7, #16]
        __HAL_RCC_GPIOA_CLK_ENABLE();    // Enable GPIOA clock
 8000746:	2300      	movs	r3, #0
 8000748:	60fb      	str	r3, [r7, #12]
 800074a:	4b19      	ldr	r3, [pc, #100]	@ (80007b0 <HAL_UART_MspInit+0x98>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	4a18      	ldr	r2, [pc, #96]	@ (80007b0 <HAL_UART_MspInit+0x98>)
 8000750:	f043 0301 	orr.w	r3, r3, #1
 8000754:	6313      	str	r3, [r2, #48]	@ 0x30
 8000756:	4b16      	ldr	r3, [pc, #88]	@ (80007b0 <HAL_UART_MspInit+0x98>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	68fb      	ldr	r3, [r7, #12]

        // 2. Pin muxing configurations for PA2 (USART2_TX) and PA3 (USART2_RX)
        gpio_uart.Pin = GPIO_PIN_2;                      // PA2 as TX
 8000762:	2304      	movs	r3, #4
 8000764:	617b      	str	r3, [r7, #20]
        gpio_uart.Mode = GPIO_MODE_AF_PP;                // Alternate function push-pull
 8000766:	2302      	movs	r3, #2
 8000768:	61bb      	str	r3, [r7, #24]
        gpio_uart.Pull = GPIO_PULLUP;                    // Pull-up
 800076a:	2301      	movs	r3, #1
 800076c:	61fb      	str	r3, [r7, #28]
        gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;           // Low speed
 800076e:	2300      	movs	r3, #0
 8000770:	623b      	str	r3, [r7, #32]
        gpio_uart.Alternate = GPIO_AF7_USART2;           // Alternate function for USART2
 8000772:	2307      	movs	r3, #7
 8000774:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_GPIO_Init(GPIOA, &gpio_uart);                // Initialize PA2
 8000776:	f107 0314 	add.w	r3, r7, #20
 800077a:	4619      	mov	r1, r3
 800077c:	480d      	ldr	r0, [pc, #52]	@ (80007b4 <HAL_UART_MspInit+0x9c>)
 800077e:	f000 fa79 	bl	8000c74 <HAL_GPIO_Init>

        // Configure PA3 for USART2_RX
        gpio_uart.Pin = GPIO_PIN_3;                      // PA3 as RX
 8000782:	2308      	movs	r3, #8
 8000784:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(GPIOA, &gpio_uart);                // Initialize PA3
 8000786:	f107 0314 	add.w	r3, r7, #20
 800078a:	4619      	mov	r1, r3
 800078c:	4809      	ldr	r0, [pc, #36]	@ (80007b4 <HAL_UART_MspInit+0x9c>)
 800078e:	f000 fa71 	bl	8000c74 <HAL_GPIO_Init>

        // 3. Enable the IRQ and set up the priority (NVIC settings)
        HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);        // Set priority
 8000792:	2200      	movs	r2, #0
 8000794:	210f      	movs	r1, #15
 8000796:	2026      	movs	r0, #38	@ 0x26
 8000798:	f000 f997 	bl	8000aca <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(USART2_IRQn);                // Enable USART2 interrupt in NVIC
 800079c:	2026      	movs	r0, #38	@ 0x26
 800079e:	f000 f9b0 	bl	8000b02 <HAL_NVIC_EnableIRQ>
    }
}
 80007a2:	bf00      	nop
 80007a4:	3728      	adds	r7, #40	@ 0x28
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40004400 	.word	0x40004400
 80007b0:	40023800 	.word	0x40023800
 80007b4:	40020000 	.word	0x40020000

080007b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007bc:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <SystemInit+0x20>)
 80007be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007c2:	4a05      	ldr	r2, [pc, #20]	@ (80007d8 <SystemInit+0x20>)
 80007c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80007dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000814 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80007e0:	f7ff ffea 	bl	80007b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80007e4:	480c      	ldr	r0, [pc, #48]	@ (8000818 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007e6:	490d      	ldr	r1, [pc, #52]	@ (800081c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000820 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007ec:	e002      	b.n	80007f4 <LoopCopyDataInit>

080007ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007f2:	3304      	adds	r3, #4

080007f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007f8:	d3f9      	bcc.n	80007ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000824 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007fc:	4c0a      	ldr	r4, [pc, #40]	@ (8000828 <LoopFillZerobss+0x22>)
  movs r3, #0
 80007fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000800:	e001      	b.n	8000806 <LoopFillZerobss>

08000802 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000802:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000804:	3204      	adds	r2, #4

08000806 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000806:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000808:	d3fb      	bcc.n	8000802 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800080a:	f001 fead 	bl	8002568 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800080e:	f7ff fe85 	bl	800051c <main>
  bx  lr    
 8000812:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000814:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000818:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800081c:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8000820:	080025e0 	.word	0x080025e0
  ldr r2, =_sbss
 8000824:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8000828:	200000e4 	.word	0x200000e4

0800082c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800082c:	e7fe      	b.n	800082c <ADC_IRQHandler>
	...

08000830 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000834:	4b0e      	ldr	r3, [pc, #56]	@ (8000870 <HAL_Init+0x40>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a0d      	ldr	r2, [pc, #52]	@ (8000870 <HAL_Init+0x40>)
 800083a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800083e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000840:	4b0b      	ldr	r3, [pc, #44]	@ (8000870 <HAL_Init+0x40>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a0a      	ldr	r2, [pc, #40]	@ (8000870 <HAL_Init+0x40>)
 8000846:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800084a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800084c:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <HAL_Init+0x40>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a07      	ldr	r2, [pc, #28]	@ (8000870 <HAL_Init+0x40>)
 8000852:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000856:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000858:	2003      	movs	r0, #3
 800085a:	f000 f92b 	bl	8000ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800085e:	2000      	movs	r0, #0
 8000860:	f000 f808 	bl	8000874 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000864:	f7ff ff16 	bl	8000694 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000868:	2300      	movs	r3, #0
}
 800086a:	4618      	mov	r0, r3
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40023c00 	.word	0x40023c00

08000874 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800087c:	4b12      	ldr	r3, [pc, #72]	@ (80008c8 <HAL_InitTick+0x54>)
 800087e:	681a      	ldr	r2, [r3, #0]
 8000880:	4b12      	ldr	r3, [pc, #72]	@ (80008cc <HAL_InitTick+0x58>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	4619      	mov	r1, r3
 8000886:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800088a:	fbb3 f3f1 	udiv	r3, r3, r1
 800088e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000892:	4618      	mov	r0, r3
 8000894:	f000 f943 	bl	8000b1e <HAL_SYSTICK_Config>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800089e:	2301      	movs	r3, #1
 80008a0:	e00e      	b.n	80008c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2b0f      	cmp	r3, #15
 80008a6:	d80a      	bhi.n	80008be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008a8:	2200      	movs	r2, #0
 80008aa:	6879      	ldr	r1, [r7, #4]
 80008ac:	f04f 30ff 	mov.w	r0, #4294967295
 80008b0:	f000 f90b 	bl	8000aca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008b4:	4a06      	ldr	r2, [pc, #24]	@ (80008d0 <HAL_InitTick+0x5c>)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008ba:	2300      	movs	r3, #0
 80008bc:	e000      	b.n	80008c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008be:	2301      	movs	r3, #1
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3708      	adds	r7, #8
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	20000028 	.word	0x20000028
 80008cc:	20000030 	.word	0x20000030
 80008d0:	2000002c 	.word	0x2000002c

080008d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008d8:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <HAL_IncTick+0x20>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	461a      	mov	r2, r3
 80008de:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <HAL_IncTick+0x24>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4413      	add	r3, r2
 80008e4:	4a04      	ldr	r2, [pc, #16]	@ (80008f8 <HAL_IncTick+0x24>)
 80008e6:	6013      	str	r3, [r2, #0]
}
 80008e8:	bf00      	nop
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	20000030 	.word	0x20000030
 80008f8:	200000e0 	.word	0x200000e0

080008fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000900:	4b03      	ldr	r3, [pc, #12]	@ (8000910 <HAL_GetTick+0x14>)
 8000902:	681b      	ldr	r3, [r3, #0]
}
 8000904:	4618      	mov	r0, r3
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	200000e0 	.word	0x200000e0

08000914 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000914:	b480      	push	{r7}
 8000916:	b085      	sub	sp, #20
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	f003 0307 	and.w	r3, r3, #7
 8000922:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000924:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <__NVIC_SetPriorityGrouping+0x44>)
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800092a:	68ba      	ldr	r2, [r7, #8]
 800092c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000930:	4013      	ands	r3, r2
 8000932:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800093c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000940:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000944:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000946:	4a04      	ldr	r2, [pc, #16]	@ (8000958 <__NVIC_SetPriorityGrouping+0x44>)
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	60d3      	str	r3, [r2, #12]
}
 800094c:	bf00      	nop
 800094e:	3714      	adds	r7, #20
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	e000ed00 	.word	0xe000ed00

0800095c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000960:	4b04      	ldr	r3, [pc, #16]	@ (8000974 <__NVIC_GetPriorityGrouping+0x18>)
 8000962:	68db      	ldr	r3, [r3, #12]
 8000964:	0a1b      	lsrs	r3, r3, #8
 8000966:	f003 0307 	and.w	r3, r3, #7
}
 800096a:	4618      	mov	r0, r3
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr
 8000974:	e000ed00 	.word	0xe000ed00

08000978 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	4603      	mov	r3, r0
 8000980:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000986:	2b00      	cmp	r3, #0
 8000988:	db0b      	blt.n	80009a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	f003 021f 	and.w	r2, r3, #31
 8000990:	4907      	ldr	r1, [pc, #28]	@ (80009b0 <__NVIC_EnableIRQ+0x38>)
 8000992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000996:	095b      	lsrs	r3, r3, #5
 8000998:	2001      	movs	r0, #1
 800099a:	fa00 f202 	lsl.w	r2, r0, r2
 800099e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80009a2:	bf00      	nop
 80009a4:	370c      	adds	r7, #12
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	e000e100 	.word	0xe000e100

080009b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	6039      	str	r1, [r7, #0]
 80009be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	db0a      	blt.n	80009de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	b2da      	uxtb	r2, r3
 80009cc:	490c      	ldr	r1, [pc, #48]	@ (8000a00 <__NVIC_SetPriority+0x4c>)
 80009ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d2:	0112      	lsls	r2, r2, #4
 80009d4:	b2d2      	uxtb	r2, r2
 80009d6:	440b      	add	r3, r1
 80009d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009dc:	e00a      	b.n	80009f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	b2da      	uxtb	r2, r3
 80009e2:	4908      	ldr	r1, [pc, #32]	@ (8000a04 <__NVIC_SetPriority+0x50>)
 80009e4:	79fb      	ldrb	r3, [r7, #7]
 80009e6:	f003 030f 	and.w	r3, r3, #15
 80009ea:	3b04      	subs	r3, #4
 80009ec:	0112      	lsls	r2, r2, #4
 80009ee:	b2d2      	uxtb	r2, r2
 80009f0:	440b      	add	r3, r1
 80009f2:	761a      	strb	r2, [r3, #24]
}
 80009f4:	bf00      	nop
 80009f6:	370c      	adds	r7, #12
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr
 8000a00:	e000e100 	.word	0xe000e100
 8000a04:	e000ed00 	.word	0xe000ed00

08000a08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b089      	sub	sp, #36	@ 0x24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	f003 0307 	and.w	r3, r3, #7
 8000a1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a1c:	69fb      	ldr	r3, [r7, #28]
 8000a1e:	f1c3 0307 	rsb	r3, r3, #7
 8000a22:	2b04      	cmp	r3, #4
 8000a24:	bf28      	it	cs
 8000a26:	2304      	movcs	r3, #4
 8000a28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a2a:	69fb      	ldr	r3, [r7, #28]
 8000a2c:	3304      	adds	r3, #4
 8000a2e:	2b06      	cmp	r3, #6
 8000a30:	d902      	bls.n	8000a38 <NVIC_EncodePriority+0x30>
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	3b03      	subs	r3, #3
 8000a36:	e000      	b.n	8000a3a <NVIC_EncodePriority+0x32>
 8000a38:	2300      	movs	r3, #0
 8000a3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a40:	69bb      	ldr	r3, [r7, #24]
 8000a42:	fa02 f303 	lsl.w	r3, r2, r3
 8000a46:	43da      	mvns	r2, r3
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	401a      	ands	r2, r3
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a50:	f04f 31ff 	mov.w	r1, #4294967295
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	fa01 f303 	lsl.w	r3, r1, r3
 8000a5a:	43d9      	mvns	r1, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a60:	4313      	orrs	r3, r2
         );
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3724      	adds	r7, #36	@ 0x24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
	...

08000a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a80:	d301      	bcc.n	8000a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a82:	2301      	movs	r3, #1
 8000a84:	e00f      	b.n	8000aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a86:	4a0a      	ldr	r2, [pc, #40]	@ (8000ab0 <SysTick_Config+0x40>)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	3b01      	subs	r3, #1
 8000a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a8e:	210f      	movs	r1, #15
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	f7ff ff8e 	bl	80009b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a98:	4b05      	ldr	r3, [pc, #20]	@ (8000ab0 <SysTick_Config+0x40>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a9e:	4b04      	ldr	r3, [pc, #16]	@ (8000ab0 <SysTick_Config+0x40>)
 8000aa0:	2207      	movs	r2, #7
 8000aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000aa4:	2300      	movs	r3, #0
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	e000e010 	.word	0xe000e010

08000ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f7ff ff29 	bl	8000914 <__NVIC_SetPriorityGrouping>
}
 8000ac2:	bf00      	nop
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b086      	sub	sp, #24
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	60b9      	str	r1, [r7, #8]
 8000ad4:	607a      	str	r2, [r7, #4]
 8000ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000adc:	f7ff ff3e 	bl	800095c <__NVIC_GetPriorityGrouping>
 8000ae0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	68b9      	ldr	r1, [r7, #8]
 8000ae6:	6978      	ldr	r0, [r7, #20]
 8000ae8:	f7ff ff8e 	bl	8000a08 <NVIC_EncodePriority>
 8000aec:	4602      	mov	r2, r0
 8000aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000af2:	4611      	mov	r1, r2
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff ff5d 	bl	80009b4 <__NVIC_SetPriority>
}
 8000afa:	bf00      	nop
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b082      	sub	sp, #8
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	4603      	mov	r3, r0
 8000b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff ff31 	bl	8000978 <__NVIC_EnableIRQ>
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	b082      	sub	sp, #8
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b26:	6878      	ldr	r0, [r7, #4]
 8000b28:	f7ff ffa2 	bl	8000a70 <SysTick_Config>
 8000b2c:	4603      	mov	r3, r0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000b3a:	f000 f802 	bl	8000b42 <HAL_SYSTICK_Callback>
}
 8000b3e:	bf00      	nop
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000b42:	b480      	push	{r7}
 8000b44:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000b46:	bf00      	nop
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr

08000b50 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b5c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000b5e:	f7ff fecd 	bl	80008fc <HAL_GetTick>
 8000b62:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d008      	beq.n	8000b82 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2280      	movs	r2, #128	@ 0x80
 8000b74:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	e052      	b.n	8000c28 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f022 0216 	bic.w	r2, r2, #22
 8000b90:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	695a      	ldr	r2, [r3, #20]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ba0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d103      	bne.n	8000bb2 <HAL_DMA_Abort+0x62>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d007      	beq.n	8000bc2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	f022 0208 	bic.w	r2, r2, #8
 8000bc0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f022 0201 	bic.w	r2, r2, #1
 8000bd0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000bd2:	e013      	b.n	8000bfc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000bd4:	f7ff fe92 	bl	80008fc <HAL_GetTick>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	68bb      	ldr	r3, [r7, #8]
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	2b05      	cmp	r3, #5
 8000be0:	d90c      	bls.n	8000bfc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2220      	movs	r2, #32
 8000be6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2203      	movs	r2, #3
 8000bec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000bf8:	2303      	movs	r3, #3
 8000bfa:	e015      	b.n	8000c28 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f003 0301 	and.w	r3, r3, #1
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d1e4      	bne.n	8000bd4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000c0e:	223f      	movs	r2, #63	@ 0x3f
 8000c10:	409a      	lsls	r2, r3
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2201      	movs	r2, #1
 8000c1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2200      	movs	r2, #0
 8000c22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000c26:	2300      	movs	r3, #0
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	3710      	adds	r7, #16
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d004      	beq.n	8000c4e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2280      	movs	r2, #128	@ 0x80
 8000c48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e00c      	b.n	8000c68 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2205      	movs	r2, #5
 8000c52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f022 0201 	bic.w	r2, r2, #1
 8000c64:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000c66:	2300      	movs	r3, #0
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b089      	sub	sp, #36	@ 0x24
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c82:	2300      	movs	r3, #0
 8000c84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c86:	2300      	movs	r3, #0
 8000c88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	61fb      	str	r3, [r7, #28]
 8000c8e:	e16b      	b.n	8000f68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c90:	2201      	movs	r2, #1
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	fa02 f303 	lsl.w	r3, r2, r3
 8000c98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	697a      	ldr	r2, [r7, #20]
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ca4:	693a      	ldr	r2, [r7, #16]
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	f040 815a 	bne.w	8000f62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	f003 0303 	and.w	r3, r3, #3
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d005      	beq.n	8000cc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d130      	bne.n	8000d28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ccc:	69fb      	ldr	r3, [r7, #28]
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	2203      	movs	r2, #3
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	43db      	mvns	r3, r3
 8000cd8:	69ba      	ldr	r2, [r7, #24]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	68da      	ldr	r2, [r3, #12]
 8000ce2:	69fb      	ldr	r3, [r7, #28]
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cea:	69ba      	ldr	r2, [r7, #24]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	69ba      	ldr	r2, [r7, #24]
 8000cf4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	43db      	mvns	r3, r3
 8000d06:	69ba      	ldr	r2, [r7, #24]
 8000d08:	4013      	ands	r3, r2
 8000d0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	091b      	lsrs	r3, r3, #4
 8000d12:	f003 0201 	and.w	r2, r3, #1
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1c:	69ba      	ldr	r2, [r7, #24]
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	69ba      	ldr	r2, [r7, #24]
 8000d26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	f003 0303 	and.w	r3, r3, #3
 8000d30:	2b03      	cmp	r3, #3
 8000d32:	d017      	beq.n	8000d64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	2203      	movs	r2, #3
 8000d40:	fa02 f303 	lsl.w	r3, r2, r3
 8000d44:	43db      	mvns	r3, r3
 8000d46:	69ba      	ldr	r2, [r7, #24]
 8000d48:	4013      	ands	r3, r2
 8000d4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	689a      	ldr	r2, [r3, #8]
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	fa02 f303 	lsl.w	r3, r2, r3
 8000d58:	69ba      	ldr	r2, [r7, #24]
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	69ba      	ldr	r2, [r7, #24]
 8000d62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f003 0303 	and.w	r3, r3, #3
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d123      	bne.n	8000db8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	08da      	lsrs	r2, r3, #3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3208      	adds	r2, #8
 8000d78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	f003 0307 	and.w	r3, r3, #7
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	220f      	movs	r2, #15
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	43db      	mvns	r3, r3
 8000d8e:	69ba      	ldr	r2, [r7, #24]
 8000d90:	4013      	ands	r3, r2
 8000d92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	691a      	ldr	r2, [r3, #16]
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	f003 0307 	and.w	r3, r3, #7
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	69ba      	ldr	r2, [r7, #24]
 8000da6:	4313      	orrs	r3, r2
 8000da8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	08da      	lsrs	r2, r3, #3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	3208      	adds	r2, #8
 8000db2:	69b9      	ldr	r1, [r7, #24]
 8000db4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	2203      	movs	r2, #3
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	69ba      	ldr	r2, [r7, #24]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f003 0203 	and.w	r2, r3, #3
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	69ba      	ldr	r2, [r7, #24]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	69ba      	ldr	r2, [r7, #24]
 8000dea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	f000 80b4 	beq.w	8000f62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60fb      	str	r3, [r7, #12]
 8000dfe:	4b60      	ldr	r3, [pc, #384]	@ (8000f80 <HAL_GPIO_Init+0x30c>)
 8000e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e02:	4a5f      	ldr	r2, [pc, #380]	@ (8000f80 <HAL_GPIO_Init+0x30c>)
 8000e04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e0a:	4b5d      	ldr	r3, [pc, #372]	@ (8000f80 <HAL_GPIO_Init+0x30c>)
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e16:	4a5b      	ldr	r2, [pc, #364]	@ (8000f84 <HAL_GPIO_Init+0x310>)
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	089b      	lsrs	r3, r3, #2
 8000e1c:	3302      	adds	r3, #2
 8000e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	f003 0303 	and.w	r3, r3, #3
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	220f      	movs	r2, #15
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	43db      	mvns	r3, r3
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	4013      	ands	r3, r2
 8000e38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4a52      	ldr	r2, [pc, #328]	@ (8000f88 <HAL_GPIO_Init+0x314>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d02b      	beq.n	8000e9a <HAL_GPIO_Init+0x226>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a51      	ldr	r2, [pc, #324]	@ (8000f8c <HAL_GPIO_Init+0x318>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d025      	beq.n	8000e96 <HAL_GPIO_Init+0x222>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a50      	ldr	r2, [pc, #320]	@ (8000f90 <HAL_GPIO_Init+0x31c>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d01f      	beq.n	8000e92 <HAL_GPIO_Init+0x21e>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a4f      	ldr	r2, [pc, #316]	@ (8000f94 <HAL_GPIO_Init+0x320>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d019      	beq.n	8000e8e <HAL_GPIO_Init+0x21a>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a4e      	ldr	r2, [pc, #312]	@ (8000f98 <HAL_GPIO_Init+0x324>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d013      	beq.n	8000e8a <HAL_GPIO_Init+0x216>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4a4d      	ldr	r2, [pc, #308]	@ (8000f9c <HAL_GPIO_Init+0x328>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d00d      	beq.n	8000e86 <HAL_GPIO_Init+0x212>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4a4c      	ldr	r2, [pc, #304]	@ (8000fa0 <HAL_GPIO_Init+0x32c>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d007      	beq.n	8000e82 <HAL_GPIO_Init+0x20e>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4a4b      	ldr	r2, [pc, #300]	@ (8000fa4 <HAL_GPIO_Init+0x330>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d101      	bne.n	8000e7e <HAL_GPIO_Init+0x20a>
 8000e7a:	2307      	movs	r3, #7
 8000e7c:	e00e      	b.n	8000e9c <HAL_GPIO_Init+0x228>
 8000e7e:	2308      	movs	r3, #8
 8000e80:	e00c      	b.n	8000e9c <HAL_GPIO_Init+0x228>
 8000e82:	2306      	movs	r3, #6
 8000e84:	e00a      	b.n	8000e9c <HAL_GPIO_Init+0x228>
 8000e86:	2305      	movs	r3, #5
 8000e88:	e008      	b.n	8000e9c <HAL_GPIO_Init+0x228>
 8000e8a:	2304      	movs	r3, #4
 8000e8c:	e006      	b.n	8000e9c <HAL_GPIO_Init+0x228>
 8000e8e:	2303      	movs	r3, #3
 8000e90:	e004      	b.n	8000e9c <HAL_GPIO_Init+0x228>
 8000e92:	2302      	movs	r3, #2
 8000e94:	e002      	b.n	8000e9c <HAL_GPIO_Init+0x228>
 8000e96:	2301      	movs	r3, #1
 8000e98:	e000      	b.n	8000e9c <HAL_GPIO_Init+0x228>
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	69fa      	ldr	r2, [r7, #28]
 8000e9e:	f002 0203 	and.w	r2, r2, #3
 8000ea2:	0092      	lsls	r2, r2, #2
 8000ea4:	4093      	lsls	r3, r2
 8000ea6:	69ba      	ldr	r2, [r7, #24]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000eac:	4935      	ldr	r1, [pc, #212]	@ (8000f84 <HAL_GPIO_Init+0x310>)
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	089b      	lsrs	r3, r3, #2
 8000eb2:	3302      	adds	r3, #2
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000eba:	4b3b      	ldr	r3, [pc, #236]	@ (8000fa8 <HAL_GPIO_Init+0x334>)
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d003      	beq.n	8000ede <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ede:	4a32      	ldr	r2, [pc, #200]	@ (8000fa8 <HAL_GPIO_Init+0x334>)
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ee4:	4b30      	ldr	r3, [pc, #192]	@ (8000fa8 <HAL_GPIO_Init+0x334>)
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	43db      	mvns	r3, r3
 8000eee:	69ba      	ldr	r2, [r7, #24]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d003      	beq.n	8000f08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	4313      	orrs	r3, r2
 8000f06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f08:	4a27      	ldr	r2, [pc, #156]	@ (8000fa8 <HAL_GPIO_Init+0x334>)
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f0e:	4b26      	ldr	r3, [pc, #152]	@ (8000fa8 <HAL_GPIO_Init+0x334>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	43db      	mvns	r3, r3
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d003      	beq.n	8000f32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000f2a:	69ba      	ldr	r2, [r7, #24]
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f32:	4a1d      	ldr	r2, [pc, #116]	@ (8000fa8 <HAL_GPIO_Init+0x334>)
 8000f34:	69bb      	ldr	r3, [r7, #24]
 8000f36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f38:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa8 <HAL_GPIO_Init+0x334>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d003      	beq.n	8000f5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f5c:	4a12      	ldr	r2, [pc, #72]	@ (8000fa8 <HAL_GPIO_Init+0x334>)
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	3301      	adds	r3, #1
 8000f66:	61fb      	str	r3, [r7, #28]
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	2b0f      	cmp	r3, #15
 8000f6c:	f67f ae90 	bls.w	8000c90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3724      	adds	r7, #36	@ 0x24
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	40023800 	.word	0x40023800
 8000f84:	40013800 	.word	0x40013800
 8000f88:	40020000 	.word	0x40020000
 8000f8c:	40020400 	.word	0x40020400
 8000f90:	40020800 	.word	0x40020800
 8000f94:	40020c00 	.word	0x40020c00
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	40021400 	.word	0x40021400
 8000fa0:	40021800 	.word	0x40021800
 8000fa4:	40021c00 	.word	0x40021c00
 8000fa8:	40013c00 	.word	0x40013c00

08000fac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	807b      	strh	r3, [r7, #2]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000fbc:	787b      	ldrb	r3, [r7, #1]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d003      	beq.n	8000fca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fc2:	887a      	ldrh	r2, [r7, #2]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000fc8:	e003      	b.n	8000fd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000fca:	887b      	ldrh	r3, [r7, #2]
 8000fcc:	041a      	lsls	r2, r3, #16
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	619a      	str	r2, [r3, #24]
}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
	...

08000fe0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000fe4:	4b03      	ldr	r3, [pc, #12]	@ (8000ff4 <HAL_RCC_GetHCLKFreq+0x14>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	20000028 	.word	0x20000028

08000ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000ffc:	f7ff fff0 	bl	8000fe0 <HAL_RCC_GetHCLKFreq>
 8001000:	4602      	mov	r2, r0
 8001002:	4b05      	ldr	r3, [pc, #20]	@ (8001018 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	0a9b      	lsrs	r3, r3, #10
 8001008:	f003 0307 	and.w	r3, r3, #7
 800100c:	4903      	ldr	r1, [pc, #12]	@ (800101c <HAL_RCC_GetPCLK1Freq+0x24>)
 800100e:	5ccb      	ldrb	r3, [r1, r3]
 8001010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001014:	4618      	mov	r0, r3
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40023800 	.word	0x40023800
 800101c:	080025c8 	.word	0x080025c8

08001020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001024:	f7ff ffdc 	bl	8000fe0 <HAL_RCC_GetHCLKFreq>
 8001028:	4602      	mov	r2, r0
 800102a:	4b05      	ldr	r3, [pc, #20]	@ (8001040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	0b5b      	lsrs	r3, r3, #13
 8001030:	f003 0307 	and.w	r3, r3, #7
 8001034:	4903      	ldr	r1, [pc, #12]	@ (8001044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001036:	5ccb      	ldrb	r3, [r1, r3]
 8001038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800103c:	4618      	mov	r0, r3
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40023800 	.word	0x40023800
 8001044:	080025c8 	.word	0x080025c8

08001048 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d101      	bne.n	800105a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e041      	b.n	80010de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001060:	b2db      	uxtb	r3, r3
 8001062:	2b00      	cmp	r3, #0
 8001064:	d106      	bne.n	8001074 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2200      	movs	r2, #0
 800106a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f7ff fb32 	bl	80006d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2202      	movs	r2, #2
 8001078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3304      	adds	r3, #4
 8001084:	4619      	mov	r1, r3
 8001086:	4610      	mov	r0, r2
 8001088:	f000 f9b6 	bl	80013f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2201      	movs	r2, #1
 8001090:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2201      	movs	r2, #1
 8001098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2201      	movs	r2, #1
 80010a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2201      	movs	r2, #1
 80010b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2201      	movs	r2, #1
 80010b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2201      	movs	r2, #1
 80010c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2201      	movs	r2, #1
 80010c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2201      	movs	r2, #1
 80010d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2201      	movs	r2, #1
 80010d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
	...

080010e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d001      	beq.n	8001100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e04e      	b.n	800119e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2202      	movs	r2, #2
 8001104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	68da      	ldr	r2, [r3, #12]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f042 0201 	orr.w	r2, r2, #1
 8001116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a23      	ldr	r2, [pc, #140]	@ (80011ac <HAL_TIM_Base_Start_IT+0xc4>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d022      	beq.n	8001168 <HAL_TIM_Base_Start_IT+0x80>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800112a:	d01d      	beq.n	8001168 <HAL_TIM_Base_Start_IT+0x80>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a1f      	ldr	r2, [pc, #124]	@ (80011b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d018      	beq.n	8001168 <HAL_TIM_Base_Start_IT+0x80>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a1e      	ldr	r2, [pc, #120]	@ (80011b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800113c:	4293      	cmp	r3, r2
 800113e:	d013      	beq.n	8001168 <HAL_TIM_Base_Start_IT+0x80>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a1c      	ldr	r2, [pc, #112]	@ (80011b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d00e      	beq.n	8001168 <HAL_TIM_Base_Start_IT+0x80>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a1b      	ldr	r2, [pc, #108]	@ (80011bc <HAL_TIM_Base_Start_IT+0xd4>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d009      	beq.n	8001168 <HAL_TIM_Base_Start_IT+0x80>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a19      	ldr	r2, [pc, #100]	@ (80011c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d004      	beq.n	8001168 <HAL_TIM_Base_Start_IT+0x80>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a18      	ldr	r2, [pc, #96]	@ (80011c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d111      	bne.n	800118c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	2b06      	cmp	r3, #6
 8001178:	d010      	beq.n	800119c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f042 0201 	orr.w	r2, r2, #1
 8001188:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800118a:	e007      	b.n	800119c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f042 0201 	orr.w	r2, r2, #1
 800119a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3714      	adds	r7, #20
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40010000 	.word	0x40010000
 80011b0:	40000400 	.word	0x40000400
 80011b4:	40000800 	.word	0x40000800
 80011b8:	40000c00 	.word	0x40000c00
 80011bc:	40010400 	.word	0x40010400
 80011c0:	40014000 	.word	0x40014000
 80011c4:	40001800 	.word	0x40001800

080011c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	691b      	ldr	r3, [r3, #16]
 80011de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d020      	beq.n	800122c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f003 0302 	and.w	r3, r3, #2
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d01b      	beq.n	800122c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f06f 0202 	mvn.w	r2, #2
 80011fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2201      	movs	r2, #1
 8001202:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	699b      	ldr	r3, [r3, #24]
 800120a:	f003 0303 	and.w	r3, r3, #3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d003      	beq.n	800121a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f000 f8d2 	bl	80013bc <HAL_TIM_IC_CaptureCallback>
 8001218:	e005      	b.n	8001226 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f000 f8c4 	bl	80013a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f000 f8d5 	bl	80013d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	f003 0304 	and.w	r3, r3, #4
 8001232:	2b00      	cmp	r3, #0
 8001234:	d020      	beq.n	8001278 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	f003 0304 	and.w	r3, r3, #4
 800123c:	2b00      	cmp	r3, #0
 800123e:	d01b      	beq.n	8001278 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f06f 0204 	mvn.w	r2, #4
 8001248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2202      	movs	r2, #2
 800124e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f000 f8ac 	bl	80013bc <HAL_TIM_IC_CaptureCallback>
 8001264:	e005      	b.n	8001272 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f000 f89e 	bl	80013a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f000 f8af 	bl	80013d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	f003 0308 	and.w	r3, r3, #8
 800127e:	2b00      	cmp	r3, #0
 8001280:	d020      	beq.n	80012c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	f003 0308 	and.w	r3, r3, #8
 8001288:	2b00      	cmp	r3, #0
 800128a:	d01b      	beq.n	80012c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f06f 0208 	mvn.w	r2, #8
 8001294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2204      	movs	r2, #4
 800129a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	f003 0303 	and.w	r3, r3, #3
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d003      	beq.n	80012b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f000 f886 	bl	80013bc <HAL_TIM_IC_CaptureCallback>
 80012b0:	e005      	b.n	80012be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f000 f878 	bl	80013a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f000 f889 	bl	80013d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	f003 0310 	and.w	r3, r3, #16
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d020      	beq.n	8001310 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	f003 0310 	and.w	r3, r3, #16
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d01b      	beq.n	8001310 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f06f 0210 	mvn.w	r2, #16
 80012e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2208      	movs	r2, #8
 80012e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d003      	beq.n	80012fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f000 f860 	bl	80013bc <HAL_TIM_IC_CaptureCallback>
 80012fc:	e005      	b.n	800130a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f000 f852 	bl	80013a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f000 f863 	bl	80013d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2200      	movs	r2, #0
 800130e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	2b00      	cmp	r3, #0
 8001318:	d00c      	beq.n	8001334 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	f003 0301 	and.w	r3, r3, #1
 8001320:	2b00      	cmp	r3, #0
 8001322:	d007      	beq.n	8001334 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f06f 0201 	mvn.w	r2, #1
 800132c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7ff f97a 	bl	8000628 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800133a:	2b00      	cmp	r3, #0
 800133c:	d00c      	beq.n	8001358 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001344:	2b00      	cmp	r3, #0
 8001346:	d007      	beq.n	8001358 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 f906 	bl	8001564 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800135e:	2b00      	cmp	r3, #0
 8001360:	d00c      	beq.n	800137c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001368:	2b00      	cmp	r3, #0
 800136a:	d007      	beq.n	800137c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f000 f834 	bl	80013e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	f003 0320 	and.w	r3, r3, #32
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00c      	beq.n	80013a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	f003 0320 	and.w	r3, r3, #32
 800138c:	2b00      	cmp	r3, #0
 800138e:	d007      	beq.n	80013a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f06f 0220 	mvn.w	r2, #32
 8001398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 f8d8 	bl	8001550 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80013a0:	bf00      	nop
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80013c4:	bf00      	nop
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b085      	sub	sp, #20
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4a46      	ldr	r2, [pc, #280]	@ (8001524 <TIM_Base_SetConfig+0x12c>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d013      	beq.n	8001438 <TIM_Base_SetConfig+0x40>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001416:	d00f      	beq.n	8001438 <TIM_Base_SetConfig+0x40>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a43      	ldr	r2, [pc, #268]	@ (8001528 <TIM_Base_SetConfig+0x130>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d00b      	beq.n	8001438 <TIM_Base_SetConfig+0x40>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a42      	ldr	r2, [pc, #264]	@ (800152c <TIM_Base_SetConfig+0x134>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d007      	beq.n	8001438 <TIM_Base_SetConfig+0x40>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4a41      	ldr	r2, [pc, #260]	@ (8001530 <TIM_Base_SetConfig+0x138>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d003      	beq.n	8001438 <TIM_Base_SetConfig+0x40>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4a40      	ldr	r2, [pc, #256]	@ (8001534 <TIM_Base_SetConfig+0x13c>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d108      	bne.n	800144a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800143e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	68fa      	ldr	r2, [r7, #12]
 8001446:	4313      	orrs	r3, r2
 8001448:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a35      	ldr	r2, [pc, #212]	@ (8001524 <TIM_Base_SetConfig+0x12c>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d02b      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001458:	d027      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a32      	ldr	r2, [pc, #200]	@ (8001528 <TIM_Base_SetConfig+0x130>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d023      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a31      	ldr	r2, [pc, #196]	@ (800152c <TIM_Base_SetConfig+0x134>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d01f      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a30      	ldr	r2, [pc, #192]	@ (8001530 <TIM_Base_SetConfig+0x138>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d01b      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a2f      	ldr	r2, [pc, #188]	@ (8001534 <TIM_Base_SetConfig+0x13c>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d017      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a2e      	ldr	r2, [pc, #184]	@ (8001538 <TIM_Base_SetConfig+0x140>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d013      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a2d      	ldr	r2, [pc, #180]	@ (800153c <TIM_Base_SetConfig+0x144>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d00f      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a2c      	ldr	r2, [pc, #176]	@ (8001540 <TIM_Base_SetConfig+0x148>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d00b      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a2b      	ldr	r2, [pc, #172]	@ (8001544 <TIM_Base_SetConfig+0x14c>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d007      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a2a      	ldr	r2, [pc, #168]	@ (8001548 <TIM_Base_SetConfig+0x150>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d003      	beq.n	80014aa <TIM_Base_SetConfig+0xb2>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a29      	ldr	r2, [pc, #164]	@ (800154c <TIM_Base_SetConfig+0x154>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d108      	bne.n	80014bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80014b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	68db      	ldr	r3, [r3, #12]
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	68fa      	ldr	r2, [r7, #12]
 80014ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	689a      	ldr	r2, [r3, #8]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4a10      	ldr	r2, [pc, #64]	@ (8001524 <TIM_Base_SetConfig+0x12c>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d003      	beq.n	80014f0 <TIM_Base_SetConfig+0xf8>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a12      	ldr	r2, [pc, #72]	@ (8001534 <TIM_Base_SetConfig+0x13c>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d103      	bne.n	80014f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	691a      	ldr	r2, [r3, #16]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2201      	movs	r2, #1
 80014fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	2b01      	cmp	r3, #1
 8001508:	d105      	bne.n	8001516 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	691b      	ldr	r3, [r3, #16]
 800150e:	f023 0201 	bic.w	r2, r3, #1
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	611a      	str	r2, [r3, #16]
  }
}
 8001516:	bf00      	nop
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	40010000 	.word	0x40010000
 8001528:	40000400 	.word	0x40000400
 800152c:	40000800 	.word	0x40000800
 8001530:	40000c00 	.word	0x40000c00
 8001534:	40010400 	.word	0x40010400
 8001538:	40014000 	.word	0x40014000
 800153c:	40014400 	.word	0x40014400
 8001540:	40014800 	.word	0x40014800
 8001544:	40001800 	.word	0x40001800
 8001548:	40001c00 	.word	0x40001c00
 800154c:	40002000 	.word	0x40002000

08001550 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d101      	bne.n	800158a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e042      	b.n	8001610 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d106      	bne.n	80015a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f7ff f8ba 	bl	8000718 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2224      	movs	r2, #36	@ 0x24
 80015a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	68da      	ldr	r2, [r3, #12]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80015ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f000 fd5f 	bl	8002080 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	691a      	ldr	r2, [r3, #16]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80015d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	695a      	ldr	r2, [r3, #20]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80015e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	68da      	ldr	r2, [r3, #12]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80015f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2220      	movs	r2, #32
 80015fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2220      	movs	r2, #32
 8001604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800160e:	2300      	movs	r3, #0
}
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	@ 0x28
 800161c:	af02      	add	r7, sp, #8
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	4613      	mov	r3, r2
 8001626:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001632:	b2db      	uxtb	r3, r3
 8001634:	2b20      	cmp	r3, #32
 8001636:	d175      	bne.n	8001724 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d002      	beq.n	8001644 <HAL_UART_Transmit+0x2c>
 800163e:	88fb      	ldrh	r3, [r7, #6]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d101      	bne.n	8001648 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e06e      	b.n	8001726 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2200      	movs	r2, #0
 800164c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2221      	movs	r2, #33	@ 0x21
 8001652:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001656:	f7ff f951 	bl	80008fc <HAL_GetTick>
 800165a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	88fa      	ldrh	r2, [r7, #6]
 8001660:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	88fa      	ldrh	r2, [r7, #6]
 8001666:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001670:	d108      	bne.n	8001684 <HAL_UART_Transmit+0x6c>
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d104      	bne.n	8001684 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	61bb      	str	r3, [r7, #24]
 8001682:	e003      	b.n	800168c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001688:	2300      	movs	r3, #0
 800168a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800168c:	e02e      	b.n	80016ec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	2200      	movs	r2, #0
 8001696:	2180      	movs	r1, #128	@ 0x80
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f000 fafb 	bl	8001c94 <UART_WaitOnFlagUntilTimeout>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d005      	beq.n	80016b0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2220      	movs	r2, #32
 80016a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e03a      	b.n	8001726 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10b      	bne.n	80016ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	881b      	ldrh	r3, [r3, #0]
 80016ba:	461a      	mov	r2, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80016c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	3302      	adds	r3, #2
 80016ca:	61bb      	str	r3, [r7, #24]
 80016cc:	e007      	b.n	80016de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	781a      	ldrb	r2, [r3, #0]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	3301      	adds	r3, #1
 80016dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	3b01      	subs	r3, #1
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1cb      	bne.n	800168e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	2200      	movs	r2, #0
 80016fe:	2140      	movs	r1, #64	@ 0x40
 8001700:	68f8      	ldr	r0, [r7, #12]
 8001702:	f000 fac7 	bl	8001c94 <UART_WaitOnFlagUntilTimeout>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d005      	beq.n	8001718 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2220      	movs	r2, #32
 8001710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001714:	2303      	movs	r3, #3
 8001716:	e006      	b.n	8001726 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2220      	movs	r2, #32
 800171c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001720:	2300      	movs	r3, #0
 8001722:	e000      	b.n	8001726 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001724:	2302      	movs	r3, #2
  }
}
 8001726:	4618      	mov	r0, r3
 8001728:	3720      	adds	r7, #32
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b0ba      	sub	sp, #232	@ 0xe8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	695b      	ldr	r3, [r3, #20]
 8001752:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001756:	2300      	movs	r3, #0
 8001758:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800175c:	2300      	movs	r3, #0
 800175e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001766:	f003 030f 	and.w	r3, r3, #15
 800176a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800176e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001772:	2b00      	cmp	r3, #0
 8001774:	d10f      	bne.n	8001796 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800177a:	f003 0320 	and.w	r3, r3, #32
 800177e:	2b00      	cmp	r3, #0
 8001780:	d009      	beq.n	8001796 <HAL_UART_IRQHandler+0x66>
 8001782:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001786:	f003 0320 	and.w	r3, r3, #32
 800178a:	2b00      	cmp	r3, #0
 800178c:	d003      	beq.n	8001796 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 fbb8 	bl	8001f04 <UART_Receive_IT>
      return;
 8001794:	e25b      	b.n	8001c4e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001796:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800179a:	2b00      	cmp	r3, #0
 800179c:	f000 80de 	beq.w	800195c <HAL_UART_IRQHandler+0x22c>
 80017a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d106      	bne.n	80017ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80017ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80017b0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f000 80d1 	beq.w	800195c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80017ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00b      	beq.n	80017de <HAL_UART_IRQHandler+0xae>
 80017c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80017ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d005      	beq.n	80017de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d6:	f043 0201 	orr.w	r2, r3, #1
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80017de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80017e2:	f003 0304 	and.w	r3, r3, #4
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d00b      	beq.n	8001802 <HAL_UART_IRQHandler+0xd2>
 80017ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d005      	beq.n	8001802 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fa:	f043 0202 	orr.w	r2, r3, #2
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b00      	cmp	r3, #0
 800180c:	d00b      	beq.n	8001826 <HAL_UART_IRQHandler+0xf6>
 800180e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	2b00      	cmp	r3, #0
 8001818:	d005      	beq.n	8001826 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181e:	f043 0204 	orr.w	r2, r3, #4
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	2b00      	cmp	r3, #0
 8001830:	d011      	beq.n	8001856 <HAL_UART_IRQHandler+0x126>
 8001832:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001836:	f003 0320 	and.w	r3, r3, #32
 800183a:	2b00      	cmp	r3, #0
 800183c:	d105      	bne.n	800184a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800183e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	2b00      	cmp	r3, #0
 8001848:	d005      	beq.n	8001856 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800184e:	f043 0208 	orr.w	r2, r3, #8
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800185a:	2b00      	cmp	r3, #0
 800185c:	f000 81f2 	beq.w	8001c44 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001864:	f003 0320 	and.w	r3, r3, #32
 8001868:	2b00      	cmp	r3, #0
 800186a:	d008      	beq.n	800187e <HAL_UART_IRQHandler+0x14e>
 800186c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001870:	f003 0320 	and.w	r3, r3, #32
 8001874:	2b00      	cmp	r3, #0
 8001876:	d002      	beq.n	800187e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f000 fb43 	bl	8001f04 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001888:	2b40      	cmp	r3, #64	@ 0x40
 800188a:	bf0c      	ite	eq
 800188c:	2301      	moveq	r3, #1
 800188e:	2300      	movne	r3, #0
 8001890:	b2db      	uxtb	r3, r3
 8001892:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189a:	f003 0308 	and.w	r3, r3, #8
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d103      	bne.n	80018aa <HAL_UART_IRQHandler+0x17a>
 80018a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d04f      	beq.n	800194a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 fa4b 	bl	8001d46 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	695b      	ldr	r3, [r3, #20]
 80018b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018ba:	2b40      	cmp	r3, #64	@ 0x40
 80018bc:	d141      	bne.n	8001942 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	3314      	adds	r3, #20
 80018c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80018cc:	e853 3f00 	ldrex	r3, [r3]
 80018d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80018d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80018d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80018dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	3314      	adds	r3, #20
 80018e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80018ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80018ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80018f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80018fa:	e841 2300 	strex	r3, r2, [r1]
 80018fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001902:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d1d9      	bne.n	80018be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800190e:	2b00      	cmp	r3, #0
 8001910:	d013      	beq.n	800193a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001916:	4a7e      	ldr	r2, [pc, #504]	@ (8001b10 <HAL_UART_IRQHandler+0x3e0>)
 8001918:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff f986 	bl	8000c30 <HAL_DMA_Abort_IT>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d016      	beq.n	8001958 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800192e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001934:	4610      	mov	r0, r2
 8001936:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001938:	e00e      	b.n	8001958 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f000 f994 	bl	8001c68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001940:	e00a      	b.n	8001958 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f000 f990 	bl	8001c68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001948:	e006      	b.n	8001958 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f000 f98c 	bl	8001c68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001956:	e175      	b.n	8001c44 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001958:	bf00      	nop
    return;
 800195a:	e173      	b.n	8001c44 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001960:	2b01      	cmp	r3, #1
 8001962:	f040 814f 	bne.w	8001c04 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800196a:	f003 0310 	and.w	r3, r3, #16
 800196e:	2b00      	cmp	r3, #0
 8001970:	f000 8148 	beq.w	8001c04 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001974:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001978:	f003 0310 	and.w	r3, r3, #16
 800197c:	2b00      	cmp	r3, #0
 800197e:	f000 8141 	beq.w	8001c04 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001982:	2300      	movs	r3, #0
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	60bb      	str	r3, [r7, #8]
 8001996:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019a2:	2b40      	cmp	r3, #64	@ 0x40
 80019a4:	f040 80b6 	bne.w	8001b14 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80019b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	f000 8145 	beq.w	8001c48 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80019c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80019c6:	429a      	cmp	r2, r3
 80019c8:	f080 813e 	bcs.w	8001c48 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80019d2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019de:	f000 8088 	beq.w	8001af2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	330c      	adds	r3, #12
 80019e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80019f0:	e853 3f00 	ldrex	r3, [r3]
 80019f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80019f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80019fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	330c      	adds	r3, #12
 8001a0a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001a0e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001a12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a16:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001a1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001a1e:	e841 2300 	strex	r3, r2, [r1]
 8001a22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001a26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1d9      	bne.n	80019e2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	3314      	adds	r3, #20
 8001a34:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001a38:	e853 3f00 	ldrex	r3, [r3]
 8001a3c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8001a3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001a40:	f023 0301 	bic.w	r3, r3, #1
 8001a44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	3314      	adds	r3, #20
 8001a4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001a52:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001a56:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a58:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001a5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001a5e:	e841 2300 	strex	r3, r2, [r1]
 8001a62:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8001a64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1e1      	bne.n	8001a2e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	3314      	adds	r3, #20
 8001a70:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001a74:	e853 3f00 	ldrex	r3, [r3]
 8001a78:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8001a7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001a80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	3314      	adds	r3, #20
 8001a8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001a8e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a90:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a92:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8001a94:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001a96:	e841 2300 	strex	r3, r2, [r1]
 8001a9a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8001a9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1e3      	bne.n	8001a6a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2200      	movs	r2, #0
 8001aae:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	330c      	adds	r3, #12
 8001ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ab8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001aba:	e853 3f00 	ldrex	r3, [r3]
 8001abe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8001ac0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ac2:	f023 0310 	bic.w	r3, r3, #16
 8001ac6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	330c      	adds	r3, #12
 8001ad0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001ad4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001ad6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ad8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001ada:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001adc:	e841 2300 	strex	r3, r2, [r1]
 8001ae0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8001ae2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1e3      	bne.n	8001ab0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff f82f 	bl	8000b50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2202      	movs	r2, #2
 8001af6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	4619      	mov	r1, r3
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 f8b7 	bl	8001c7c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001b0e:	e09b      	b.n	8001c48 <HAL_UART_IRQHandler+0x518>
 8001b10:	08001e0d 	.word	0x08001e0d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f000 808e 	beq.w	8001c4c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8001b30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f000 8089 	beq.w	8001c4c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	330c      	adds	r3, #12
 8001b40:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b44:	e853 3f00 	ldrex	r3, [r3]
 8001b48:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001b50:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	330c      	adds	r3, #12
 8001b5a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8001b5e:	647a      	str	r2, [r7, #68]	@ 0x44
 8001b60:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b62:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001b64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001b66:	e841 2300 	strex	r3, r2, [r1]
 8001b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8001b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1e3      	bne.n	8001b3a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	3314      	adds	r3, #20
 8001b78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7c:	e853 3f00 	ldrex	r3, [r3]
 8001b80:	623b      	str	r3, [r7, #32]
   return(result);
 8001b82:	6a3b      	ldr	r3, [r7, #32]
 8001b84:	f023 0301 	bic.w	r3, r3, #1
 8001b88:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	3314      	adds	r3, #20
 8001b92:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001b96:	633a      	str	r2, [r7, #48]	@ 0x30
 8001b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001b9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b9e:	e841 2300 	strex	r3, r2, [r1]
 8001ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8001ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d1e3      	bne.n	8001b72 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2220      	movs	r2, #32
 8001bae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	330c      	adds	r3, #12
 8001bbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	e853 3f00 	ldrex	r3, [r3]
 8001bc6:	60fb      	str	r3, [r7, #12]
   return(result);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f023 0310 	bic.w	r3, r3, #16
 8001bce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	330c      	adds	r3, #12
 8001bd8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8001bdc:	61fa      	str	r2, [r7, #28]
 8001bde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001be0:	69b9      	ldr	r1, [r7, #24]
 8001be2:	69fa      	ldr	r2, [r7, #28]
 8001be4:	e841 2300 	strex	r3, r2, [r1]
 8001be8:	617b      	str	r3, [r7, #20]
   return(result);
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1e3      	bne.n	8001bb8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2202      	movs	r2, #2
 8001bf4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001bf6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f000 f83d 	bl	8001c7c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001c02:	e023      	b.n	8001c4c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001c04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d009      	beq.n	8001c24 <HAL_UART_IRQHandler+0x4f4>
 8001c10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d003      	beq.n	8001c24 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f909 	bl	8001e34 <UART_Transmit_IT>
    return;
 8001c22:	e014      	b.n	8001c4e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001c28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d00e      	beq.n	8001c4e <HAL_UART_IRQHandler+0x51e>
 8001c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d008      	beq.n	8001c4e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f000 f949 	bl	8001ed4 <UART_EndTransmit_IT>
    return;
 8001c42:	e004      	b.n	8001c4e <HAL_UART_IRQHandler+0x51e>
    return;
 8001c44:	bf00      	nop
 8001c46:	e002      	b.n	8001c4e <HAL_UART_IRQHandler+0x51e>
      return;
 8001c48:	bf00      	nop
 8001c4a:	e000      	b.n	8001c4e <HAL_UART_IRQHandler+0x51e>
      return;
 8001c4c:	bf00      	nop
  }
}
 8001c4e:	37e8      	adds	r7, #232	@ 0xe8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	460b      	mov	r3, r1
 8001c86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b086      	sub	sp, #24
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	603b      	str	r3, [r7, #0]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ca4:	e03b      	b.n	8001d1e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ca6:	6a3b      	ldr	r3, [r7, #32]
 8001ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cac:	d037      	beq.n	8001d1e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cae:	f7fe fe25 	bl	80008fc <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	6a3a      	ldr	r2, [r7, #32]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d302      	bcc.n	8001cc4 <UART_WaitOnFlagUntilTimeout+0x30>
 8001cbe:	6a3b      	ldr	r3, [r7, #32]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d101      	bne.n	8001cc8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e03a      	b.n	8001d3e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	f003 0304 	and.w	r3, r3, #4
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d023      	beq.n	8001d1e <UART_WaitOnFlagUntilTimeout+0x8a>
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	2b80      	cmp	r3, #128	@ 0x80
 8001cda:	d020      	beq.n	8001d1e <UART_WaitOnFlagUntilTimeout+0x8a>
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	2b40      	cmp	r3, #64	@ 0x40
 8001ce0:	d01d      	beq.n	8001d1e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0308 	and.w	r3, r3, #8
 8001cec:	2b08      	cmp	r3, #8
 8001cee:	d116      	bne.n	8001d1e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	617b      	str	r3, [r7, #20]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	617b      	str	r3, [r7, #20]
 8001d04:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001d06:	68f8      	ldr	r0, [r7, #12]
 8001d08:	f000 f81d 	bl	8001d46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2208      	movs	r2, #8
 8001d10:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e00f      	b.n	8001d3e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	4013      	ands	r3, r2
 8001d28:	68ba      	ldr	r2, [r7, #8]
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	bf0c      	ite	eq
 8001d2e:	2301      	moveq	r3, #1
 8001d30:	2300      	movne	r3, #0
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	461a      	mov	r2, r3
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d0b4      	beq.n	8001ca6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3718      	adds	r7, #24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b095      	sub	sp, #84	@ 0x54
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	330c      	adds	r3, #12
 8001d54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d58:	e853 3f00 	ldrex	r3, [r3]
 8001d5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	330c      	adds	r3, #12
 8001d6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d6e:	643a      	str	r2, [r7, #64]	@ 0x40
 8001d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001d74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001d76:	e841 2300 	strex	r3, r2, [r1]
 8001d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1e5      	bne.n	8001d4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	3314      	adds	r3, #20
 8001d88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	e853 3f00 	ldrex	r3, [r3]
 8001d90:	61fb      	str	r3, [r7, #28]
   return(result);
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	f023 0301 	bic.w	r3, r3, #1
 8001d98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	3314      	adds	r3, #20
 8001da0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001da2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001da4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001da6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001da8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001daa:	e841 2300 	strex	r3, r2, [r1]
 8001dae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1e5      	bne.n	8001d82 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d119      	bne.n	8001df2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	330c      	adds	r3, #12
 8001dc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	e853 3f00 	ldrex	r3, [r3]
 8001dcc:	60bb      	str	r3, [r7, #8]
   return(result);
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	f023 0310 	bic.w	r3, r3, #16
 8001dd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	330c      	adds	r3, #12
 8001ddc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001dde:	61ba      	str	r2, [r7, #24]
 8001de0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001de2:	6979      	ldr	r1, [r7, #20]
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	e841 2300 	strex	r3, r2, [r1]
 8001dea:	613b      	str	r3, [r7, #16]
   return(result);
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1e5      	bne.n	8001dbe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2220      	movs	r2, #32
 8001df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001e00:	bf00      	nop
 8001e02:	3754      	adds	r7, #84	@ 0x54
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2200      	movs	r2, #0
 8001e24:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001e26:	68f8      	ldr	r0, [r7, #12]
 8001e28:	f7ff ff1e 	bl	8001c68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001e2c:	bf00      	nop
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b21      	cmp	r3, #33	@ 0x21
 8001e46:	d13e      	bne.n	8001ec6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e50:	d114      	bne.n	8001e7c <UART_Transmit_IT+0x48>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	691b      	ldr	r3, [r3, #16]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d110      	bne.n	8001e7c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a1b      	ldr	r3, [r3, #32]
 8001e5e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	881b      	ldrh	r3, [r3, #0]
 8001e64:	461a      	mov	r2, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e6e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	1c9a      	adds	r2, r3, #2
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	621a      	str	r2, [r3, #32]
 8001e7a:	e008      	b.n	8001e8e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6a1b      	ldr	r3, [r3, #32]
 8001e80:	1c59      	adds	r1, r3, #1
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	6211      	str	r1, [r2, #32]
 8001e86:	781a      	ldrb	r2, [r3, #0]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	3b01      	subs	r3, #1
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d10f      	bne.n	8001ec2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68da      	ldr	r2, [r3, #12]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001eb0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68da      	ldr	r2, [r3, #12]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ec0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	e000      	b.n	8001ec8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001ec6:	2302      	movs	r3, #2
  }
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	68da      	ldr	r2, [r3, #12]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001eea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2220      	movs	r2, #32
 8001ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7fe fbb3 	bl	8000660 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08c      	sub	sp, #48	@ 0x30
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	2b22      	cmp	r3, #34	@ 0x22
 8001f16:	f040 80ae 	bne.w	8002076 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f22:	d117      	bne.n	8001f54 <UART_Receive_IT+0x50>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	691b      	ldr	r3, [r3, #16]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d113      	bne.n	8001f54 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f34:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f46:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f4c:	1c9a      	adds	r2, r3, #2
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	629a      	str	r2, [r3, #40]	@ 0x28
 8001f52:	e026      	b.n	8001fa2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f66:	d007      	beq.n	8001f78 <UART_Receive_IT+0x74>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d10a      	bne.n	8001f86 <UART_Receive_IT+0x82>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d106      	bne.n	8001f86 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f82:	701a      	strb	r2, [r3, #0]
 8001f84:	e008      	b.n	8001f98 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f96:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9c:	1c5a      	adds	r2, r3, #1
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	3b01      	subs	r3, #1
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	4619      	mov	r1, r3
 8001fb0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d15d      	bne.n	8002072 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68da      	ldr	r2, [r3, #12]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f022 0220 	bic.w	r2, r2, #32
 8001fc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68da      	ldr	r2, [r3, #12]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fd4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695a      	ldr	r2, [r3, #20]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 0201 	bic.w	r2, r2, #1
 8001fe4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2220      	movs	r2, #32
 8001fea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d135      	bne.n	8002068 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	330c      	adds	r3, #12
 8002008:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	e853 3f00 	ldrex	r3, [r3]
 8002010:	613b      	str	r3, [r7, #16]
   return(result);
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	f023 0310 	bic.w	r3, r3, #16
 8002018:	627b      	str	r3, [r7, #36]	@ 0x24
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	330c      	adds	r3, #12
 8002020:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002022:	623a      	str	r2, [r7, #32]
 8002024:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002026:	69f9      	ldr	r1, [r7, #28]
 8002028:	6a3a      	ldr	r2, [r7, #32]
 800202a:	e841 2300 	strex	r3, r2, [r1]
 800202e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1e5      	bne.n	8002002 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0310 	and.w	r3, r3, #16
 8002040:	2b10      	cmp	r3, #16
 8002042:	d10a      	bne.n	800205a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002044:	2300      	movs	r3, #0
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800205e:	4619      	mov	r1, r3
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f7ff fe0b 	bl	8001c7c <HAL_UARTEx_RxEventCallback>
 8002066:	e002      	b.n	800206e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f7ff fdf3 	bl	8001c54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800206e:	2300      	movs	r3, #0
 8002070:	e002      	b.n	8002078 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	e000      	b.n	8002078 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002076:	2302      	movs	r3, #2
  }
}
 8002078:	4618      	mov	r0, r3
 800207a:	3730      	adds	r7, #48	@ 0x30
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002084:	b0c0      	sub	sp, #256	@ 0x100
 8002086:	af00      	add	r7, sp, #0
 8002088:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800208c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	691b      	ldr	r3, [r3, #16]
 8002094:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800209c:	68d9      	ldr	r1, [r3, #12]
 800209e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	ea40 0301 	orr.w	r3, r0, r1
 80020a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80020aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020b4:	691b      	ldr	r3, [r3, #16]
 80020b6:	431a      	orrs	r2, r3
 80020b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020bc:	695b      	ldr	r3, [r3, #20]
 80020be:	431a      	orrs	r2, r3
 80020c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80020cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80020d8:	f021 010c 	bic.w	r1, r1, #12
 80020dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80020e6:	430b      	orrs	r3, r1
 80020e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80020f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020fa:	6999      	ldr	r1, [r3, #24]
 80020fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	ea40 0301 	orr.w	r3, r0, r1
 8002106:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	4b8f      	ldr	r3, [pc, #572]	@ (800234c <UART_SetConfig+0x2cc>)
 8002110:	429a      	cmp	r2, r3
 8002112:	d005      	beq.n	8002120 <UART_SetConfig+0xa0>
 8002114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	4b8d      	ldr	r3, [pc, #564]	@ (8002350 <UART_SetConfig+0x2d0>)
 800211c:	429a      	cmp	r2, r3
 800211e:	d104      	bne.n	800212a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002120:	f7fe ff7e 	bl	8001020 <HAL_RCC_GetPCLK2Freq>
 8002124:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002128:	e003      	b.n	8002132 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800212a:	f7fe ff65 	bl	8000ff8 <HAL_RCC_GetPCLK1Freq>
 800212e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002136:	69db      	ldr	r3, [r3, #28]
 8002138:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800213c:	f040 810c 	bne.w	8002358 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002140:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002144:	2200      	movs	r2, #0
 8002146:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800214a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800214e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002152:	4622      	mov	r2, r4
 8002154:	462b      	mov	r3, r5
 8002156:	1891      	adds	r1, r2, r2
 8002158:	65b9      	str	r1, [r7, #88]	@ 0x58
 800215a:	415b      	adcs	r3, r3
 800215c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800215e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002162:	4621      	mov	r1, r4
 8002164:	eb12 0801 	adds.w	r8, r2, r1
 8002168:	4629      	mov	r1, r5
 800216a:	eb43 0901 	adc.w	r9, r3, r1
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	f04f 0300 	mov.w	r3, #0
 8002176:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800217a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800217e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002182:	4690      	mov	r8, r2
 8002184:	4699      	mov	r9, r3
 8002186:	4623      	mov	r3, r4
 8002188:	eb18 0303 	adds.w	r3, r8, r3
 800218c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002190:	462b      	mov	r3, r5
 8002192:	eb49 0303 	adc.w	r3, r9, r3
 8002196:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800219a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80021a6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80021aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80021ae:	460b      	mov	r3, r1
 80021b0:	18db      	adds	r3, r3, r3
 80021b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80021b4:	4613      	mov	r3, r2
 80021b6:	eb42 0303 	adc.w	r3, r2, r3
 80021ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80021bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80021c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80021c4:	f7fe f808 	bl	80001d8 <__aeabi_uldivmod>
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	4b61      	ldr	r3, [pc, #388]	@ (8002354 <UART_SetConfig+0x2d4>)
 80021ce:	fba3 2302 	umull	r2, r3, r3, r2
 80021d2:	095b      	lsrs	r3, r3, #5
 80021d4:	011c      	lsls	r4, r3, #4
 80021d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021da:	2200      	movs	r2, #0
 80021dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80021e0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80021e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80021e8:	4642      	mov	r2, r8
 80021ea:	464b      	mov	r3, r9
 80021ec:	1891      	adds	r1, r2, r2
 80021ee:	64b9      	str	r1, [r7, #72]	@ 0x48
 80021f0:	415b      	adcs	r3, r3
 80021f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80021f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80021f8:	4641      	mov	r1, r8
 80021fa:	eb12 0a01 	adds.w	sl, r2, r1
 80021fe:	4649      	mov	r1, r9
 8002200:	eb43 0b01 	adc.w	fp, r3, r1
 8002204:	f04f 0200 	mov.w	r2, #0
 8002208:	f04f 0300 	mov.w	r3, #0
 800220c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002210:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002214:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002218:	4692      	mov	sl, r2
 800221a:	469b      	mov	fp, r3
 800221c:	4643      	mov	r3, r8
 800221e:	eb1a 0303 	adds.w	r3, sl, r3
 8002222:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002226:	464b      	mov	r3, r9
 8002228:	eb4b 0303 	adc.w	r3, fp, r3
 800222c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800223c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002240:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002244:	460b      	mov	r3, r1
 8002246:	18db      	adds	r3, r3, r3
 8002248:	643b      	str	r3, [r7, #64]	@ 0x40
 800224a:	4613      	mov	r3, r2
 800224c:	eb42 0303 	adc.w	r3, r2, r3
 8002250:	647b      	str	r3, [r7, #68]	@ 0x44
 8002252:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002256:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800225a:	f7fd ffbd 	bl	80001d8 <__aeabi_uldivmod>
 800225e:	4602      	mov	r2, r0
 8002260:	460b      	mov	r3, r1
 8002262:	4611      	mov	r1, r2
 8002264:	4b3b      	ldr	r3, [pc, #236]	@ (8002354 <UART_SetConfig+0x2d4>)
 8002266:	fba3 2301 	umull	r2, r3, r3, r1
 800226a:	095b      	lsrs	r3, r3, #5
 800226c:	2264      	movs	r2, #100	@ 0x64
 800226e:	fb02 f303 	mul.w	r3, r2, r3
 8002272:	1acb      	subs	r3, r1, r3
 8002274:	00db      	lsls	r3, r3, #3
 8002276:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800227a:	4b36      	ldr	r3, [pc, #216]	@ (8002354 <UART_SetConfig+0x2d4>)
 800227c:	fba3 2302 	umull	r2, r3, r3, r2
 8002280:	095b      	lsrs	r3, r3, #5
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002288:	441c      	add	r4, r3
 800228a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800228e:	2200      	movs	r2, #0
 8002290:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002294:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002298:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800229c:	4642      	mov	r2, r8
 800229e:	464b      	mov	r3, r9
 80022a0:	1891      	adds	r1, r2, r2
 80022a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80022a4:	415b      	adcs	r3, r3
 80022a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80022ac:	4641      	mov	r1, r8
 80022ae:	1851      	adds	r1, r2, r1
 80022b0:	6339      	str	r1, [r7, #48]	@ 0x30
 80022b2:	4649      	mov	r1, r9
 80022b4:	414b      	adcs	r3, r1
 80022b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	f04f 0300 	mov.w	r3, #0
 80022c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80022c4:	4659      	mov	r1, fp
 80022c6:	00cb      	lsls	r3, r1, #3
 80022c8:	4651      	mov	r1, sl
 80022ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022ce:	4651      	mov	r1, sl
 80022d0:	00ca      	lsls	r2, r1, #3
 80022d2:	4610      	mov	r0, r2
 80022d4:	4619      	mov	r1, r3
 80022d6:	4603      	mov	r3, r0
 80022d8:	4642      	mov	r2, r8
 80022da:	189b      	adds	r3, r3, r2
 80022dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80022e0:	464b      	mov	r3, r9
 80022e2:	460a      	mov	r2, r1
 80022e4:	eb42 0303 	adc.w	r3, r2, r3
 80022e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80022ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80022f8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80022fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002300:	460b      	mov	r3, r1
 8002302:	18db      	adds	r3, r3, r3
 8002304:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002306:	4613      	mov	r3, r2
 8002308:	eb42 0303 	adc.w	r3, r2, r3
 800230c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800230e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002312:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002316:	f7fd ff5f 	bl	80001d8 <__aeabi_uldivmod>
 800231a:	4602      	mov	r2, r0
 800231c:	460b      	mov	r3, r1
 800231e:	4b0d      	ldr	r3, [pc, #52]	@ (8002354 <UART_SetConfig+0x2d4>)
 8002320:	fba3 1302 	umull	r1, r3, r3, r2
 8002324:	095b      	lsrs	r3, r3, #5
 8002326:	2164      	movs	r1, #100	@ 0x64
 8002328:	fb01 f303 	mul.w	r3, r1, r3
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	3332      	adds	r3, #50	@ 0x32
 8002332:	4a08      	ldr	r2, [pc, #32]	@ (8002354 <UART_SetConfig+0x2d4>)
 8002334:	fba2 2303 	umull	r2, r3, r2, r3
 8002338:	095b      	lsrs	r3, r3, #5
 800233a:	f003 0207 	and.w	r2, r3, #7
 800233e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4422      	add	r2, r4
 8002346:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002348:	e106      	b.n	8002558 <UART_SetConfig+0x4d8>
 800234a:	bf00      	nop
 800234c:	40011000 	.word	0x40011000
 8002350:	40011400 	.word	0x40011400
 8002354:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002358:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800235c:	2200      	movs	r2, #0
 800235e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002362:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002366:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800236a:	4642      	mov	r2, r8
 800236c:	464b      	mov	r3, r9
 800236e:	1891      	adds	r1, r2, r2
 8002370:	6239      	str	r1, [r7, #32]
 8002372:	415b      	adcs	r3, r3
 8002374:	627b      	str	r3, [r7, #36]	@ 0x24
 8002376:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800237a:	4641      	mov	r1, r8
 800237c:	1854      	adds	r4, r2, r1
 800237e:	4649      	mov	r1, r9
 8002380:	eb43 0501 	adc.w	r5, r3, r1
 8002384:	f04f 0200 	mov.w	r2, #0
 8002388:	f04f 0300 	mov.w	r3, #0
 800238c:	00eb      	lsls	r3, r5, #3
 800238e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002392:	00e2      	lsls	r2, r4, #3
 8002394:	4614      	mov	r4, r2
 8002396:	461d      	mov	r5, r3
 8002398:	4643      	mov	r3, r8
 800239a:	18e3      	adds	r3, r4, r3
 800239c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80023a0:	464b      	mov	r3, r9
 80023a2:	eb45 0303 	adc.w	r3, r5, r3
 80023a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80023aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80023b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80023ba:	f04f 0200 	mov.w	r2, #0
 80023be:	f04f 0300 	mov.w	r3, #0
 80023c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80023c6:	4629      	mov	r1, r5
 80023c8:	008b      	lsls	r3, r1, #2
 80023ca:	4621      	mov	r1, r4
 80023cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023d0:	4621      	mov	r1, r4
 80023d2:	008a      	lsls	r2, r1, #2
 80023d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80023d8:	f7fd fefe 	bl	80001d8 <__aeabi_uldivmod>
 80023dc:	4602      	mov	r2, r0
 80023de:	460b      	mov	r3, r1
 80023e0:	4b60      	ldr	r3, [pc, #384]	@ (8002564 <UART_SetConfig+0x4e4>)
 80023e2:	fba3 2302 	umull	r2, r3, r3, r2
 80023e6:	095b      	lsrs	r3, r3, #5
 80023e8:	011c      	lsls	r4, r3, #4
 80023ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80023ee:	2200      	movs	r2, #0
 80023f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80023f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80023f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80023fc:	4642      	mov	r2, r8
 80023fe:	464b      	mov	r3, r9
 8002400:	1891      	adds	r1, r2, r2
 8002402:	61b9      	str	r1, [r7, #24]
 8002404:	415b      	adcs	r3, r3
 8002406:	61fb      	str	r3, [r7, #28]
 8002408:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800240c:	4641      	mov	r1, r8
 800240e:	1851      	adds	r1, r2, r1
 8002410:	6139      	str	r1, [r7, #16]
 8002412:	4649      	mov	r1, r9
 8002414:	414b      	adcs	r3, r1
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	f04f 0300 	mov.w	r3, #0
 8002420:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002424:	4659      	mov	r1, fp
 8002426:	00cb      	lsls	r3, r1, #3
 8002428:	4651      	mov	r1, sl
 800242a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800242e:	4651      	mov	r1, sl
 8002430:	00ca      	lsls	r2, r1, #3
 8002432:	4610      	mov	r0, r2
 8002434:	4619      	mov	r1, r3
 8002436:	4603      	mov	r3, r0
 8002438:	4642      	mov	r2, r8
 800243a:	189b      	adds	r3, r3, r2
 800243c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002440:	464b      	mov	r3, r9
 8002442:	460a      	mov	r2, r1
 8002444:	eb42 0303 	adc.w	r3, r2, r3
 8002448:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800244c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002456:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002458:	f04f 0200 	mov.w	r2, #0
 800245c:	f04f 0300 	mov.w	r3, #0
 8002460:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002464:	4649      	mov	r1, r9
 8002466:	008b      	lsls	r3, r1, #2
 8002468:	4641      	mov	r1, r8
 800246a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800246e:	4641      	mov	r1, r8
 8002470:	008a      	lsls	r2, r1, #2
 8002472:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002476:	f7fd feaf 	bl	80001d8 <__aeabi_uldivmod>
 800247a:	4602      	mov	r2, r0
 800247c:	460b      	mov	r3, r1
 800247e:	4611      	mov	r1, r2
 8002480:	4b38      	ldr	r3, [pc, #224]	@ (8002564 <UART_SetConfig+0x4e4>)
 8002482:	fba3 2301 	umull	r2, r3, r3, r1
 8002486:	095b      	lsrs	r3, r3, #5
 8002488:	2264      	movs	r2, #100	@ 0x64
 800248a:	fb02 f303 	mul.w	r3, r2, r3
 800248e:	1acb      	subs	r3, r1, r3
 8002490:	011b      	lsls	r3, r3, #4
 8002492:	3332      	adds	r3, #50	@ 0x32
 8002494:	4a33      	ldr	r2, [pc, #204]	@ (8002564 <UART_SetConfig+0x4e4>)
 8002496:	fba2 2303 	umull	r2, r3, r2, r3
 800249a:	095b      	lsrs	r3, r3, #5
 800249c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024a0:	441c      	add	r4, r3
 80024a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80024a6:	2200      	movs	r2, #0
 80024a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80024aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80024ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80024b0:	4642      	mov	r2, r8
 80024b2:	464b      	mov	r3, r9
 80024b4:	1891      	adds	r1, r2, r2
 80024b6:	60b9      	str	r1, [r7, #8]
 80024b8:	415b      	adcs	r3, r3
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024c0:	4641      	mov	r1, r8
 80024c2:	1851      	adds	r1, r2, r1
 80024c4:	6039      	str	r1, [r7, #0]
 80024c6:	4649      	mov	r1, r9
 80024c8:	414b      	adcs	r3, r1
 80024ca:	607b      	str	r3, [r7, #4]
 80024cc:	f04f 0200 	mov.w	r2, #0
 80024d0:	f04f 0300 	mov.w	r3, #0
 80024d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80024d8:	4659      	mov	r1, fp
 80024da:	00cb      	lsls	r3, r1, #3
 80024dc:	4651      	mov	r1, sl
 80024de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024e2:	4651      	mov	r1, sl
 80024e4:	00ca      	lsls	r2, r1, #3
 80024e6:	4610      	mov	r0, r2
 80024e8:	4619      	mov	r1, r3
 80024ea:	4603      	mov	r3, r0
 80024ec:	4642      	mov	r2, r8
 80024ee:	189b      	adds	r3, r3, r2
 80024f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80024f2:	464b      	mov	r3, r9
 80024f4:	460a      	mov	r2, r1
 80024f6:	eb42 0303 	adc.w	r3, r2, r3
 80024fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80024fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	663b      	str	r3, [r7, #96]	@ 0x60
 8002506:	667a      	str	r2, [r7, #100]	@ 0x64
 8002508:	f04f 0200 	mov.w	r2, #0
 800250c:	f04f 0300 	mov.w	r3, #0
 8002510:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002514:	4649      	mov	r1, r9
 8002516:	008b      	lsls	r3, r1, #2
 8002518:	4641      	mov	r1, r8
 800251a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800251e:	4641      	mov	r1, r8
 8002520:	008a      	lsls	r2, r1, #2
 8002522:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002526:	f7fd fe57 	bl	80001d8 <__aeabi_uldivmod>
 800252a:	4602      	mov	r2, r0
 800252c:	460b      	mov	r3, r1
 800252e:	4b0d      	ldr	r3, [pc, #52]	@ (8002564 <UART_SetConfig+0x4e4>)
 8002530:	fba3 1302 	umull	r1, r3, r3, r2
 8002534:	095b      	lsrs	r3, r3, #5
 8002536:	2164      	movs	r1, #100	@ 0x64
 8002538:	fb01 f303 	mul.w	r3, r1, r3
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	011b      	lsls	r3, r3, #4
 8002540:	3332      	adds	r3, #50	@ 0x32
 8002542:	4a08      	ldr	r2, [pc, #32]	@ (8002564 <UART_SetConfig+0x4e4>)
 8002544:	fba2 2303 	umull	r2, r3, r2, r3
 8002548:	095b      	lsrs	r3, r3, #5
 800254a:	f003 020f 	and.w	r2, r3, #15
 800254e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4422      	add	r2, r4
 8002556:	609a      	str	r2, [r3, #8]
}
 8002558:	bf00      	nop
 800255a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800255e:	46bd      	mov	sp, r7
 8002560:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002564:	51eb851f 	.word	0x51eb851f

08002568 <__libc_init_array>:
 8002568:	b570      	push	{r4, r5, r6, lr}
 800256a:	4d0d      	ldr	r5, [pc, #52]	@ (80025a0 <__libc_init_array+0x38>)
 800256c:	4c0d      	ldr	r4, [pc, #52]	@ (80025a4 <__libc_init_array+0x3c>)
 800256e:	1b64      	subs	r4, r4, r5
 8002570:	10a4      	asrs	r4, r4, #2
 8002572:	2600      	movs	r6, #0
 8002574:	42a6      	cmp	r6, r4
 8002576:	d109      	bne.n	800258c <__libc_init_array+0x24>
 8002578:	4d0b      	ldr	r5, [pc, #44]	@ (80025a8 <__libc_init_array+0x40>)
 800257a:	4c0c      	ldr	r4, [pc, #48]	@ (80025ac <__libc_init_array+0x44>)
 800257c:	f000 f818 	bl	80025b0 <_init>
 8002580:	1b64      	subs	r4, r4, r5
 8002582:	10a4      	asrs	r4, r4, #2
 8002584:	2600      	movs	r6, #0
 8002586:	42a6      	cmp	r6, r4
 8002588:	d105      	bne.n	8002596 <__libc_init_array+0x2e>
 800258a:	bd70      	pop	{r4, r5, r6, pc}
 800258c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002590:	4798      	blx	r3
 8002592:	3601      	adds	r6, #1
 8002594:	e7ee      	b.n	8002574 <__libc_init_array+0xc>
 8002596:	f855 3b04 	ldr.w	r3, [r5], #4
 800259a:	4798      	blx	r3
 800259c:	3601      	adds	r6, #1
 800259e:	e7f2      	b.n	8002586 <__libc_init_array+0x1e>
 80025a0:	080025d8 	.word	0x080025d8
 80025a4:	080025d8 	.word	0x080025d8
 80025a8:	080025d8 	.word	0x080025d8
 80025ac:	080025dc 	.word	0x080025dc

080025b0 <_init>:
 80025b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025b2:	bf00      	nop
 80025b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025b6:	bc08      	pop	{r3}
 80025b8:	469e      	mov	lr, r3
 80025ba:	4770      	bx	lr

080025bc <_fini>:
 80025bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025be:	bf00      	nop
 80025c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025c2:	bc08      	pop	{r3}
 80025c4:	469e      	mov	lr, r3
 80025c6:	4770      	bx	lr
