0.7
2020.2
May  7 2023
15:24:31
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/ip/fpga_test_step_dadd_64ns_64ns_64_1_full_dsp_1_ip.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/ip/fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1_ip.v,,fpga_test_step_dadd_64ns_64ns_64_1_full_dsp_1_ip,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/ip/fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1_ip.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/ip/fpga_test_step_fpext_32ns_64_1_no_dsp_1_ip.v,,fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1_ip,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/ip/fpga_test_step_fpext_32ns_64_1_no_dsp_1_ip.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/ip/fpga_test_step_fptrunc_64ns_32_1_no_dsp_1_ip.v,,fpga_test_step_fpext_32ns_64_1_no_dsp_1_ip,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/ip/fpga_test_step_fptrunc_64ns_32_1_no_dsp_1_ip.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/ip/fpga_test_step_uitodp_32ns_64_1_no_dsp_1_ip.v,,fpga_test_step_fptrunc_64ns_32_1_no_dsp_1_ip,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/ip/fpga_test_step_uitodp_32ns_64_1_no_dsp_1_ip.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_test_step_0/sim/fpga_test_step_0.v,,fpga_test_step_uitodp_32ns_64_1_no_dsp_1_ip,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/ip/fpga_test_step_dadd_64ns_64ns_64_1_full_dsp_1_ip.v,,fpga_test_step,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_dadd_64ns_64ns_64_1_full_dsp_1.v,1693088229,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1.v,,fpga_test_step_dadd_64ns_64ns_64_1_full_dsp_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_fpext_32ns_64_1_no_dsp_1.v,,fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_fpext_32ns_64_1_no_dsp_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_fptrunc_64ns_32_1_no_dsp_1.v,,fpga_test_step_fpext_32ns_64_1_no_dsp_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_fptrunc_64ns_32_1_no_dsp_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mul_15ns_15ns_30_1_1.v,,fpga_test_step_fptrunc_64ns_32_1_no_dsp_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mul_15ns_15ns_30_1_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mul_15ns_15s_30_1_1.v,,fpga_test_step_mul_15ns_15ns_30_1_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mul_15ns_15s_30_1_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mul_23s_22ns_45_1_1.v,,fpga_test_step_mul_15ns_15s_30_1_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mul_23s_22ns_45_1_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mul_30s_29ns_58_1_1.v,,fpga_test_step_mul_23s_22ns_45_1_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mul_30s_29ns_58_1_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mul_80s_24ns_80_1_1.v,,fpga_test_step_mul_30s_29ns_58_1_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mul_80s_24ns_80_1_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mux_8_3_1_1_1.v,,fpga_test_step_mul_80s_24ns_80_1_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mux_16_4_1_1_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s.v,,fpga_test_step_mux_16_4_1_1_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mux_8_3_1_1_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_mux_16_4_1_1_1.v,,fpga_test_step_mux_8_3_1_1_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.v,,fpga_test_step_sin_or_cos_float_s,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R.v,,fpga_test_step_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R.v,,fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R.v,,fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_uitodp_32ns_64_1_no_dsp_1.v,,fpga_test_step_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step_uitodp_32ns_64_1_no_dsp_1.v,1693088230,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.ip_user_files/ipstatic/hdl/verilog/fpga_test_step.v,,fpga_test_step_uitodp_32ns_64_1_no_dsp_1,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.srcs/sources_1/new/top.v,1693131283,verilog,,,,top,,,,,,,,
C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_test_step_0/sim/fpga_test_step_0.v,1693088227,verilog,,C:/Users/nikgal/Vivado/fpga_in_the_loop/fpga_in_the_loop.srcs/sources_1/new/top.v,,fpga_test_step_0,,,,,,,,
