<stg><name>conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %c1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %wrow_63_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_63_reload

]]></Node>
<StgValue><ssdm name="wrow_63_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %wrow_62_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_62_reload

]]></Node>
<StgValue><ssdm name="wrow_62_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %wrow_61_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_61_reload

]]></Node>
<StgValue><ssdm name="wrow_61_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %wrow_60_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_60_reload

]]></Node>
<StgValue><ssdm name="wrow_60_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %wrow_59_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_59_reload

]]></Node>
<StgValue><ssdm name="wrow_59_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %wrow_58_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_58_reload

]]></Node>
<StgValue><ssdm name="wrow_58_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %wrow_57_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_57_reload

]]></Node>
<StgValue><ssdm name="wrow_57_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %wrow_56_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_56_reload

]]></Node>
<StgValue><ssdm name="wrow_56_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %wrow_55_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_55_reload

]]></Node>
<StgValue><ssdm name="wrow_55_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %wrow_54_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_54_reload

]]></Node>
<StgValue><ssdm name="wrow_54_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %wrow_53_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_53_reload

]]></Node>
<StgValue><ssdm name="wrow_53_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %wrow_52_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_52_reload

]]></Node>
<StgValue><ssdm name="wrow_52_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %wrow_51_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_51_reload

]]></Node>
<StgValue><ssdm name="wrow_51_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %wrow_50_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_50_reload

]]></Node>
<StgValue><ssdm name="wrow_50_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %wrow_49_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_49_reload

]]></Node>
<StgValue><ssdm name="wrow_49_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %wrow_48_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_48_reload

]]></Node>
<StgValue><ssdm name="wrow_48_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %wrow_47_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_47_reload

]]></Node>
<StgValue><ssdm name="wrow_47_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %wrow_46_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_46_reload

]]></Node>
<StgValue><ssdm name="wrow_46_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %wrow_45_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_45_reload

]]></Node>
<StgValue><ssdm name="wrow_45_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %wrow_44_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_44_reload

]]></Node>
<StgValue><ssdm name="wrow_44_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %wrow_43_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_43_reload

]]></Node>
<StgValue><ssdm name="wrow_43_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %wrow_42_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_42_reload

]]></Node>
<StgValue><ssdm name="wrow_42_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %wrow_41_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_41_reload

]]></Node>
<StgValue><ssdm name="wrow_41_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %wrow_40_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_40_reload

]]></Node>
<StgValue><ssdm name="wrow_40_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %wrow_39_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_39_reload

]]></Node>
<StgValue><ssdm name="wrow_39_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %wrow_38_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_38_reload

]]></Node>
<StgValue><ssdm name="wrow_38_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %wrow_37_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_37_reload

]]></Node>
<StgValue><ssdm name="wrow_37_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %wrow_36_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_36_reload

]]></Node>
<StgValue><ssdm name="wrow_36_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %wrow_35_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_35_reload

]]></Node>
<StgValue><ssdm name="wrow_35_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %wrow_34_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_34_reload

]]></Node>
<StgValue><ssdm name="wrow_34_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %wrow_33_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_33_reload

]]></Node>
<StgValue><ssdm name="wrow_33_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %wrow_32_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_32_reload

]]></Node>
<StgValue><ssdm name="wrow_32_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %wrow_31_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_31_reload

]]></Node>
<StgValue><ssdm name="wrow_31_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %wrow_30_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_30_reload

]]></Node>
<StgValue><ssdm name="wrow_30_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %wrow_29_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_29_reload

]]></Node>
<StgValue><ssdm name="wrow_29_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %wrow_28_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_28_reload

]]></Node>
<StgValue><ssdm name="wrow_28_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %wrow_27_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_27_reload

]]></Node>
<StgValue><ssdm name="wrow_27_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %wrow_26_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_26_reload

]]></Node>
<StgValue><ssdm name="wrow_26_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %wrow_25_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_25_reload

]]></Node>
<StgValue><ssdm name="wrow_25_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %wrow_24_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_24_reload

]]></Node>
<StgValue><ssdm name="wrow_24_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %wrow_23_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_23_reload

]]></Node>
<StgValue><ssdm name="wrow_23_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %wrow_22_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_22_reload

]]></Node>
<StgValue><ssdm name="wrow_22_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %wrow_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_21_reload

]]></Node>
<StgValue><ssdm name="wrow_21_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %wrow_20_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_20_reload

]]></Node>
<StgValue><ssdm name="wrow_20_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %wrow_19_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_19_reload

]]></Node>
<StgValue><ssdm name="wrow_19_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %wrow_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_18_reload

]]></Node>
<StgValue><ssdm name="wrow_18_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %wrow_17_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_17_reload

]]></Node>
<StgValue><ssdm name="wrow_17_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %wrow_16_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_16_reload

]]></Node>
<StgValue><ssdm name="wrow_16_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %wrow_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_15_reload

]]></Node>
<StgValue><ssdm name="wrow_15_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %wrow_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_14_reload

]]></Node>
<StgValue><ssdm name="wrow_14_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %wrow_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_13_reload

]]></Node>
<StgValue><ssdm name="wrow_13_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %wrow_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_12_reload

]]></Node>
<StgValue><ssdm name="wrow_12_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %wrow_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_11_reload

]]></Node>
<StgValue><ssdm name="wrow_11_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %wrow_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_10_reload

]]></Node>
<StgValue><ssdm name="wrow_10_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %wrow_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_9_reload

]]></Node>
<StgValue><ssdm name="wrow_9_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %wrow_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_8_reload

]]></Node>
<StgValue><ssdm name="wrow_8_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %wrow_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_7_reload

]]></Node>
<StgValue><ssdm name="wrow_7_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %wrow_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_6_reload

]]></Node>
<StgValue><ssdm name="wrow_6_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %wrow_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_5_reload

]]></Node>
<StgValue><ssdm name="wrow_5_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %wrow_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_4_reload

]]></Node>
<StgValue><ssdm name="wrow_4_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %wrow_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_3_reload

]]></Node>
<StgValue><ssdm name="wrow_3_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %wrow_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_2_reload

]]></Node>
<StgValue><ssdm name="wrow_2_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %wrow_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_1_reload

]]></Node>
<StgValue><ssdm name="wrow_1_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:65 %wrow_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_reload

]]></Node>
<StgValue><ssdm name="wrow_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:66 %acc_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc

]]></Node>
<StgValue><ssdm name="acc_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:67 %p_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:68 %store_ln0 = store i7 0, i7 %c1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:69 %store_ln0 = store i32 %acc_read, i32 %acc_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:70 %br_ln0 = br void %for.inc18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc18:0 %c1_1 = load i7 %c1

]]></Node>
<StgValue><ssdm name="c1_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc18:1 %icmp_ln108 = icmp_eq  i7 %c1_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc18:2 %add_ln108 = add i7 %c1_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc18:3 %br_ln108 = br i1 %icmp_ln108, void %for.inc18.split, void %for.end20_ifconv.exitStub

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="7">
<![CDATA[
for.inc18.split:1 %zext_ln108 = zext i7 %c1_1

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="7">
<![CDATA[
for.inc18.split:5 %trunc_ln107 = trunc i7 %c1_1

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="6">
<![CDATA[
for.inc18.split:6 %a_assign = mux i32 @_ssdm_op_Mux.ap_auto.64f32.i6, i32 %wrow_reload_read, i32 %wrow_1_reload_read, i32 %wrow_2_reload_read, i32 %wrow_3_reload_read, i32 %wrow_4_reload_read, i32 %wrow_5_reload_read, i32 %wrow_6_reload_read, i32 %wrow_7_reload_read, i32 %wrow_8_reload_read, i32 %wrow_9_reload_read, i32 %wrow_10_reload_read, i32 %wrow_11_reload_read, i32 %wrow_12_reload_read, i32 %wrow_13_reload_read, i32 %wrow_14_reload_read, i32 %wrow_15_reload_read, i32 %wrow_16_reload_read, i32 %wrow_17_reload_read, i32 %wrow_18_reload_read, i32 %wrow_19_reload_read, i32 %wrow_20_reload_read, i32 %wrow_21_reload_read, i32 %wrow_22_reload_read, i32 %wrow_23_reload_read, i32 %wrow_24_reload_read, i32 %wrow_25_reload_read, i32 %wrow_26_reload_read, i32 %wrow_27_reload_read, i32 %wrow_28_reload_read, i32 %wrow_29_reload_read, i32 %wrow_30_reload_read, i32 %wrow_31_reload_read, i32 %wrow_32_reload_read, i32 %wrow_33_reload_read, i32 %wrow_34_reload_read, i32 %wrow_35_reload_read, i32 %wrow_36_reload_read, i32 %wrow_37_reload_read, i32 %wrow_38_reload_read, i32 %wrow_39_reload_read, i32 %wrow_40_reload_read, i32 %wrow_41_reload_read, i32 %wrow_42_reload_read, i32 %wrow_43_reload_read, i32 %wrow_44_reload_read, i32 %wrow_45_reload_read, i32 %wrow_46_reload_read, i32 %wrow_47_reload_read, i32 %wrow_48_reload_read, i32 %wrow_49_reload_read, i32 %wrow_50_reload_read, i32 %wrow_51_reload_read, i32 %wrow_52_reload_read, i32 %wrow_53_reload_read, i32 %wrow_54_reload_read, i32 %wrow_55_reload_read, i32 %wrow_56_reload_read, i32 %wrow_57_reload_read, i32 %wrow_58_reload_read, i32 %wrow_59_reload_read, i32 %wrow_60_reload_read, i32 %wrow_61_reload_read, i32 %wrow_62_reload_read, i32 %wrow_63_reload_read, i6 %trunc_ln107

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc18.split:7 %c1_vec_addr = getelementptr i32 %c1_vec, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="c1_vec_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
for.inc18.split:8 %c1_vec_load = load i6 %c1_vec_addr

]]></Node>
<StgValue><ssdm name="c1_vec_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.split:13 %store_ln108 = store i7 %add_ln108, i7 %c1

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
for.inc18.split:8 %c1_vec_load = load i6 %c1_vec_addr

]]></Node>
<StgValue><ssdm name="c1_vec_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="94" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc18.split:9 %p = fmul i32 %a_assign, i32 %c1_vec_load

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end20_ifconv.exitStub:0 %acc_1_load_1 = load i32 %acc_1

]]></Node>
<StgValue><ssdm name="acc_1_load_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end20_ifconv.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc_1_out, i32 %acc_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0">
<![CDATA[
for.end20_ifconv.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="95" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc18.split:9 %p = fmul i32 %a_assign, i32 %c1_vec_load

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="96" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc18.split:9 %p = fmul i32 %a_assign, i32 %c1_vec_load

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc18.split:10 %store_ln31 = store i32 %p, i32 %p_3

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc18.split:0 %acc_1_load = load i32 %acc_1

]]></Node>
<StgValue><ssdm name="acc_1_load"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc18.split:11 %p_3_load = load i32 %p_3

]]></Node>
<StgValue><ssdm name="p_3_load"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc18.split:12 %acc_2 = fadd i32 %acc_1_load, i32 %p_3_load

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="101" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc18.split:12 %acc_2 = fadd i32 %acc_1_load, i32 %p_3_load

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="102" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc18.split:12 %acc_2 = fadd i32 %acc_1_load, i32 %p_3_load

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc18.split:2 %specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln109"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc18.split:3 %speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln107"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc18.split:4 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc18.split:12 %acc_2 = fadd i32 %acc_1_load, i32 %p_3_load

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.split:14 %store_ln108 = store i32 %acc_2, i32 %acc_1

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
for.inc18.split:15 %br_ln108 = br void %for.inc18

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
