
---------- Begin Simulation Statistics ----------
final_tick                               155796462000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 432825                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660464                       # Number of bytes of host memory used
host_op_rate                                   433675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   231.04                       # Real time elapsed on the host
host_tick_rate                              674325981                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.155796                       # Number of seconds simulated
sim_ticks                                155796462000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.557965                       # CPI: cycles per instruction
system.cpu.discardedOps                        191060                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        23592477                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.641863                       # IPC: instructions per cycle
system.cpu.numCycles                        155796462                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132203985                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75317                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        159060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          134                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       526892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          281                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1054549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            282                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486520                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735595                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81011                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104642                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102527                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899508                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65408                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51495900                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51495900                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51496589                       # number of overall hits
system.cpu.dcache.overall_hits::total        51496589                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       542464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         542464                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       550196                       # number of overall misses
system.cpu.dcache.overall_misses::total        550196                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24918150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24918150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24918150000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24918150000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52038364                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52038364                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52046785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52046785                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010424                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010424                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010571                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45935.121962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45935.121962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45289.587711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45289.587711                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       490117                       # number of writebacks
system.cpu.dcache.writebacks::total            490117                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17077                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17077                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       525387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       525387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       527366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       527366                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22042200000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22042200000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22268943000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22268943000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010096                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010096                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010133                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41954.216606                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41954.216606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42226.732478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42226.732478                       # average overall mshr miss latency
system.cpu.dcache.replacements                 526854                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40819426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40819426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       269870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        269870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9572340000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9572340000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41089296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41089296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35470.189350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35470.189350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2312                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2312                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       267558                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       267558                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8890247000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8890247000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33227.363787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33227.363787                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10676474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10676474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       272594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       272594                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15345810000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15345810000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56295.479724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56295.479724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14765                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14765                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       257829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       257829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13151953000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13151953000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51010.371215                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51010.371215                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          689                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           689                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7732                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7732                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918181                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918181                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    226743000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    226743000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 114574.532592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 114574.532592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.738092                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024031                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            527366                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.648815                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.738092                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104621088                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104621088                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689118                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477233                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026920                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7519735                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7519735                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7519735                       # number of overall hits
system.cpu.icache.overall_hits::total         7519735                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          292                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          292                       # number of overall misses
system.cpu.icache.overall_misses::total           292                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34259000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34259000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34259000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34259000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7520027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7520027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7520027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7520027                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 117325.342466                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 117325.342466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 117325.342466                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 117325.342466                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu.icache.writebacks::total                37                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33675000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33675000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 115325.342466                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 115325.342466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 115325.342466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 115325.342466                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7519735                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7519735                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          292                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           292                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7520027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7520027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 117325.342466                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 117325.342466                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33675000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33675000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 115325.342466                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 115325.342466                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           226.007812                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7520027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               292                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25753.517123                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   226.007812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.441422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.441422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15040346                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15040346                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 155796462000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               443876                       # number of demand (read+write) hits
system.l2.demand_hits::total                   443897                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data              443876                       # number of overall hits
system.l2.overall_hits::total                  443897                       # number of overall hits
system.l2.demand_misses::.cpu.inst                271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83490                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83761                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               271                       # number of overall misses
system.l2.overall_misses::.cpu.data             83490                       # number of overall misses
system.l2.overall_misses::total                 83761                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32293000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11121232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11153525000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32293000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11121232000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11153525000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              292                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           527366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527658                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             292                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          527366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527658                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.928082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.158315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158741                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.928082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.158315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158741                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119162.361624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 133204.359804                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 133158.928380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119162.361624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 133204.359804                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 133158.928380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53003                       # number of writebacks
system.l2.writebacks::total                     53003                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83755                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83755                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26716000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9451124000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9477840000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26716000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9451124000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9477840000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.921233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.158308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158730                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.921233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.158308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158730                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99315.985130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 113206.094435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113161.482897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99315.985130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 113206.094435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113161.482897                       # average overall mshr miss latency
system.l2.replacements                          75586                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       490117                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           490117                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       490117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       490117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           36                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               36                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           36                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           36                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            198800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                198800                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           59029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59029                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8178439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8178439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        257829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            257829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.228946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.228946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 138549.509563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138549.509563                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        59029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6997859000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6997859000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.228946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.228946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 118549.509563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118549.509563                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32293000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32293000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.928082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.928082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119162.361624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119162.361624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26716000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26716000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.921233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.921233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99315.985130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99315.985130                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        245076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            245076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2942793000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2942793000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       269537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        269537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.090752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 120305.506725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120305.506725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2453265000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2453265000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.090737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100309.318396                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100309.318396                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8049.988221                       # Cycle average of tags in use
system.l2.tags.total_refs                     1054408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83778                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.585738                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.835399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        24.269243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8020.883579                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982665                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4685                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8519098                       # Number of tag accesses
system.l2.tags.data_accesses                  8519098                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    212012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    333886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.084395922250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12423                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12423                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              492482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199780                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83755                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53003                       # Number of write requests accepted
system.mem_ctrls.readBursts                    335020                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   212012                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     58                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.11                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                335020                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               212012                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   68566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   73501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.963052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.312517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    165.982220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12406     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            7      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12423                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.064880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.978750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.803405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8640     69.55%     69.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      0.69%     70.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1183      9.52%     79.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              102      0.82%     80.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2174     17.50%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               55      0.44%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.12%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.09%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              124      1.00%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.07%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12423                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                21441280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13568768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    137.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  155780878000                       # Total gap between requests
system.mem_ctrls.avgGap                    1139098.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     21368704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     13567808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 442012.604881874693                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 137157825.830473601818                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 87086752.971322283149                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1076                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       333944                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       212012                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     43466000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  18074143500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3687537098750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     40395.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     54123.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17393058.41                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     21372416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      21441280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     13568768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     13568768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          269                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        83486                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          83755                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53003                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53003                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       442013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    137181652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        137623664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       442013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       442013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     87092915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        87092915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     87092915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       442013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    137181652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       224716579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               334962                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              211997                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        20972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        20672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        20365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        20892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        20972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        21096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        20996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        13288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        13372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        13404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        13136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        13368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        13276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        13284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        13224                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11837072000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1674810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        18117609500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35338.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54088.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              296114                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             183994                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.40                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        66851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   523.632795                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   408.492491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   351.193661                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2072      3.10%      3.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3847      5.75%      8.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        31010     46.39%     55.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          695      1.04%     56.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5629      8.42%     64.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          412      0.62%     65.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3544      5.30%     70.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          848      1.27%     71.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18794     28.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        66851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              21437568                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           13567808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              137.599838                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               87.086753                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.76                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       239539860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       127318455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1196785380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     555366240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12298331760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18013699740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  44656410240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   77087451675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   494.795907                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 115861892250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5202340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  34732229750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       237776280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       126381090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1194843300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     551258100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12298331760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18040489170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  44633850720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   77082930420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   494.766886                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 115803483500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5202340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  34790638500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24726                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53003                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22302                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59029                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24726                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       242815                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 242815                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35010048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35010048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83755                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83755                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1007108000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1454630250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            269829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       543120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           257829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          257829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           292                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       269537                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          621                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1581586                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1582207                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        84224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    260475648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              260559872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           75586                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13568768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           603244                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000693                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026377                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 602827     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    416      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             603244                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 155796462000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4975781000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2629998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4746298995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
