// Seed: 2596866472
module module_0;
  bit id_1, id_2, id_3, id_4, id_5, id_6;
  assign id_3 = id_1;
  bit id_7, id_8, id_9 = id_3, id_10, id_11 = 1;
  always begin : LABEL_0
    @(-1) id_7 <= 1'b0;
    id_5 <= id_6;
  end
  wire id_12;
  assign id_3 = -1 && 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  logic [7:0][-1] id_2, id_3 = -1;
  wire id_4;
  wire id_5;
  assign id_1 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_6, id_7;
  wire id_8;
  and primCall (id_1, id_2, id_3, id_4, id_5);
endmodule
