<module name="HSI_DMA_CHANNELS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DMA_CCR_CSDP_i_0" acronym="DMA_CCR_CSDP_i_0" offset="0x0" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_1" acronym="DMA_CCR_CSDP_i_1" offset="0x40" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_2" acronym="DMA_CCR_CSDP_i_2" offset="0x80" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_3" acronym="DMA_CCR_CSDP_i_3" offset="0xC0" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_4" acronym="DMA_CCR_CSDP_i_4" offset="0x100" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_5" acronym="DMA_CCR_CSDP_i_5" offset="0x140" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_6" acronym="DMA_CCR_CSDP_i_6" offset="0x180" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_7" acronym="DMA_CCR_CSDP_i_7" offset="0x1C0" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_8" acronym="DMA_CCR_CSDP_i_8" offset="0x200" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_9" acronym="DMA_CCR_CSDP_i_9" offset="0x240" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_10" acronym="DMA_CCR_CSDP_i_10" offset="0x280" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_11" acronym="DMA_CCR_CSDP_i_11" offset="0x2C0" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_12" acronym="DMA_CCR_CSDP_i_12" offset="0x300" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_13" acronym="DMA_CCR_CSDP_i_13" offset="0x340" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_14" acronym="DMA_CCR_CSDP_i_14" offset="0x380" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CCR_CSDP_i_15" acronym="DMA_CCR_CSDP_i_15" offset="0x3C0" width="32" description="Stores source and destination parameters and channel control bits">
    <bitfield id="DST_ADD_MODE" width="2" begin="31" end="30" resetval="0x0" description="Destination addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="DST_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="DST_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="SRC_ADD_MODE" width="2" begin="29" end="28" resetval="0x0" description="Source addressing mode" range="" rwaccess="RW">
      <bitenum value="0" id="Constant_address" token="SRC_ADD_MODE_0" description="Constant address"/>
      <bitenum value="1" id="Post-increment_address" token="SRC_ADD_MODE_1" description="Post-increment address"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="23" end="23" resetval="0" description="Logical channel enable" range="" rwaccess="RW">
      <bitenum value="0" id="Transfer_stops_and_is_reset." token="ENABLE_0" description="Transfer stops and is reset."/>
      <bitenum value="1" id="1" token="ENABLE_1" description="Transfer is enabled. Automatically cleared by hardware once transfer is finished."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0x0" description="Destination burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="DST_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="DST_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="DST_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="DST_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DST" width="4" begin="12" end="9" resetval="0x0" description="Transfer destination" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_to_memory_port" token="DST_8" description="Transfer to memory port"/>
      <bitenum value="9" id="Transfer_to_peripheral_port" token="DST_9" description="Transfer to peripheral port"/>
    </bitfield>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0x0" description="Source burst enable" range="" rwaccess="RW">
      <bitenum value="0" id="Single_access" token="SRC_BURST_EN_0" description="Single access"/>
      <bitenum value="1" id="Single_access" token="SRC_BURST_EN_1" description="Single access"/>
      <bitenum value="3" id="Burst_8_&#215;_32_bits_(not_implemented)" token="SRC_BURST_EN_3" description="Burst 8 &#215; 32 bits (not implemented)"/>
      <bitenum value="2" id="Burst_4_&#215;_32_bits" token="SRC_BURST_EN_2" description="Burst 4 &#215; 32 bits"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRC" width="4" begin="5" end="2" resetval="0x0" description="Transfer source" range="" rwaccess="RW">
      <bitenum value="8" id="Transfer_from_memory_port" token="SRC_8" description="Transfer from memory port"/>
      <bitenum value="9" id="Transfer_from_peripheral_port" token="SRC_9" description="Transfer from peripheral port"/>
    </bitfield>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines data types Implemented bit field but not used" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSR_CCIR_i_0" acronym="DMA_CSR_CCIR_i_0" offset="0x4" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_1" acronym="DMA_CSR_CCIR_i_1" offset="0x44" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_2" acronym="DMA_CSR_CCIR_i_2" offset="0x84" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_3" acronym="DMA_CSR_CCIR_i_3" offset="0xC4" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_4" acronym="DMA_CSR_CCIR_i_4" offset="0x104" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_5" acronym="DMA_CSR_CCIR_i_5" offset="0x144" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_6" acronym="DMA_CSR_CCIR_i_6" offset="0x184" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_7" acronym="DMA_CSR_CCIR_i_7" offset="0x1C4" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_8" acronym="DMA_CSR_CCIR_i_8" offset="0x204" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_9" acronym="DMA_CSR_CCIR_i_9" offset="0x244" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_10" acronym="DMA_CSR_CCIR_i_10" offset="0x284" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_11" acronym="DMA_CSR_CCIR_i_11" offset="0x2C4" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_12" acronym="DMA_CSR_CCIR_i_12" offset="0x304" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_13" acronym="DMA_CSR_CCIR_i_13" offset="0x344" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_14" acronym="DMA_CSR_CCIR_i_14" offset="0x384" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSR_CCIR_i_15" acronym="DMA_CSR_CCIR_i_15" offset="0x3C4" width="32" description="Interrupt enable and status register Interrupt flag fields will be cleared through read access using the following byte-enable values: 0xC 0xF">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IS" width="1" begin="21" end="21" resetval="0" description="Block transferred" range="" rwaccess="R">
      <bitenum value="1" id="Block_transferred" token="BLOCK_IS_1_r" description="Block transferred"/>
      <bitenum value="0" id="No_event" token="BLOCK_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IS" width="1" begin="18" end="18" resetval="0" description="Half block reached" range="" rwaccess="R">
      <bitenum value="1" id="Half-block_transferred" token="HALF_IS_1_r" description="Half-block transferred"/>
      <bitenum value="0" id="No_event" token="HALF_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IS" width="1" begin="16" end="16" resetval="0" description="Time-out overflow event" range="" rwaccess="R">
      <bitenum value="1" id="Time-out_occurred" token="TOUT_IS_1_r" description="Time-out occurred"/>
      <bitenum value="0" id="No_event" token="TOUT_IS_0_r" description="No event"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="0" description="Interrupt is sent when a full block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="BLOCK_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="BLOCK_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="0" description="Interrupt is sent when a half block is transferred" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="HALF_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="HALF_IE_1" description="Interrupt enable"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TOUT_IE" width="1" begin="0" end="0" resetval="0" description="Interrupt is sent when a time-out overflow occurs" range="" rwaccess="RW">
      <bitenum value="0" id="No_interrupt" token="TOUT_IE_0" description="No interrupt"/>
      <bitenum value="1" id="Interrupt_enable" token="TOUT_IE_1" description="Interrupt enable"/>
    </bitfield>
  </register>
  <register id="DMA_CSSA_i_0" acronym="DMA_CSSA_i_0" offset="0x8" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_1" acronym="DMA_CSSA_i_1" offset="0x48" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_2" acronym="DMA_CSSA_i_2" offset="0x88" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_3" acronym="DMA_CSSA_i_3" offset="0xC8" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_4" acronym="DMA_CSSA_i_4" offset="0x108" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_5" acronym="DMA_CSSA_i_5" offset="0x148" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_6" acronym="DMA_CSSA_i_6" offset="0x188" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_7" acronym="DMA_CSSA_i_7" offset="0x1C8" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_8" acronym="DMA_CSSA_i_8" offset="0x208" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_9" acronym="DMA_CSSA_i_9" offset="0x248" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_10" acronym="DMA_CSSA_i_10" offset="0x288" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_11" acronym="DMA_CSSA_i_11" offset="0x2C8" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_12" acronym="DMA_CSSA_i_12" offset="0x308" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_13" acronym="DMA_CSSA_i_13" offset="0x348" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_14" acronym="DMA_CSSA_i_14" offset="0x388" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CSSA_i_15" acronym="DMA_CSSA_i_15" offset="0x3C8" width="32" description="Stores source start address If the transfer configured from memory port, all bits are taken into account as an address. If the transfer configured from peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_0" acronym="DMA_CDSA_i_0" offset="0xC" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_1" acronym="DMA_CDSA_i_1" offset="0x4C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_2" acronym="DMA_CDSA_i_2" offset="0x8C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_3" acronym="DMA_CDSA_i_3" offset="0xCC" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_4" acronym="DMA_CDSA_i_4" offset="0x10C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_5" acronym="DMA_CDSA_i_5" offset="0x14C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_6" acronym="DMA_CDSA_i_6" offset="0x18C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_7" acronym="DMA_CDSA_i_7" offset="0x1CC" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_8" acronym="DMA_CDSA_i_8" offset="0x20C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_9" acronym="DMA_CDSA_i_9" offset="0x24C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_10" acronym="DMA_CDSA_i_10" offset="0x28C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_11" acronym="DMA_CDSA_i_11" offset="0x2CC" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_12" acronym="DMA_CDSA_i_12" offset="0x30C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_13" acronym="DMA_CDSA_i_13" offset="0x34C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_14" acronym="DMA_CDSA_i_14" offset="0x38C" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDSA_i_15" acronym="DMA_CDSA_i_15" offset="0x3CC" width="32" description="Stores destination start address If the transfer configured to memory port, all bits are taken into account as an address. If the transfer configured to peripheral port, the lower 4 bits will determine the FIFO ID.">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_0" acronym="DMA_CEN_i_0" offset="0x10" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_1" acronym="DMA_CEN_i_1" offset="0x50" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_2" acronym="DMA_CEN_i_2" offset="0x90" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_3" acronym="DMA_CEN_i_3" offset="0xD0" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_4" acronym="DMA_CEN_i_4" offset="0x110" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_5" acronym="DMA_CEN_i_5" offset="0x150" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_6" acronym="DMA_CEN_i_6" offset="0x190" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_7" acronym="DMA_CEN_i_7" offset="0x1D0" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_8" acronym="DMA_CEN_i_8" offset="0x210" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_9" acronym="DMA_CEN_i_9" offset="0x250" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_10" acronym="DMA_CEN_i_10" offset="0x290" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_11" acronym="DMA_CEN_i_11" offset="0x2D0" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_12" acronym="DMA_CEN_i_12" offset="0x310" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_13" acronym="DMA_CEN_i_13" offset="0x350" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_14" acronym="DMA_CEN_i_14" offset="0x390" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CEN_i_15" acronym="DMA_CEN_i_15" offset="0x3D0" width="32" description="Stores the number of 4-byte words in a DMA data block. Maximum is 65,536.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0000" description="Number of elements in a block. Maximum is 65,536." range="" rwaccess="RW"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_0" acronym="DMA_CDAC_CSAC_i_0" offset="0x18" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_1" acronym="DMA_CDAC_CSAC_i_1" offset="0x58" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_2" acronym="DMA_CDAC_CSAC_i_2" offset="0x98" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_3" acronym="DMA_CDAC_CSAC_i_3" offset="0xD8" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_4" acronym="DMA_CDAC_CSAC_i_4" offset="0x118" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_5" acronym="DMA_CDAC_CSAC_i_5" offset="0x158" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_6" acronym="DMA_CDAC_CSAC_i_6" offset="0x198" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_7" acronym="DMA_CDAC_CSAC_i_7" offset="0x1D8" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_8" acronym="DMA_CDAC_CSAC_i_8" offset="0x218" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_9" acronym="DMA_CDAC_CSAC_i_9" offset="0x258" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_10" acronym="DMA_CDAC_CSAC_i_10" offset="0x298" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_11" acronym="DMA_CDAC_CSAC_i_11" offset="0x2D8" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_12" acronym="DMA_CDAC_CSAC_i_12" offset="0x318" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_13" acronym="DMA_CDAC_CSAC_i_13" offset="0x358" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_14" acronym="DMA_CDAC_CSAC_i_14" offset="0x398" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
  <register id="DMA_CDAC_CSAC_i_15" acronym="DMA_CDAC_CSAC_i_15" offset="0x3D8" width="32" description="Monitors the progress of DMA transfer, by storing the 16-bit counter address for source and destination.">
    <bitfield id="ADDRESS_CDAC" width="16" begin="31" end="16" resetval="0x0000" description="Destination address" range="" rwaccess="R"/>
    <bitfield id="ADDRESS_CSAC" width="16" begin="15" end="0" resetval="0x0000" description="Source address" range="" rwaccess="R"/>
  </register>
</module>
