
sida.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b2c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08009cb4  08009cb4  0000acb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e14  08009e14  0000b0fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009e14  08009e14  0000ae14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e1c  08009e1c  0000b0fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e1c  08009e1c  0000ae1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e20  08009e20  0000ae20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  08009e24  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b0fc  2**0
                  CONTENTS
 10 .bss          00001d58  200000fc  200000fc  0000b0fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001e54  20001e54  0000b0fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b0fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000153ec  00000000  00000000  0000b12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038a9  00000000  00000000  00020518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001268  00000000  00000000  00023dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e0b  00000000  00000000  00025030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000286a2  00000000  00000000  00025e3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b267  00000000  00000000  0004e4dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00116ae9  00000000  00000000  00069744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018022d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ccc  00000000  00000000  00180270  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00184f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000fc 	.word	0x200000fc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009c9c 	.word	0x08009c9c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000100 	.word	0x20000100
 80001c4:	08009c9c 	.word	0x08009c9c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b085      	sub	sp, #20
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	6039      	str	r1, [r7, #0]
 80004fe:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	881b      	ldrh	r3, [r3, #0]
 8000504:	b2da      	uxtb	r2, r3
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	4053      	eors	r3, r2
 800050a:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 800050c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000510:	011b      	lsls	r3, r3, #4
 8000512:	b25a      	sxtb	r2, r3
 8000514:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000518:	4053      	eors	r3, r2
 800051a:	b25b      	sxtb	r3, r3
 800051c:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	881b      	ldrh	r3, [r3, #0]
 8000522:	0a1b      	lsrs	r3, r3, #8
 8000524:	b29b      	uxth	r3, r3
 8000526:	b21a      	sxth	r2, r3
 8000528:	7bfb      	ldrb	r3, [r7, #15]
 800052a:	b21b      	sxth	r3, r3
 800052c:	021b      	lsls	r3, r3, #8
 800052e:	b21b      	sxth	r3, r3
 8000530:	4053      	eors	r3, r2
 8000532:	b21a      	sxth	r2, r3
 8000534:	7bfb      	ldrb	r3, [r7, #15]
 8000536:	b21b      	sxth	r3, r3
 8000538:	00db      	lsls	r3, r3, #3
 800053a:	b21b      	sxth	r3, r3
 800053c:	4053      	eors	r3, r2
 800053e:	b21a      	sxth	r2, r3
 8000540:	7bfb      	ldrb	r3, [r7, #15]
 8000542:	091b      	lsrs	r3, r3, #4
 8000544:	b2db      	uxtb	r3, r3
 8000546:	b21b      	sxth	r3, r3
 8000548:	4053      	eors	r3, r2
 800054a:	b21b      	sxth	r3, r3
 800054c:	b29a      	uxth	r2, r3
 800054e:	683b      	ldr	r3, [r7, #0]
 8000550:	801a      	strh	r2, [r3, #0]
}
 8000552:	bf00      	nop
 8000554:	3714      	adds	r7, #20
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr

0800055e <crc_init>:
 * @brief Initialize the buffer for the MCRF4XX CRC16
 *
 * @param crcAccum the 16 bit MCRF4XX CRC16
 */
static inline void crc_init(uint16_t* crcAccum)
{
 800055e:	b480      	push	{r7}
 8000560:	b083      	sub	sp, #12
 8000562:	af00      	add	r7, sp, #0
 8000564:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800056c:	801a      	strh	r2, [r3, #0]
}
 800056e:	bf00      	nop
 8000570:	370c      	adds	r7, #12
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr

0800057a <crc_calculate>:
 * @param  pBuffer buffer containing the byte array to hash
 * @param  length  length of the byte array
 * @return the checksum over the buffer bytes
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
 800057a:	b580      	push	{r7, lr}
 800057c:	b084      	sub	sp, #16
 800057e:	af00      	add	r7, sp, #0
 8000580:	6078      	str	r0, [r7, #4]
 8000582:	460b      	mov	r3, r1
 8000584:	807b      	strh	r3, [r7, #2]
        uint16_t crcTmp;
        crc_init(&crcTmp);
 8000586:	f107 030e 	add.w	r3, r7, #14
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff ffe7 	bl	800055e <crc_init>
	while (length--) {
 8000590:	e009      	b.n	80005a6 <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	1c5a      	adds	r2, r3, #1
 8000596:	607a      	str	r2, [r7, #4]
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	f107 020e 	add.w	r2, r7, #14
 800059e:	4611      	mov	r1, r2
 80005a0:	4618      	mov	r0, r3
 80005a2:	f7ff ffa7 	bl	80004f4 <crc_accumulate>
	while (length--) {
 80005a6:	887b      	ldrh	r3, [r7, #2]
 80005a8:	1e5a      	subs	r2, r3, #1
 80005aa:	807a      	strh	r2, [r7, #2]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d1f0      	bne.n	8000592 <crc_calculate+0x18>
        }
        return crcTmp;
 80005b0:	89fb      	ldrh	r3, [r7, #14]
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	3710      	adds	r7, #16
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}

080005ba <crc_accumulate_buffer>:
 *
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
 80005ba:	b580      	push	{r7, lr}
 80005bc:	b086      	sub	sp, #24
 80005be:	af00      	add	r7, sp, #0
 80005c0:	60f8      	str	r0, [r7, #12]
 80005c2:	60b9      	str	r1, [r7, #8]
 80005c4:	4613      	mov	r3, r2
 80005c6:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	617b      	str	r3, [r7, #20]
	while (length--) {
 80005cc:	e007      	b.n	80005de <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	1c5a      	adds	r2, r3, #1
 80005d2:	617a      	str	r2, [r7, #20]
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	68f9      	ldr	r1, [r7, #12]
 80005d8:	4618      	mov	r0, r3
 80005da:	f7ff ff8b 	bl	80004f4 <crc_accumulate>
	while (length--) {
 80005de:	88fb      	ldrh	r3, [r7, #6]
 80005e0:	1e5a      	subs	r2, r3, #1
 80005e2:	80fa      	strh	r2, [r7, #6]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d1f2      	bne.n	80005ce <crc_accumulate_buffer+0x14>
        }
}
 80005e8:	bf00      	nop
 80005ea:	bf00      	nop
 80005ec:	3718      	adds	r7, #24
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
	...

080005f4 <mavlink_sha256_init>:
    0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
    0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

MAVLINK_HELPER void mavlink_sha256_init(mavlink_sha256_ctx *m)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2200      	movs	r2, #0
 8000600:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2200      	movs	r2, #0
 8000606:	605a      	str	r2, [r3, #4]
    m->counter[0] = 0x6a09e667;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4a0e      	ldr	r2, [pc, #56]	@ (8000644 <mavlink_sha256_init+0x50>)
 800060c:	609a      	str	r2, [r3, #8]
    m->counter[1] = 0xbb67ae85;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	4a0d      	ldr	r2, [pc, #52]	@ (8000648 <mavlink_sha256_init+0x54>)
 8000612:	60da      	str	r2, [r3, #12]
    m->counter[2] = 0x3c6ef372;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	4a0d      	ldr	r2, [pc, #52]	@ (800064c <mavlink_sha256_init+0x58>)
 8000618:	611a      	str	r2, [r3, #16]
    m->counter[3] = 0xa54ff53a;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4a0c      	ldr	r2, [pc, #48]	@ (8000650 <mavlink_sha256_init+0x5c>)
 800061e:	615a      	str	r2, [r3, #20]
    m->counter[4] = 0x510e527f;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	4a0c      	ldr	r2, [pc, #48]	@ (8000654 <mavlink_sha256_init+0x60>)
 8000624:	619a      	str	r2, [r3, #24]
    m->counter[5] = 0x9b05688c;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4a0b      	ldr	r2, [pc, #44]	@ (8000658 <mavlink_sha256_init+0x64>)
 800062a:	61da      	str	r2, [r3, #28]
    m->counter[6] = 0x1f83d9ab;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4a0b      	ldr	r2, [pc, #44]	@ (800065c <mavlink_sha256_init+0x68>)
 8000630:	621a      	str	r2, [r3, #32]
    m->counter[7] = 0x5be0cd19;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	4a0a      	ldr	r2, [pc, #40]	@ (8000660 <mavlink_sha256_init+0x6c>)
 8000636:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000638:	bf00      	nop
 800063a:	370c      	adds	r7, #12
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr
 8000644:	6a09e667 	.word	0x6a09e667
 8000648:	bb67ae85 	.word	0xbb67ae85
 800064c:	3c6ef372 	.word	0x3c6ef372
 8000650:	a54ff53a 	.word	0xa54ff53a
 8000654:	510e527f 	.word	0x510e527f
 8000658:	9b05688c 	.word	0x9b05688c
 800065c:	1f83d9ab 	.word	0x1f83d9ab
 8000660:	5be0cd19 	.word	0x5be0cd19

08000664 <mavlink_sha256_calc>:

static inline void mavlink_sha256_calc(mavlink_sha256_ctx *m, uint32_t *in)
{
 8000664:	b480      	push	{r7}
 8000666:	b0cf      	sub	sp, #316	@ 0x13c
 8000668:	af00      	add	r7, sp, #0
 800066a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800066e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000672:	6018      	str	r0, [r3, #0]
 8000674:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000678:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800067c:	6019      	str	r1, [r3, #0]
    uint32_t AA, BB, CC, DD, EE, FF, GG, HH;
    uint32_t data[64];
    int i;

    AA = m->counter[0];
 800067e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000682:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	689b      	ldr	r3, [r3, #8]
 800068a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    BB = m->counter[1];
 800068e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000692:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	68db      	ldr	r3, [r3, #12]
 800069a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    CC = m->counter[2];
 800069e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80006a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	691b      	ldr	r3, [r3, #16]
 80006aa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    DD = m->counter[3];
 80006ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80006b2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	695b      	ldr	r3, [r3, #20]
 80006ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    EE = m->counter[4];
 80006be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80006c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	699b      	ldr	r3, [r3, #24]
 80006ca:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    FF = m->counter[5];
 80006ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80006d2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GG = m->counter[6];
 80006de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80006e2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	6a1b      	ldr	r3, [r3, #32]
 80006ea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HH = m->counter[7];
 80006ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80006f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006fa:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    for (i = 0; i < 16; ++i)
 80006fe:	2300      	movs	r3, #0
 8000700:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000704:	e016      	b.n	8000734 <mavlink_sha256_calc+0xd0>
	data[i] = in[i];
 8000706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8000710:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8000714:	6812      	ldr	r2, [r2, #0]
 8000716:	4413      	add	r3, r2
 8000718:	6819      	ldr	r1, [r3, #0]
 800071a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800071e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000722:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000726:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 800072a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800072e:	3301      	adds	r3, #1
 8000730:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000734:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000738:	2b0f      	cmp	r3, #15
 800073a:	dde4      	ble.n	8000706 <mavlink_sha256_calc+0xa2>
    for (i = 16; i < 64; ++i)
 800073c:	2310      	movs	r3, #16
 800073e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000742:	e069      	b.n	8000818 <mavlink_sha256_calc+0x1b4>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000748:	1e9a      	subs	r2, r3, #2
 800074a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800074e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000756:	ea4f 4273 	mov.w	r2, r3, ror #17
 800075a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800075e:	1e99      	subs	r1, r3, #2
 8000760:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000764:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000768:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800076c:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8000770:	405a      	eors	r2, r3
 8000772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000776:	1e99      	subs	r1, r3, #2
 8000778:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800077c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000780:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000784:	0a9b      	lsrs	r3, r3, #10
 8000786:	405a      	eors	r2, r3
 8000788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800078c:	1fd9      	subs	r1, r3, #7
 800078e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000792:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000796:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800079a:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 800079c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80007a0:	f1a3 010f 	sub.w	r1, r3, #15
 80007a4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80007a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80007ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80007b0:	ea4f 11f3 	mov.w	r1, r3, ror #7
 80007b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80007b8:	f1a3 000f 	sub.w	r0, r3, #15
 80007bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80007c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80007c4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80007c8:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80007cc:	4059      	eors	r1, r3
 80007ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80007d2:	f1a3 000f 	sub.w	r0, r3, #15
 80007d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80007da:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80007de:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80007e2:	08db      	lsrs	r3, r3, #3
 80007e4:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80007e6:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 80007e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80007ec:	f1a3 0110 	sub.w	r1, r3, #16
 80007f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80007f4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80007f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80007fc:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80007fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000802:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000806:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800080a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 800080e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000812:	3301      	adds	r3, #1
 8000814:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800081c:	2b3f      	cmp	r3, #63	@ 0x3f
 800081e:	dd91      	ble.n	8000744 <mavlink_sha256_calc+0xe0>

    for (i = 0; i < 64; i++) {
 8000820:	2300      	movs	r3, #0
 8000822:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000826:	e078      	b.n	800091a <mavlink_sha256_calc+0x2b6>
	uint32_t T1, T2;

	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8000828:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800082c:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8000830:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000834:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8000838:	405a      	eors	r2, r3
 800083a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800083e:	ea4f 6373 	mov.w	r3, r3, ror #25
 8000842:	405a      	eors	r2, r3
 8000844:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000848:	441a      	add	r2, r3
 800084a:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 800084e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000852:	4019      	ands	r1, r3
 8000854:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000858:	43d8      	mvns	r0, r3
 800085a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800085e:	4003      	ands	r3, r0
 8000860:	404b      	eors	r3, r1
 8000862:	441a      	add	r2, r3
 8000864:	496e      	ldr	r1, [pc, #440]	@ (8000a20 <mavlink_sha256_calc+0x3bc>)
 8000866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800086a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800086e:	441a      	add	r2, r3
 8000870:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000874:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000878:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 800087c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000880:	4413      	add	r3, r2
 8000882:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8000886:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800088a:	ea4f 02b3 	mov.w	r2, r3, ror #2
 800088e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000892:	ea4f 3373 	mov.w	r3, r3, ror #13
 8000896:	405a      	eors	r2, r3
 8000898:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800089c:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80008a0:	405a      	eors	r2, r3
 80008a2:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 80008a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80008aa:	4059      	eors	r1, r3
 80008ac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80008b0:	4019      	ands	r1, r3
 80008b2:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 80008b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80008ba:	4003      	ands	r3, r0
 80008bc:	404b      	eors	r3, r1
 80008be:	4413      	add	r3, r2
 80008c0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
			     
	HH = GG;
 80008c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008c8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	GG = FF;
 80008cc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80008d0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	FF = EE;
 80008d4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80008d8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	EE = DD + T1;
 80008dc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80008e0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80008e4:	4413      	add	r3, r2
 80008e6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	DD = CC;
 80008ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80008ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	CC = BB;
 80008f2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80008f6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	BB = AA;
 80008fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80008fe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	AA = T1 + T2;
 8000902:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000906:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800090a:	4413      	add	r3, r2
 800090c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (i = 0; i < 64; i++) {
 8000910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000914:	3301      	adds	r3, #1
 8000916:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800091a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800091e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000920:	dd82      	ble.n	8000828 <mavlink_sha256_calc+0x1c4>
    }

    m->counter[0] += AA;
 8000922:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000926:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	689a      	ldr	r2, [r3, #8]
 800092e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000932:	441a      	add	r2, r3
 8000934:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000938:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	609a      	str	r2, [r3, #8]
    m->counter[1] += BB;
 8000940:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000944:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	68da      	ldr	r2, [r3, #12]
 800094c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000950:	441a      	add	r2, r3
 8000952:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000956:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	60da      	str	r2, [r3, #12]
    m->counter[2] += CC;
 800095e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000962:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	691a      	ldr	r2, [r3, #16]
 800096a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800096e:	441a      	add	r2, r3
 8000970:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000974:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	611a      	str	r2, [r3, #16]
    m->counter[3] += DD;
 800097c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000980:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	695a      	ldr	r2, [r3, #20]
 8000988:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800098c:	441a      	add	r2, r3
 800098e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000992:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	615a      	str	r2, [r3, #20]
    m->counter[4] += EE;
 800099a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800099e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	699a      	ldr	r2, [r3, #24]
 80009a6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80009aa:	441a      	add	r2, r3
 80009ac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80009b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	619a      	str	r2, [r3, #24]
    m->counter[5] += FF;
 80009b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80009bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	69da      	ldr	r2, [r3, #28]
 80009c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80009c8:	441a      	add	r2, r3
 80009ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80009ce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	61da      	str	r2, [r3, #28]
    m->counter[6] += GG;
 80009d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80009da:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	6a1a      	ldr	r2, [r3, #32]
 80009e2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80009e6:	441a      	add	r2, r3
 80009e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80009ec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	621a      	str	r2, [r3, #32]
    m->counter[7] += HH;
 80009f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80009f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000a00:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000a04:	441a      	add	r2, r3
 8000a06:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000a0a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000a12:	bf00      	nop
 8000a14:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr
 8000a20:	08009cfc 	.word	0x08009cfc

08000a24 <mavlink_sha256_update>:

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b09c      	sub	sp, #112	@ 0x70
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	60f8      	str	r0, [r7, #12]
 8000a2c:	60b9      	str	r1, [r7, #8]
 8000a2e:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	66fb      	str	r3, [r7, #108]	@ 0x6c
    uint32_t old_sz = m->sz[0];
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t offset;

    m->sz[0] += len * 8;
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	00db      	lsls	r3, r3, #3
 8000a42:	441a      	add	r2, r3
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d904      	bls.n	8000a5c <mavlink_sha256_update+0x38>
	++m->sz[1];
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	1c5a      	adds	r2, r3, #1
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 8000a5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a5e:	08db      	lsrs	r3, r3, #3
 8000a60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000a64:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 8000a66:	e057      	b.n	8000b18 <mavlink_sha256_update+0xf4>
	uint32_t l = 64 - offset;
 8000a68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000a6a:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000a6e:	667b      	str	r3, [r7, #100]	@ 0x64
        if (len < l) {
 8000a70:	687a      	ldr	r2, [r7, #4]
 8000a72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a74:	429a      	cmp	r2, r3
 8000a76:	d201      	bcs.n	8000a7c <mavlink_sha256_update+0x58>
            l = len;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	667b      	str	r3, [r7, #100]	@ 0x64
        }
	memcpy(m->u.save_bytes + offset, p, l);
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8000a82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000a84:	4413      	add	r3, r2
 8000a86:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000a88:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f009 f8f8 	bl	8009c80 <memcpy>
	offset += l;
 8000a90:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000a92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a94:	4413      	add	r3, r2
 8000a96:	66bb      	str	r3, [r7, #104]	@ 0x68
	p += l;
 8000a98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000a9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a9c:	4413      	add	r3, r2
 8000a9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	len -= l;
 8000aa0:	687a      	ldr	r2, [r7, #4]
 8000aa2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 8000aa8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000aaa:	2b40      	cmp	r3, #64	@ 0x40
 8000aac:	d134      	bne.n	8000b18 <mavlink_sha256_update+0xf4>
	    int i;
	    uint32_t current[16];
	    const uint32_t *u = m->u.save_u32;
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	3328      	adds	r3, #40	@ 0x28
 8000ab2:	65bb      	str	r3, [r7, #88]	@ 0x58
	    for (i = 0; i < 16; i++){
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	663b      	str	r3, [r7, #96]	@ 0x60
 8000ab8:	e023      	b.n	8000b02 <mavlink_sha256_update+0xde>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 8000aba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000ac0:	4413      	add	r3, r2
 8000ac2:	657b      	str	r3, [r7, #84]	@ 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 8000ac4:	f107 0210 	add.w	r2, r7, #16
 8000ac8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	4413      	add	r3, r2
 8000ace:	653b      	str	r3, [r7, #80]	@ 0x50
                p2[0] = p1[3];
 8000ad0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ad2:	3303      	adds	r3, #3
 8000ad4:	781a      	ldrb	r2, [r3, #0]
 8000ad6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ad8:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 8000ada:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000adc:	1c9a      	adds	r2, r3, #2
 8000ade:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	7812      	ldrb	r2, [r2, #0]
 8000ae4:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 8000ae6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ae8:	1c5a      	adds	r2, r3, #1
 8000aea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000aec:	3302      	adds	r3, #2
 8000aee:	7812      	ldrb	r2, [r2, #0]
 8000af0:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 8000af2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000af4:	3303      	adds	r3, #3
 8000af6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000af8:	7812      	ldrb	r2, [r2, #0]
 8000afa:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 8000afc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000afe:	3301      	adds	r3, #1
 8000b00:	663b      	str	r3, [r7, #96]	@ 0x60
 8000b02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000b04:	2b0f      	cmp	r3, #15
 8000b06:	ddd8      	ble.n	8000aba <mavlink_sha256_update+0x96>
	    }
	    mavlink_sha256_calc(m, current);
 8000b08:	f107 0310 	add.w	r3, r7, #16
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	68f8      	ldr	r0, [r7, #12]
 8000b10:	f7ff fda8 	bl	8000664 <mavlink_sha256_calc>
	    offset = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d1a4      	bne.n	8000a68 <mavlink_sha256_update+0x44>
	}
    }
}
 8000b1e:	bf00      	nop
 8000b20:	bf00      	nop
 8000b22:	3770      	adds	r7, #112	@ 0x70
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <mavlink_sha256_final_48>:

/*
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b098      	sub	sp, #96	@ 0x60
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	08db      	lsrs	r3, r3, #3
 8000b38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8000b3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000b40:	f1c3 0377 	rsb	r3, r3, #119	@ 0x77
 8000b44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b48:	3301      	adds	r3, #1
 8000b4a:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	3308      	adds	r3, #8
 8000b50:	657b      	str	r3, [r7, #84]	@ 0x54
    
    *zeros = 0x80;
 8000b52:	2380      	movs	r3, #128	@ 0x80
 8000b54:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8000b56:	f107 030c 	add.w	r3, r7, #12
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	2247      	movs	r2, #71	@ 0x47
 8000b5e:	2100      	movs	r1, #0
 8000b60:	4618      	mov	r0, r3
 8000b62:	f009 f861 	bl	8009c28 <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000b6c:	3307      	adds	r3, #7
 8000b6e:	b2d2      	uxtb	r2, r2
 8000b70:	3360      	adds	r3, #96	@ 0x60
 8000b72:	443b      	add	r3, r7
 8000b74:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	0a1a      	lsrs	r2, r3, #8
 8000b7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000b80:	3306      	adds	r3, #6
 8000b82:	b2d2      	uxtb	r2, r2
 8000b84:	3360      	adds	r3, #96	@ 0x60
 8000b86:	443b      	add	r3, r7
 8000b88:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	0c1a      	lsrs	r2, r3, #16
 8000b92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000b94:	3305      	adds	r3, #5
 8000b96:	b2d2      	uxtb	r2, r2
 8000b98:	3360      	adds	r3, #96	@ 0x60
 8000b9a:	443b      	add	r3, r7
 8000b9c:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	0e1a      	lsrs	r2, r3, #24
 8000ba6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000ba8:	3304      	adds	r3, #4
 8000baa:	b2d2      	uxtb	r2, r2
 8000bac:	3360      	adds	r3, #96	@ 0x60
 8000bae:	443b      	add	r3, r7
 8000bb0:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685a      	ldr	r2, [r3, #4]
 8000bb8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000bba:	3303      	adds	r3, #3
 8000bbc:	b2d2      	uxtb	r2, r2
 8000bbe:	3360      	adds	r3, #96	@ 0x60
 8000bc0:	443b      	add	r3, r7
 8000bc2:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	0a1a      	lsrs	r2, r3, #8
 8000bcc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000bce:	3302      	adds	r3, #2
 8000bd0:	b2d2      	uxtb	r2, r2
 8000bd2:	3360      	adds	r3, #96	@ 0x60
 8000bd4:	443b      	add	r3, r7
 8000bd6:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	0c1a      	lsrs	r2, r3, #16
 8000be0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000be2:	3301      	adds	r3, #1
 8000be4:	b2d2      	uxtb	r2, r2
 8000be6:	3360      	adds	r3, #96	@ 0x60
 8000be8:	443b      	add	r3, r7
 8000bea:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	0e1b      	lsrs	r3, r3, #24
 8000bf4:	b2d9      	uxtb	r1, r3
 8000bf6:	f107 020c 	add.w	r2, r7, #12
 8000bfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000bfc:	4413      	add	r3, r2
 8000bfe:	460a      	mov	r2, r1
 8000c00:	701a      	strb	r2, [r3, #0]

    mavlink_sha256_update(m, zeros, dstart + 8);
 8000c02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000c04:	f103 0208 	add.w	r2, r3, #8
 8000c08:	f107 030c 	add.w	r3, r7, #12
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	6878      	ldr	r0, [r7, #4]
 8000c10:	f7ff ff08 	bl	8000a24 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 8000c14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c16:	78da      	ldrb	r2, [r3, #3]
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000c22:	7892      	ldrb	r2, [r2, #2]
 8000c24:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	3302      	adds	r3, #2
 8000c2a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000c2c:	7852      	ldrb	r2, [r2, #1]
 8000c2e:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	3303      	adds	r3, #3
 8000c34:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000c36:	7812      	ldrb	r2, [r2, #0]
 8000c38:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	3304      	adds	r3, #4
 8000c3e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000c40:	79d2      	ldrb	r2, [r2, #7]
 8000c42:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	3305      	adds	r3, #5
 8000c48:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000c4a:	7992      	ldrb	r2, [r2, #6]
 8000c4c:	701a      	strb	r2, [r3, #0]
}
 8000c4e:	bf00      	nop
 8000c50:	3760      	adds	r7, #96	@ 0x60
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 8000c62:	79fa      	ldrb	r2, [r7, #7]
 8000c64:	4613      	mov	r3, r2
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	4413      	add	r3, r2
 8000c6a:	00db      	lsls	r3, r3, #3
 8000c6c:	4a03      	ldr	r2, [pc, #12]	@ (8000c7c <mavlink_get_channel_status+0x24>)
 8000c6e:	4413      	add	r3, r2
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	2000020c 	.word	0x2000020c

08000c80 <mavlink_sign_packet>:
MAVLINK_HELPER uint8_t mavlink_sign_packet(mavlink_signing_t *signing,
					   uint8_t signature[MAVLINK_SIGNATURE_BLOCK_LEN],
					   const uint8_t *header, uint8_t header_len,
					   const uint8_t *packet, uint8_t packet_len,
					   const uint8_t crc[2])
{
 8000c80:	b5b0      	push	{r4, r5, r7, lr}
 8000c82:	b0a0      	sub	sp, #128	@ 0x80
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	607a      	str	r2, [r7, #4]
 8000c8c:	70fb      	strb	r3, [r7, #3]
	mavlink_sha256_ctx ctx;
	union {
	    uint64_t t64;
	    uint8_t t8[8];
	} tstamp;
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d005      	beq.n	8000ca0 <mavlink_sign_packet+0x20>
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	f003 0301 	and.w	r3, r3, #1
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d101      	bne.n	8000ca4 <mavlink_sign_packet+0x24>
	    return 0;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	e04f      	b.n	8000d44 <mavlink_sign_packet+0xc4>
	}
	signature[0] = signing->link_id;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	785a      	ldrb	r2, [r3, #1]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	701a      	strb	r2, [r3, #0]
	tstamp.t64 = signing->timestamp;
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000cb2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	memcpy(&signature[1], tstamp.t8, 6);
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	f107 0110 	add.w	r1, r7, #16
 8000cbe:	2206      	movs	r2, #6
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f008 ffdd 	bl	8009c80 <memcpy>
	signing->timestamp++;
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000ccc:	1c54      	adds	r4, r2, #1
 8000cce:	f143 0500 	adc.w	r5, r3, #0
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	e9c3 4502 	strd	r4, r5, [r3, #8]
	
	mavlink_sha256_init(&ctx);
 8000cd8:	f107 0318 	add.w	r3, r7, #24
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff fc89 	bl	80005f4 <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	f103 0110 	add.w	r1, r3, #16
 8000ce8:	f107 0318 	add.w	r3, r7, #24
 8000cec:	2220      	movs	r2, #32
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fe98 	bl	8000a24 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 8000cf4:	78fa      	ldrb	r2, [r7, #3]
 8000cf6:	f107 0318 	add.w	r3, r7, #24
 8000cfa:	6879      	ldr	r1, [r7, #4]
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff fe91 	bl	8000a24 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8000d02:	f897 2094 	ldrb.w	r2, [r7, #148]	@ 0x94
 8000d06:	f107 0318 	add.w	r3, r7, #24
 8000d0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fe88 	bl	8000a24 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8000d14:	f107 0318 	add.w	r3, r7, #24
 8000d18:	2202      	movs	r2, #2
 8000d1a:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f7ff fe80 	bl	8000a24 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8000d24:	f107 0318 	add.w	r3, r7, #24
 8000d28:	2207      	movs	r2, #7
 8000d2a:	68b9      	ldr	r1, [r7, #8]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff fe79 	bl	8000a24 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, &signature[7]);
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	1dda      	adds	r2, r3, #7
 8000d36:	f107 0318 	add.w	r3, r7, #24
 8000d3a:	4611      	mov	r1, r2
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff fef3 	bl	8000b28 <mavlink_sha256_final_48>
	
	return MAVLINK_SIGNATURE_BLOCK_LEN;
 8000d42:	230d      	movs	r3, #13
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3780      	adds	r7, #128	@ 0x80
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bdb0      	pop	{r4, r5, r7, pc}

08000d4c <_mav_trim_payload>:
 * @param payload Serialised payload buffer.
 * @param length Length of full-width payload buffer.
 * @return Length of payload after zero-filled bytes are trimmed.
 */
MAVLINK_HELPER uint8_t _mav_trim_payload(const char *payload, uint8_t length)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	460b      	mov	r3, r1
 8000d56:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8000d58:	e002      	b.n	8000d60 <_mav_trim_payload+0x14>
		length--;
 8000d5a:	78fb      	ldrb	r3, [r7, #3]
 8000d5c:	3b01      	subs	r3, #1
 8000d5e:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8000d60:	78fb      	ldrb	r3, [r7, #3]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d906      	bls.n	8000d74 <_mav_trim_payload+0x28>
 8000d66:	78fb      	ldrb	r3, [r7, #3]
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d0f2      	beq.n	8000d5a <_mav_trim_payload+0xe>
	}
	return length;
 8000d74:	78fb      	ldrb	r3, [r7, #3]
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <mavlink_finalize_message_buffer>:
 * @param system_id Id of the sending (this) system, 1-127
 * @param length Message length
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message_buffer(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      mavlink_status_t* status, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8000d82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d84:	b08f      	sub	sp, #60	@ 0x3c
 8000d86:	af04      	add	r7, sp, #16
 8000d88:	60f8      	str	r0, [r7, #12]
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	460b      	mov	r3, r1
 8000d8e:	72fb      	strb	r3, [r7, #11]
 8000d90:	4613      	mov	r3, r2
 8000d92:	72bb      	strb	r3, [r7, #10]
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	7b1b      	ldrb	r3, [r3, #12]
 8000d98:	f003 0302 	and.w	r3, r3, #2
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	bf14      	ite	ne
 8000da0:	2301      	movne	r3, #1
 8000da2:	2300      	moveq	r3, #0
 8000da4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#ifndef MAVLINK_NO_SIGN_PACKET
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8000da8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000dac:	f083 0301 	eor.w	r3, r3, #1
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d00c      	beq.n	8000dd0 <mavlink_finalize_message_buffer+0x4e>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	691b      	ldr	r3, [r3, #16]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d008      	beq.n	8000dd0 <mavlink_finalize_message_buffer+0x4e>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	691b      	ldr	r3, [r3, #16]
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	f003 0301 	and.w	r3, r3, #1
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <mavlink_finalize_message_buffer+0x4e>
 8000dcc:	2301      	movs	r3, #1
 8000dce:	e000      	b.n	8000dd2 <mavlink_finalize_message_buffer+0x50>
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000dd6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
#else
	bool signing = false;
#endif
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 8000de2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <mavlink_finalize_message_buffer+0x6c>
 8000dea:	230d      	movs	r3, #13
 8000dec:	e000      	b.n	8000df0 <mavlink_finalize_message_buffer+0x6e>
 8000dee:	2300      	movs	r3, #0
 8000df0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 8000df4:	230a      	movs	r3, #10
 8000df6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t buf[MAVLINK_CORE_HEADER_LEN+1];
	if (mavlink1) {
 8000dfa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d006      	beq.n	8000e10 <mavlink_finalize_message_buffer+0x8e>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	22fe      	movs	r2, #254	@ 0xfe
 8000e06:	709a      	strb	r2, [r3, #2]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8000e08:	2306      	movs	r3, #6
 8000e0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000e0e:	e002      	b.n	8000e16 <mavlink_finalize_message_buffer+0x94>
	} else {
		msg->magic = MAVLINK_STX;
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	22fd      	movs	r2, #253	@ 0xfd
 8000e14:	709a      	strb	r2, [r3, #2]
	}
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000e16:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d10a      	bne.n	8000e34 <mavlink_finalize_message_buffer+0xb2>
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	330c      	adds	r3, #12
 8000e22:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8000e26:	4611      	mov	r1, r2
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff ff8f 	bl	8000d4c <_mav_trim_payload>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	461a      	mov	r2, r3
 8000e32:	e001      	b.n	8000e38 <mavlink_finalize_message_buffer+0xb6>
 8000e34:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	70da      	strb	r2, [r3, #3]
	msg->sysid = system_id;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	7afa      	ldrb	r2, [r7, #11]
 8000e40:	71da      	strb	r2, [r3, #7]
	msg->compid = component_id;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	7aba      	ldrb	r2, [r7, #10]
 8000e46:	721a      	strb	r2, [r3, #8]
	msg->incompat_flags = 0;
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	711a      	strb	r2, [r3, #4]
	if (signing) {
 8000e4e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d006      	beq.n	8000e64 <mavlink_finalize_message_buffer+0xe2>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	791b      	ldrb	r3, [r3, #4]
 8000e5a:	f043 0301 	orr.w	r3, r3, #1
 8000e5e:	b2da      	uxtb	r2, r3
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	711a      	strb	r2, [r3, #4]
	}
	msg->compat_flags = 0;
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	2200      	movs	r2, #0
 8000e68:	715a      	strb	r2, [r3, #5]
	msg->seq = status->current_tx_seq;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	799a      	ldrb	r2, [r3, #6]
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	719a      	strb	r2, [r3, #6]
	status->current_tx_seq = status->current_tx_seq + 1;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	799b      	ldrb	r3, [r3, #6]
 8000e76:	3301      	adds	r3, #1
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	719a      	strb	r2, [r3, #6]

	// form the header as a byte array for the crc
	buf[0] = msg->magic;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	789b      	ldrb	r3, [r3, #2]
 8000e82:	763b      	strb	r3, [r7, #24]
	buf[1] = msg->len;
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	78db      	ldrb	r3, [r3, #3]
 8000e88:	767b      	strb	r3, [r7, #25]
	if (mavlink1) {
 8000e8a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d013      	beq.n	8000eba <mavlink_finalize_message_buffer+0x138>
		buf[2] = msg->seq;
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	799b      	ldrb	r3, [r3, #6]
 8000e96:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->sysid;
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	79db      	ldrb	r3, [r3, #7]
 8000e9c:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->compid;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	7a1b      	ldrb	r3, [r3, #8]
 8000ea2:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->msgid & 0xFF;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	7a5a      	ldrb	r2, [r3, #9]
 8000ea8:	7a99      	ldrb	r1, [r3, #10]
 8000eaa:	0209      	lsls	r1, r1, #8
 8000eac:	430a      	orrs	r2, r1
 8000eae:	7adb      	ldrb	r3, [r3, #11]
 8000eb0:	041b      	lsls	r3, r3, #16
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	777b      	strb	r3, [r7, #29]
 8000eb8:	e030      	b.n	8000f1c <mavlink_finalize_message_buffer+0x19a>
	} else {
		buf[2] = msg->incompat_flags;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	791b      	ldrb	r3, [r3, #4]
 8000ebe:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->compat_flags;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	795b      	ldrb	r3, [r3, #5]
 8000ec4:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->seq;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	799b      	ldrb	r3, [r3, #6]
 8000eca:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->sysid;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	79db      	ldrb	r3, [r3, #7]
 8000ed0:	777b      	strb	r3, [r7, #29]
		buf[6] = msg->compid;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	7a1b      	ldrb	r3, [r3, #8]
 8000ed6:	77bb      	strb	r3, [r7, #30]
		buf[7] = msg->msgid & 0xFF;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	7a5a      	ldrb	r2, [r3, #9]
 8000edc:	7a99      	ldrb	r1, [r3, #10]
 8000ede:	0209      	lsls	r1, r1, #8
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	7adb      	ldrb	r3, [r3, #11]
 8000ee4:	041b      	lsls	r3, r3, #16
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	77fb      	strb	r3, [r7, #31]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	7a5a      	ldrb	r2, [r3, #9]
 8000ef0:	7a99      	ldrb	r1, [r3, #10]
 8000ef2:	0209      	lsls	r1, r1, #8
 8000ef4:	430a      	orrs	r2, r1
 8000ef6:	7adb      	ldrb	r3, [r3, #11]
 8000ef8:	041b      	lsls	r3, r3, #16
 8000efa:	4313      	orrs	r3, r2
 8000efc:	121b      	asrs	r3, r3, #8
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	f887 3020 	strb.w	r3, [r7, #32]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	7a5a      	ldrb	r2, [r3, #9]
 8000f08:	7a99      	ldrb	r1, [r3, #10]
 8000f0a:	0209      	lsls	r1, r1, #8
 8000f0c:	430a      	orrs	r2, r1
 8000f0e:	7adb      	ldrb	r3, [r3, #11]
 8000f10:	041b      	lsls	r3, r3, #16
 8000f12:	4313      	orrs	r3, r2
 8000f14:	141b      	asrs	r3, r3, #16
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	}
	
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 8000f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	3b01      	subs	r3, #1
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	f107 0318 	add.w	r3, r7, #24
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	4611      	mov	r1, r2
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff fb23 	bl	800057a <crc_calculate>
 8000f34:	4603      	mov	r3, r0
 8000f36:	82fb      	strh	r3, [r7, #22]
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f103 010c 	add.w	r1, r3, #12
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	78db      	ldrb	r3, [r3, #3]
 8000f42:	461a      	mov	r2, r3
 8000f44:	f107 0316 	add.w	r3, r7, #22
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff fb36 	bl	80005ba <crc_accumulate_buffer>
	crc_accumulate(crc_extra, &checksum);
 8000f4e:	f107 0216 	add.w	r2, r7, #22
 8000f52:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000f56:	4611      	mov	r1, r2
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff facb 	bl	80004f4 <crc_accumulate>
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8000f5e:	8af9      	ldrh	r1, [r7, #22]
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	330c      	adds	r3, #12
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	78d2      	ldrb	r2, [r2, #3]
 8000f68:	4413      	add	r3, r2
 8000f6a:	b2ca      	uxtb	r2, r1
 8000f6c:	701a      	strb	r2, [r3, #0]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8000f6e:	8afb      	ldrh	r3, [r7, #22]
 8000f70:	0a1b      	lsrs	r3, r3, #8
 8000f72:	b299      	uxth	r1, r3
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	f103 020c 	add.w	r2, r3, #12
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	78db      	ldrb	r3, [r3, #3]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	4413      	add	r3, r2
 8000f82:	b2ca      	uxtb	r2, r1
 8000f84:	701a      	strb	r2, [r3, #0]

	msg->checksum = checksum;
 8000f86:	8afa      	ldrh	r2, [r7, #22]
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	801a      	strh	r2, [r3, #0]

#ifndef MAVLINK_NO_SIGN_PACKET
	if (signing) {
 8000f8c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d01a      	beq.n	8000fca <mavlink_finalize_message_buffer+0x248>
		mavlink_sign_packet(status->signing,
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	691c      	ldr	r4, [r3, #16]
				    msg->signature,
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f503 758b 	add.w	r5, r3, #278	@ 0x116
				    (const uint8_t *)buf, header_len,
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	330c      	adds	r3, #12
		mavlink_sign_packet(status->signing,
 8000fa2:	68fa      	ldr	r2, [r7, #12]
 8000fa4:	78d2      	ldrb	r2, [r2, #3]
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8000fa6:	68f9      	ldr	r1, [r7, #12]
 8000fa8:	310c      	adds	r1, #12
 8000faa:	68f8      	ldr	r0, [r7, #12]
 8000fac:	78c0      	ldrb	r0, [r0, #3]
		mavlink_sign_packet(status->signing,
 8000fae:	4401      	add	r1, r0
 8000fb0:	f897 6027 	ldrb.w	r6, [r7, #39]	@ 0x27
 8000fb4:	f107 0018 	add.w	r0, r7, #24
 8000fb8:	9102      	str	r1, [sp, #8]
 8000fba:	9201      	str	r2, [sp, #4]
 8000fbc:	9300      	str	r3, [sp, #0]
 8000fbe:	4633      	mov	r3, r6
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	4629      	mov	r1, r5
 8000fc4:	4620      	mov	r0, r4
 8000fc6:	f7ff fe5b 	bl	8000c80 <mavlink_sign_packet>
	}
#endif

	return msg->len + header_len + 2 + signature_len;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	78db      	ldrb	r3, [r3, #3]
 8000fce:	461a      	mov	r2, r3
 8000fd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	4413      	add	r3, r2
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	4413      	add	r3, r2
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	3302      	adds	r3, #2
 8000fe6:	b29b      	uxth	r3, r3
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	372c      	adds	r7, #44	@ 0x2c
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ff0 <mavlink_finalize_message_chan>:

MAVLINK_HELPER uint16_t mavlink_finalize_message_chan(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      uint8_t chan, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af04      	add	r7, sp, #16
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4603      	mov	r3, r0
 8001000:	70fb      	strb	r3, [r7, #3]
 8001002:	460b      	mov	r3, r1
 8001004:	70bb      	strb	r3, [r7, #2]
 8001006:	4613      	mov	r3, r2
 8001008:	707b      	strb	r3, [r7, #1]
	mavlink_status_t *status = mavlink_get_channel_status(chan);
 800100a:	787b      	ldrb	r3, [r7, #1]
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff fe23 	bl	8000c58 <mavlink_get_channel_status>
 8001012:	60f8      	str	r0, [r7, #12]
	return mavlink_finalize_message_buffer(msg, system_id, component_id, status, min_length, length, crc_extra);
 8001014:	78ba      	ldrb	r2, [r7, #2]
 8001016:	78f9      	ldrb	r1, [r7, #3]
 8001018:	f897 3020 	ldrb.w	r3, [r7, #32]
 800101c:	9302      	str	r3, [sp, #8]
 800101e:	7f3b      	ldrb	r3, [r7, #28]
 8001020:	9301      	str	r3, [sp, #4]
 8001022:	7e3b      	ldrb	r3, [r7, #24]
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff feaa 	bl	8000d82 <mavlink_finalize_message_buffer>
 800102e:	4603      	mov	r3, r0
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <mavlink_finalize_message>:
/**
 * @brief Finalize a MAVLink message with MAVLINK_COMM_0 as default channel
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id, 
						 uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af04      	add	r7, sp, #16
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	4608      	mov	r0, r1
 8001042:	4611      	mov	r1, r2
 8001044:	461a      	mov	r2, r3
 8001046:	4603      	mov	r3, r0
 8001048:	70fb      	strb	r3, [r7, #3]
 800104a:	460b      	mov	r3, r1
 800104c:	70bb      	strb	r3, [r7, #2]
 800104e:	4613      	mov	r3, r2
 8001050:	707b      	strb	r3, [r7, #1]
    return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, min_length, length, crc_extra);
 8001052:	78ba      	ldrb	r2, [r7, #2]
 8001054:	78f9      	ldrb	r1, [r7, #3]
 8001056:	7d3b      	ldrb	r3, [r7, #20]
 8001058:	9302      	str	r3, [sp, #8]
 800105a:	7c3b      	ldrb	r3, [r7, #16]
 800105c:	9301      	str	r3, [sp, #4]
 800105e:	787b      	ldrb	r3, [r7, #1]
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	2300      	movs	r3, #0
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff ffc3 	bl	8000ff0 <mavlink_finalize_message_chan>
 800106a:	4603      	mov	r3, r0
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <mavlink_msg_to_send_buffer>:

/**
 * @brief Pack a message to send it over a serial byte stream
 */
MAVLINK_HELPER uint16_t mavlink_msg_to_send_buffer(uint8_t *buf, const mavlink_message_t *msg)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
	uint8_t signature_len, header_len;
	uint8_t *ck;
        uint8_t length = msg->len;
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	78db      	ldrb	r3, [r3, #3]
 8001082:	73fb      	strb	r3, [r7, #15]
        
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	789b      	ldrb	r3, [r3, #2]
 8001088:	2bfe      	cmp	r3, #254	@ 0xfe
 800108a:	d13a      	bne.n	8001102 <mavlink_msg_to_send_buffer+0x8e>
		signature_len = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	75fb      	strb	r3, [r7, #23]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8001090:	2305      	movs	r3, #5
 8001092:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	789a      	ldrb	r2, [r3, #2]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3301      	adds	r3, #1
 80010a0:	7bfa      	ldrb	r2, [r7, #15]
 80010a2:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->seq;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3302      	adds	r3, #2
 80010a8:	683a      	ldr	r2, [r7, #0]
 80010aa:	7992      	ldrb	r2, [r2, #6]
 80010ac:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->sysid;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	3303      	adds	r3, #3
 80010b2:	683a      	ldr	r2, [r7, #0]
 80010b4:	79d2      	ldrb	r2, [r2, #7]
 80010b6:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->compid;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	3304      	adds	r3, #4
 80010bc:	683a      	ldr	r2, [r7, #0]
 80010be:	7a12      	ldrb	r2, [r2, #8]
 80010c0:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->msgid & 0xFF;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	7a5a      	ldrb	r2, [r3, #9]
 80010c6:	7a99      	ldrb	r1, [r3, #10]
 80010c8:	0209      	lsls	r1, r1, #8
 80010ca:	430a      	orrs	r2, r1
 80010cc:	7adb      	ldrb	r3, [r3, #11]
 80010ce:	041b      	lsls	r3, r3, #16
 80010d0:	4313      	orrs	r3, r2
 80010d2:	461a      	mov	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	3305      	adds	r3, #5
 80010d8:	b2d2      	uxtb	r2, r2
 80010da:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	1d98      	adds	r0, r3, #6
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	f103 010c 	add.w	r1, r3, #12
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	78db      	ldrb	r3, [r3, #3]
 80010ea:	461a      	mov	r2, r3
 80010ec:	f008 fdc8 	bl	8009c80 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 80010f0:	7dbb      	ldrb	r3, [r7, #22]
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	78d2      	ldrb	r2, [r2, #3]
 80010f6:	4413      	add	r3, r2
 80010f8:	3301      	adds	r3, #1
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	e06c      	b.n	80011dc <mavlink_msg_to_send_buffer+0x168>
	} else {
		length = _mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	330c      	adds	r3, #12
 8001106:	7bfa      	ldrb	r2, [r7, #15]
 8001108:	4611      	mov	r1, r2
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fe1e 	bl	8000d4c <_mav_trim_payload>
 8001110:	4603      	mov	r3, r0
 8001112:	73fb      	strb	r3, [r7, #15]
		header_len = MAVLINK_CORE_HEADER_LEN;
 8001114:	2309      	movs	r3, #9
 8001116:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	789a      	ldrb	r2, [r3, #2]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	3301      	adds	r3, #1
 8001124:	7bfa      	ldrb	r2, [r7, #15]
 8001126:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->incompat_flags;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3302      	adds	r3, #2
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	7912      	ldrb	r2, [r2, #4]
 8001130:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->compat_flags;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	3303      	adds	r3, #3
 8001136:	683a      	ldr	r2, [r7, #0]
 8001138:	7952      	ldrb	r2, [r2, #5]
 800113a:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->seq;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3304      	adds	r3, #4
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	7992      	ldrb	r2, [r2, #6]
 8001144:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->sysid;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3305      	adds	r3, #5
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	79d2      	ldrb	r2, [r2, #7]
 800114e:	701a      	strb	r2, [r3, #0]
		buf[6] = msg->compid;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3306      	adds	r3, #6
 8001154:	683a      	ldr	r2, [r7, #0]
 8001156:	7a12      	ldrb	r2, [r2, #8]
 8001158:	701a      	strb	r2, [r3, #0]
		buf[7] = msg->msgid & 0xFF;
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	7a5a      	ldrb	r2, [r3, #9]
 800115e:	7a99      	ldrb	r1, [r3, #10]
 8001160:	0209      	lsls	r1, r1, #8
 8001162:	430a      	orrs	r2, r1
 8001164:	7adb      	ldrb	r3, [r3, #11]
 8001166:	041b      	lsls	r3, r3, #16
 8001168:	4313      	orrs	r3, r2
 800116a:	461a      	mov	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	3307      	adds	r3, #7
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	701a      	strb	r2, [r3, #0]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	7a5a      	ldrb	r2, [r3, #9]
 8001178:	7a99      	ldrb	r1, [r3, #10]
 800117a:	0209      	lsls	r1, r1, #8
 800117c:	430a      	orrs	r2, r1
 800117e:	7adb      	ldrb	r3, [r3, #11]
 8001180:	041b      	lsls	r3, r3, #16
 8001182:	4313      	orrs	r3, r2
 8001184:	0a1a      	lsrs	r2, r3, #8
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	3308      	adds	r3, #8
 800118a:	b2d2      	uxtb	r2, r2
 800118c:	701a      	strb	r2, [r3, #0]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	7a5a      	ldrb	r2, [r3, #9]
 8001192:	7a99      	ldrb	r1, [r3, #10]
 8001194:	0209      	lsls	r1, r1, #8
 8001196:	430a      	orrs	r2, r1
 8001198:	7adb      	ldrb	r3, [r3, #11]
 800119a:	041b      	lsls	r3, r3, #16
 800119c:	4313      	orrs	r3, r2
 800119e:	0c1a      	lsrs	r2, r3, #16
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	3309      	adds	r3, #9
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f103 000a 	add.w	r0, r3, #10
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	330c      	adds	r3, #12
 80011b2:	7bfa      	ldrb	r2, [r7, #15]
 80011b4:	4619      	mov	r1, r3
 80011b6:	f008 fd63 	bl	8009c80 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 80011ba:	7dba      	ldrb	r2, [r7, #22]
 80011bc:	7bfb      	ldrb	r3, [r7, #15]
 80011be:	4413      	add	r3, r2
 80011c0:	3301      	adds	r3, #1
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	4413      	add	r3, r2
 80011c6:	613b      	str	r3, [r7, #16]
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	791b      	ldrb	r3, [r3, #4]
 80011cc:	f003 0301 	and.w	r3, r3, #1
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <mavlink_msg_to_send_buffer+0x164>
 80011d4:	230d      	movs	r3, #13
 80011d6:	e000      	b.n	80011da <mavlink_msg_to_send_buffer+0x166>
 80011d8:	2300      	movs	r3, #0
 80011da:	75fb      	strb	r3, [r7, #23]
	}
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	0a1b      	lsrs	r3, r3, #8
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	3301      	adds	r3, #1
 80011f6:	b2d2      	uxtb	r2, r2
 80011f8:	701a      	strb	r2, [r3, #0]
	if (signature_len > 0) {
 80011fa:	7dfb      	ldrb	r3, [r7, #23]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d008      	beq.n	8001212 <mavlink_msg_to_send_buffer+0x19e>
		memcpy(&ck[2], msg->signature, signature_len);
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	1c98      	adds	r0, r3, #2
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800120a:	7dfa      	ldrb	r2, [r7, #23]
 800120c:	4619      	mov	r1, r3
 800120e:	f008 fd37 	bl	8009c80 <memcpy>
	}

	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001212:	7dbb      	ldrb	r3, [r7, #22]
 8001214:	b29a      	uxth	r2, r3
 8001216:	7bfb      	ldrb	r3, [r7, #15]
 8001218:	b29b      	uxth	r3, r3
 800121a:	4413      	add	r3, r2
 800121c:	b29a      	uxth	r2, r3
 800121e:	7dfb      	ldrb	r3, [r7, #23]
 8001220:	b29b      	uxth	r3, r3
 8001222:	4413      	add	r3, r2
 8001224:	b29b      	uxth	r3, r3
 8001226:	3303      	adds	r3, #3
 8001228:	b29b      	uxth	r3, r3
}
 800122a:	4618      	mov	r0, r3
 800122c:	3718      	adds	r7, #24
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <mavlink_msg_attitude_pack>:
 * @param yawspeed [rad/s] Yaw angular speed
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_attitude_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint32_t time_boot_ms, float roll, float pitch, float yaw, float rollspeed, float pitchspeed, float yawspeed)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b094      	sub	sp, #80	@ 0x50
 8001236:	af02      	add	r7, sp, #8
 8001238:	623a      	str	r2, [r7, #32]
 800123a:	61fb      	str	r3, [r7, #28]
 800123c:	ed87 0a06 	vstr	s0, [r7, #24]
 8001240:	edc7 0a05 	vstr	s1, [r7, #20]
 8001244:	ed87 1a04 	vstr	s2, [r7, #16]
 8001248:	edc7 1a03 	vstr	s3, [r7, #12]
 800124c:	ed87 2a02 	vstr	s4, [r7, #8]
 8001250:	edc7 2a01 	vstr	s5, [r7, #4]
 8001254:	4603      	mov	r3, r0
 8001256:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800125a:	460b      	mov	r3, r1
 800125c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    _mav_put_float(buf, 24, yawspeed);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_ATTITUDE_LEN);
#else
    mavlink_attitude_t packet;
    packet.time_boot_ms = time_boot_ms;
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	62fb      	str	r3, [r7, #44]	@ 0x2c
    packet.roll = roll;
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	633b      	str	r3, [r7, #48]	@ 0x30
    packet.pitch = pitch;
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	637b      	str	r3, [r7, #52]	@ 0x34
    packet.yaw = yaw;
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	63bb      	str	r3, [r7, #56]	@ 0x38
    packet.rollspeed = rollspeed;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	63fb      	str	r3, [r7, #60]	@ 0x3c
    packet.pitchspeed = pitchspeed;
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	643b      	str	r3, [r7, #64]	@ 0x40
    packet.yawspeed = yawspeed;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	647b      	str	r3, [r7, #68]	@ 0x44

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_ATTITUDE_LEN);
 800127c:	6a3b      	ldr	r3, [r7, #32]
 800127e:	330c      	adds	r3, #12
 8001280:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001284:	221c      	movs	r2, #28
 8001286:	4618      	mov	r0, r3
 8001288:	f008 fcfa 	bl	8009c80 <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_ATTITUDE;
 800128c:	6a3b      	ldr	r3, [r7, #32]
 800128e:	2200      	movs	r2, #0
 8001290:	f042 021e 	orr.w	r2, r2, #30
 8001294:	725a      	strb	r2, [r3, #9]
 8001296:	2200      	movs	r2, #0
 8001298:	729a      	strb	r2, [r3, #10]
 800129a:	2200      	movs	r2, #0
 800129c:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_ATTITUDE_MIN_LEN, MAVLINK_MSG_ID_ATTITUDE_LEN, MAVLINK_MSG_ID_ATTITUDE_CRC);
 800129e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80012a2:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 80012a6:	2327      	movs	r3, #39	@ 0x27
 80012a8:	9301      	str	r3, [sp, #4]
 80012aa:	231c      	movs	r3, #28
 80012ac:	9300      	str	r3, [sp, #0]
 80012ae:	231c      	movs	r3, #28
 80012b0:	6a38      	ldr	r0, [r7, #32]
 80012b2:	f7ff fec1 	bl	8001038 <mavlink_finalize_message>
 80012b6:	4603      	mov	r3, r0
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3748      	adds	r7, #72	@ 0x48
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	f5ad 6d93 	sub.w	sp, sp, #1176	@ 0x498
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c8:	f000 fd02 	bl	8001cd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012cc:	f000 f950 	bl	8001570 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d0:	f000 fa4c 	bl	800176c <MX_GPIO_Init>
  MX_I2C1_Init();
 80012d4:	f000 f9b6 	bl	8001644 <MX_I2C1_Init>
  MX_I2S3_Init();
 80012d8:	f000 f9e2 	bl	80016a0 <MX_I2S3_Init>
  MX_SPI1_Init();
 80012dc:	f000 fa10 	bl	8001700 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80012e0:	f007 ff7a 	bl	80091d8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN WHILE */
      // --- A. BALANGITA SENSR UYANDIR (WHILE DNGSNDEN NCE -- BR KERE ALIIR) ---
      HAL_Delay(100);
 80012e4:	2064      	movs	r0, #100	@ 0x64
 80012e6:	f000 fd65 	bl	8001db4 <HAL_Delay>
      // 2. WhoAmI Kontrol (Opsiyonel ama iyi)
      uint8_t id_addr = 0x0F | 0x80;
 80012ea:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 80012ee:	f2a3 234d 	subw	r3, r3, #589	@ 0x24d
 80012f2:	228f      	movs	r2, #143	@ 0x8f
 80012f4:	701a      	strb	r2, [r3, #0]
      uint8_t id_val = 0;
 80012f6:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 80012fa:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80012fe:	2200      	movs	r2, #0
 8001300:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	2108      	movs	r1, #8
 8001306:	4895      	ldr	r0, [pc, #596]	@ (800155c <main+0x29c>)
 8001308:	f001 f826 	bl	8002358 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(&hspi1, &id_addr, 1, 50);
 800130c:	f207 214b 	addw	r1, r7, #587	@ 0x24b
 8001310:	2332      	movs	r3, #50	@ 0x32
 8001312:	2201      	movs	r2, #1
 8001314:	4892      	ldr	r0, [pc, #584]	@ (8001560 <main+0x2a0>)
 8001316:	f003 fed8 	bl	80050ca <HAL_SPI_Transmit>
      HAL_SPI_Receive(&hspi1, &id_val, 1, 50);
 800131a:	f207 214a 	addw	r1, r7, #586	@ 0x24a
 800131e:	2332      	movs	r3, #50	@ 0x32
 8001320:	2201      	movs	r2, #1
 8001322:	488f      	ldr	r0, [pc, #572]	@ (8001560 <main+0x2a0>)
 8001324:	f004 f815 	bl	8005352 <HAL_SPI_Receive>
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001328:	2201      	movs	r2, #1
 800132a:	2108      	movs	r1, #8
 800132c:	488b      	ldr	r0, [pc, #556]	@ (800155c <main+0x29c>)
 800132e:	f001 f813 	bl	8002358 <HAL_GPIO_WritePin>
      // 3. Sensr Ayarlarn Gnder (TEK TEK YAZMA - EN GVENLS)
      uint8_t reg_addr = 0x20;
 8001332:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8001336:	f2a3 234f 	subw	r3, r3, #591	@ 0x24f
 800133a:	2220      	movs	r2, #32
 800133c:	701a      	strb	r2, [r3, #0]
      uint8_t reg_val = 0x67;
 800133e:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8001342:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001346:	2267      	movs	r2, #103	@ 0x67
 8001348:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	2108      	movs	r1, #8
 800134e:	4883      	ldr	r0, [pc, #524]	@ (800155c <main+0x29c>)
 8001350:	f001 f802 	bl	8002358 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(&hspi1, &reg_addr, 1, 50);
 8001354:	f207 2149 	addw	r1, r7, #585	@ 0x249
 8001358:	2332      	movs	r3, #50	@ 0x32
 800135a:	2201      	movs	r2, #1
 800135c:	4880      	ldr	r0, [pc, #512]	@ (8001560 <main+0x2a0>)
 800135e:	f003 feb4 	bl	80050ca <HAL_SPI_Transmit>
      HAL_SPI_Transmit(&hspi1, &reg_val, 1, 50);
 8001362:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 8001366:	2332      	movs	r3, #50	@ 0x32
 8001368:	2201      	movs	r2, #1
 800136a:	487d      	ldr	r0, [pc, #500]	@ (8001560 <main+0x2a0>)
 800136c:	f003 fead 	bl	80050ca <HAL_SPI_Transmit>
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001370:	2201      	movs	r2, #1
 8001372:	2108      	movs	r1, #8
 8001374:	4879      	ldr	r0, [pc, #484]	@ (800155c <main+0x29c>)
 8001376:	f000 ffef 	bl	8002358 <HAL_GPIO_WritePin>

      HAL_Delay(100);
 800137a:	2064      	movs	r0, #100	@ 0x64
 800137c:	f000 fd1a 	bl	8001db4 <HAL_Delay>
    while (1)
    {
      // LED Yak Sndr (Dng alyor mu?)
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12); // Yeil LED Toggle
 8001380:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001384:	4877      	ldr	r0, [pc, #476]	@ (8001564 <main+0x2a4>)
 8001386:	f001 f800 	bl	800238a <HAL_GPIO_TogglePin>
      // VERLER OKU (TEK TEK - GARANT YNTEM)
      uint8_t xl, xh, yl, yh;
      uint8_t addr_xl = 0x28 | 0x80;
 800138a:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 800138e:	f2a3 2355 	subw	r3, r3, #597	@ 0x255
 8001392:	22a8      	movs	r2, #168	@ 0xa8
 8001394:	701a      	strb	r2, [r3, #0]
      uint8_t addr_xh = 0x29 | 0x80;
 8001396:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 800139a:	f2a3 2356 	subw	r3, r3, #598	@ 0x256
 800139e:	22a9      	movs	r2, #169	@ 0xa9
 80013a0:	701a      	strb	r2, [r3, #0]
      uint8_t addr_yl = 0x2A | 0x80;
 80013a2:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 80013a6:	f2a3 2357 	subw	r3, r3, #599	@ 0x257
 80013aa:	22aa      	movs	r2, #170	@ 0xaa
 80013ac:	701a      	strb	r2, [r3, #0]
      uint8_t addr_yh = 0x2B | 0x80;
 80013ae:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 80013b2:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 80013b6:	22ab      	movs	r2, #171	@ 0xab
 80013b8:	701a      	strb	r2, [r3, #0]

      // X Low
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2108      	movs	r1, #8
 80013be:	4867      	ldr	r0, [pc, #412]	@ (800155c <main+0x29c>)
 80013c0:	f000 ffca 	bl	8002358 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(&hspi1, &addr_xl, 1, 50);
 80013c4:	f207 2143 	addw	r1, r7, #579	@ 0x243
 80013c8:	2332      	movs	r3, #50	@ 0x32
 80013ca:	2201      	movs	r2, #1
 80013cc:	4864      	ldr	r0, [pc, #400]	@ (8001560 <main+0x2a0>)
 80013ce:	f003 fe7c 	bl	80050ca <HAL_SPI_Transmit>
      HAL_SPI_Receive(&hspi1, &xl, 1, 50);
 80013d2:	f207 2147 	addw	r1, r7, #583	@ 0x247
 80013d6:	2332      	movs	r3, #50	@ 0x32
 80013d8:	2201      	movs	r2, #1
 80013da:	4861      	ldr	r0, [pc, #388]	@ (8001560 <main+0x2a0>)
 80013dc:	f003 ffb9 	bl	8005352 <HAL_SPI_Receive>
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 80013e0:	2201      	movs	r2, #1
 80013e2:	2108      	movs	r1, #8
 80013e4:	485d      	ldr	r0, [pc, #372]	@ (800155c <main+0x29c>)
 80013e6:	f000 ffb7 	bl	8002358 <HAL_GPIO_WritePin>
      // X High
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2108      	movs	r1, #8
 80013ee:	485b      	ldr	r0, [pc, #364]	@ (800155c <main+0x29c>)
 80013f0:	f000 ffb2 	bl	8002358 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(&hspi1, &addr_xh, 1, 50);
 80013f4:	f207 2142 	addw	r1, r7, #578	@ 0x242
 80013f8:	2332      	movs	r3, #50	@ 0x32
 80013fa:	2201      	movs	r2, #1
 80013fc:	4858      	ldr	r0, [pc, #352]	@ (8001560 <main+0x2a0>)
 80013fe:	f003 fe64 	bl	80050ca <HAL_SPI_Transmit>
      HAL_SPI_Receive(&hspi1, &xh, 1, 50);
 8001402:	f207 2146 	addw	r1, r7, #582	@ 0x246
 8001406:	2332      	movs	r3, #50	@ 0x32
 8001408:	2201      	movs	r2, #1
 800140a:	4855      	ldr	r0, [pc, #340]	@ (8001560 <main+0x2a0>)
 800140c:	f003 ffa1 	bl	8005352 <HAL_SPI_Receive>
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	2108      	movs	r1, #8
 8001414:	4851      	ldr	r0, [pc, #324]	@ (800155c <main+0x29c>)
 8001416:	f000 ff9f 	bl	8002358 <HAL_GPIO_WritePin>
      // Y Low
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	2108      	movs	r1, #8
 800141e:	484f      	ldr	r0, [pc, #316]	@ (800155c <main+0x29c>)
 8001420:	f000 ff9a 	bl	8002358 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(&hspi1, &addr_yl, 1, 50);
 8001424:	f207 2141 	addw	r1, r7, #577	@ 0x241
 8001428:	2332      	movs	r3, #50	@ 0x32
 800142a:	2201      	movs	r2, #1
 800142c:	484c      	ldr	r0, [pc, #304]	@ (8001560 <main+0x2a0>)
 800142e:	f003 fe4c 	bl	80050ca <HAL_SPI_Transmit>
      HAL_SPI_Receive(&hspi1, &yl, 1, 50);
 8001432:	f207 2145 	addw	r1, r7, #581	@ 0x245
 8001436:	2332      	movs	r3, #50	@ 0x32
 8001438:	2201      	movs	r2, #1
 800143a:	4849      	ldr	r0, [pc, #292]	@ (8001560 <main+0x2a0>)
 800143c:	f003 ff89 	bl	8005352 <HAL_SPI_Receive>
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001440:	2201      	movs	r2, #1
 8001442:	2108      	movs	r1, #8
 8001444:	4845      	ldr	r0, [pc, #276]	@ (800155c <main+0x29c>)
 8001446:	f000 ff87 	bl	8002358 <HAL_GPIO_WritePin>
      // Y High
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	2108      	movs	r1, #8
 800144e:	4843      	ldr	r0, [pc, #268]	@ (800155c <main+0x29c>)
 8001450:	f000 ff82 	bl	8002358 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(&hspi1, &addr_yh, 1, 50);
 8001454:	f507 7110 	add.w	r1, r7, #576	@ 0x240
 8001458:	2332      	movs	r3, #50	@ 0x32
 800145a:	2201      	movs	r2, #1
 800145c:	4840      	ldr	r0, [pc, #256]	@ (8001560 <main+0x2a0>)
 800145e:	f003 fe34 	bl	80050ca <HAL_SPI_Transmit>
      HAL_SPI_Receive(&hspi1, &yh, 1, 50);
 8001462:	f507 7111 	add.w	r1, r7, #580	@ 0x244
 8001466:	2332      	movs	r3, #50	@ 0x32
 8001468:	2201      	movs	r2, #1
 800146a:	483d      	ldr	r0, [pc, #244]	@ (8001560 <main+0x2a0>)
 800146c:	f003 ff71 	bl	8005352 <HAL_SPI_Receive>
      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001470:	2201      	movs	r2, #1
 8001472:	2108      	movs	r1, #8
 8001474:	4839      	ldr	r0, [pc, #228]	@ (800155c <main+0x29c>)
 8001476:	f000 ff6f 	bl	8002358 <HAL_GPIO_WritePin>

      // Birletir
      int16_t x_raw = (int16_t)((xh << 8) | xl);
 800147a:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 800147e:	f2a3 2352 	subw	r3, r3, #594	@ 0x252
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b21b      	sxth	r3, r3
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	b21a      	sxth	r2, r3
 800148a:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 800148e:	f2a3 2351 	subw	r3, r3, #593	@ 0x251
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	b21b      	sxth	r3, r3
 8001496:	4313      	orrs	r3, r2
 8001498:	f8a7 3496 	strh.w	r3, [r7, #1174]	@ 0x496
      int16_t y_raw = (int16_t)((yh << 8) | yl);
 800149c:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 80014a0:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	021b      	lsls	r3, r3, #8
 80014aa:	b21a      	sxth	r2, r3
 80014ac:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 80014b0:	f2a3 2353 	subw	r3, r3, #595	@ 0x253
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	4313      	orrs	r3, r2
 80014ba:	f8a7 3494 	strh.w	r3, [r7, #1172]	@ 0x494
      // Dnm
      float roll = (float)x_raw * 0.0001f;
 80014be:	f9b7 3496 	ldrsh.w	r3, [r7, #1174]	@ 0x496
 80014c2:	ee07 3a90 	vmov	s15, r3
 80014c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ca:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001568 <main+0x2a8>
 80014ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014d2:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 80014d6:	edc3 7a00 	vstr	s15, [r3]
      float pitch = (float)y_raw * 0.0001f;
 80014da:	f9b7 3494 	ldrsh.w	r3, [r7, #1172]	@ 0x494
 80014de:	ee07 3a90 	vmov	s15, r3
 80014e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014e6:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001568 <main+0x2a8>
 80014ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ee:	f207 438c 	addw	r3, r7, #1164	@ 0x48c
 80014f2:	edc3 7a00 	vstr	s15, [r3]

      // MAVLink Paketle
      mavlink_message_t msg;
      uint8_t buf[MAVLINK_MAX_PACKET_LEN];
      mavlink_msg_attitude_pack(1, 200, &msg, HAL_GetTick(), roll, pitch, 0, 0, 0, 0);
 80014f6:	f000 fc51 	bl	8001d9c <HAL_GetTick>
 80014fa:	4603      	mov	r3, r0
 80014fc:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8001500:	eddf 2a1a 	vldr	s5, [pc, #104]	@ 800156c <main+0x2ac>
 8001504:	ed9f 2a19 	vldr	s4, [pc, #100]	@ 800156c <main+0x2ac>
 8001508:	eddf 1a18 	vldr	s3, [pc, #96]	@ 800156c <main+0x2ac>
 800150c:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 800156c <main+0x2ac>
 8001510:	f207 418c 	addw	r1, r7, #1164	@ 0x48c
 8001514:	edd1 0a00 	vldr	s1, [r1]
 8001518:	f507 6192 	add.w	r1, r7, #1168	@ 0x490
 800151c:	ed91 0a00 	vldr	s0, [r1]
 8001520:	21c8      	movs	r1, #200	@ 0xc8
 8001522:	2001      	movs	r0, #1
 8001524:	f7ff fe85 	bl	8001232 <mavlink_msg_attitude_pack>
      uint16_t len = mavlink_msg_to_send_buffer(buf, &msg);
 8001528:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 800152c:	1d3b      	adds	r3, r7, #4
 800152e:	4611      	mov	r1, r2
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff fd9f 	bl	8001074 <mavlink_msg_to_send_buffer>
 8001536:	4603      	mov	r3, r0
 8001538:	f8a7 348a 	strh.w	r3, [r7, #1162]	@ 0x48a
      while (CDC_Transmit_FS(buf, len) == USBD_BUSY);
 800153c:	bf00      	nop
 800153e:	f8b7 248a 	ldrh.w	r2, [r7, #1162]	@ 0x48a
 8001542:	1d3b      	adds	r3, r7, #4
 8001544:	4611      	mov	r1, r2
 8001546:	4618      	mov	r0, r3
 8001548:	f007 ff04 	bl	8009354 <CDC_Transmit_FS>
 800154c:	4603      	mov	r3, r0
 800154e:	2b01      	cmp	r3, #1
 8001550:	d0f5      	beq.n	800153e <main+0x27e>
      HAL_Delay(50);
 8001552:	2032      	movs	r0, #50	@ 0x32
 8001554:	f000 fc2e 	bl	8001db4 <HAL_Delay>
    {
 8001558:	e712      	b.n	8001380 <main+0xc0>
 800155a:	bf00      	nop
 800155c:	40021000 	.word	0x40021000
 8001560:	200001b4 	.word	0x200001b4
 8001564:	40020c00 	.word	0x40020c00
 8001568:	38d1b717 	.word	0x38d1b717
 800156c:	00000000 	.word	0x00000000

08001570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b094      	sub	sp, #80	@ 0x50
 8001574:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001576:	f107 0320 	add.w	r3, r7, #32
 800157a:	2230      	movs	r2, #48	@ 0x30
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f008 fb52 	bl	8009c28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001584:	f107 030c 	add.w	r3, r7, #12
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001594:	2300      	movs	r3, #0
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	4b28      	ldr	r3, [pc, #160]	@ (800163c <SystemClock_Config+0xcc>)
 800159a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159c:	4a27      	ldr	r2, [pc, #156]	@ (800163c <SystemClock_Config+0xcc>)
 800159e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a4:	4b25      	ldr	r3, [pc, #148]	@ (800163c <SystemClock_Config+0xcc>)
 80015a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015b0:	2300      	movs	r3, #0
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	4b22      	ldr	r3, [pc, #136]	@ (8001640 <SystemClock_Config+0xd0>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a21      	ldr	r2, [pc, #132]	@ (8001640 <SystemClock_Config+0xd0>)
 80015ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015be:	6013      	str	r3, [r2, #0]
 80015c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001640 <SystemClock_Config+0xd0>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015cc:	2301      	movs	r3, #1
 80015ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015d6:	2302      	movs	r3, #2
 80015d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80015de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015e0:	2308      	movs	r3, #8
 80015e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80015e4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80015e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015ea:	2302      	movs	r3, #2
 80015ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80015ee:	2307      	movs	r3, #7
 80015f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f2:	f107 0320 	add.w	r3, r7, #32
 80015f6:	4618      	mov	r0, r3
 80015f8:	f002 ff18 	bl	800442c <HAL_RCC_OscConfig>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001602:	f000 f9b1 	bl	8001968 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001606:	230f      	movs	r3, #15
 8001608:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800160a:	2302      	movs	r3, #2
 800160c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001612:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001616:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001618:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800161c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	2105      	movs	r1, #5
 8001624:	4618      	mov	r0, r3
 8001626:	f003 f979 	bl	800491c <HAL_RCC_ClockConfig>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001630:	f000 f99a 	bl	8001968 <Error_Handler>
  }
}
 8001634:	bf00      	nop
 8001636:	3750      	adds	r7, #80	@ 0x50
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40023800 	.word	0x40023800
 8001640:	40007000 	.word	0x40007000

08001644 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001648:	4b12      	ldr	r3, [pc, #72]	@ (8001694 <MX_I2C1_Init+0x50>)
 800164a:	4a13      	ldr	r2, [pc, #76]	@ (8001698 <MX_I2C1_Init+0x54>)
 800164c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800164e:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <MX_I2C1_Init+0x50>)
 8001650:	4a12      	ldr	r2, [pc, #72]	@ (800169c <MX_I2C1_Init+0x58>)
 8001652:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001654:	4b0f      	ldr	r3, [pc, #60]	@ (8001694 <MX_I2C1_Init+0x50>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800165a:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <MX_I2C1_Init+0x50>)
 800165c:	2200      	movs	r2, #0
 800165e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001660:	4b0c      	ldr	r3, [pc, #48]	@ (8001694 <MX_I2C1_Init+0x50>)
 8001662:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001666:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001668:	4b0a      	ldr	r3, [pc, #40]	@ (8001694 <MX_I2C1_Init+0x50>)
 800166a:	2200      	movs	r2, #0
 800166c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800166e:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <MX_I2C1_Init+0x50>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001674:	4b07      	ldr	r3, [pc, #28]	@ (8001694 <MX_I2C1_Init+0x50>)
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <MX_I2C1_Init+0x50>)
 800167c:	2200      	movs	r2, #0
 800167e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001680:	4804      	ldr	r0, [pc, #16]	@ (8001694 <MX_I2C1_Init+0x50>)
 8001682:	f000 fe9d 	bl	80023c0 <HAL_I2C_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800168c:	f000 f96c 	bl	8001968 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000118 	.word	0x20000118
 8001698:	40005400 	.word	0x40005400
 800169c:	000186a0 	.word	0x000186a0

080016a0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80016a4:	4b13      	ldr	r3, [pc, #76]	@ (80016f4 <MX_I2S3_Init+0x54>)
 80016a6:	4a14      	ldr	r2, [pc, #80]	@ (80016f8 <MX_I2S3_Init+0x58>)
 80016a8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80016aa:	4b12      	ldr	r3, [pc, #72]	@ (80016f4 <MX_I2S3_Init+0x54>)
 80016ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <MX_I2S3_Init+0x54>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80016b8:	4b0e      	ldr	r3, [pc, #56]	@ (80016f4 <MX_I2S3_Init+0x54>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80016be:	4b0d      	ldr	r3, [pc, #52]	@ (80016f4 <MX_I2S3_Init+0x54>)
 80016c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016c4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80016c6:	4b0b      	ldr	r3, [pc, #44]	@ (80016f4 <MX_I2S3_Init+0x54>)
 80016c8:	4a0c      	ldr	r2, [pc, #48]	@ (80016fc <MX_I2S3_Init+0x5c>)
 80016ca:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80016cc:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <MX_I2S3_Init+0x54>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80016d2:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <MX_I2S3_Init+0x54>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80016d8:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <MX_I2S3_Init+0x54>)
 80016da:	2200      	movs	r2, #0
 80016dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80016de:	4805      	ldr	r0, [pc, #20]	@ (80016f4 <MX_I2S3_Init+0x54>)
 80016e0:	f000 ffb2 	bl	8002648 <HAL_I2S_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80016ea:	f000 f93d 	bl	8001968 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	2000016c 	.word	0x2000016c
 80016f8:	40003c00 	.word	0x40003c00
 80016fc:	00017700 	.word	0x00017700

08001700 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001704:	4b17      	ldr	r3, [pc, #92]	@ (8001764 <MX_SPI1_Init+0x64>)
 8001706:	4a18      	ldr	r2, [pc, #96]	@ (8001768 <MX_SPI1_Init+0x68>)
 8001708:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800170a:	4b16      	ldr	r3, [pc, #88]	@ (8001764 <MX_SPI1_Init+0x64>)
 800170c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001710:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001712:	4b14      	ldr	r3, [pc, #80]	@ (8001764 <MX_SPI1_Init+0x64>)
 8001714:	2200      	movs	r2, #0
 8001716:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001718:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <MX_SPI1_Init+0x64>)
 800171a:	2200      	movs	r2, #0
 800171c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800171e:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <MX_SPI1_Init+0x64>)
 8001720:	2202      	movs	r2, #2
 8001722:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001724:	4b0f      	ldr	r3, [pc, #60]	@ (8001764 <MX_SPI1_Init+0x64>)
 8001726:	2201      	movs	r2, #1
 8001728:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800172a:	4b0e      	ldr	r3, [pc, #56]	@ (8001764 <MX_SPI1_Init+0x64>)
 800172c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001730:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001732:	4b0c      	ldr	r3, [pc, #48]	@ (8001764 <MX_SPI1_Init+0x64>)
 8001734:	2218      	movs	r2, #24
 8001736:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001738:	4b0a      	ldr	r3, [pc, #40]	@ (8001764 <MX_SPI1_Init+0x64>)
 800173a:	2200      	movs	r2, #0
 800173c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800173e:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <MX_SPI1_Init+0x64>)
 8001740:	2200      	movs	r2, #0
 8001742:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001744:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <MX_SPI1_Init+0x64>)
 8001746:	2200      	movs	r2, #0
 8001748:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800174a:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <MX_SPI1_Init+0x64>)
 800174c:	220a      	movs	r2, #10
 800174e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001750:	4804      	ldr	r0, [pc, #16]	@ (8001764 <MX_SPI1_Init+0x64>)
 8001752:	f003 fc31 	bl	8004fb8 <HAL_SPI_Init>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800175c:	f000 f904 	bl	8001968 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}
 8001764:	200001b4 	.word	0x200001b4
 8001768:	40013000 	.word	0x40013000

0800176c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08c      	sub	sp, #48	@ 0x30
 8001770:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001772:	f107 031c 	add.w	r3, r7, #28
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]
 8001780:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	61bb      	str	r3, [r7, #24]
 8001786:	4b72      	ldr	r3, [pc, #456]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	4a71      	ldr	r2, [pc, #452]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 800178c:	f043 0310 	orr.w	r3, r3, #16
 8001790:	6313      	str	r3, [r2, #48]	@ 0x30
 8001792:	4b6f      	ldr	r3, [pc, #444]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	f003 0310 	and.w	r3, r3, #16
 800179a:	61bb      	str	r3, [r7, #24]
 800179c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	4b6b      	ldr	r3, [pc, #428]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	4a6a      	ldr	r2, [pc, #424]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017a8:	f043 0304 	orr.w	r3, r3, #4
 80017ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ae:	4b68      	ldr	r3, [pc, #416]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	f003 0304 	and.w	r3, r3, #4
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	4b64      	ldr	r3, [pc, #400]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c2:	4a63      	ldr	r2, [pc, #396]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ca:	4b61      	ldr	r3, [pc, #388]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	4b5d      	ldr	r3, [pc, #372]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017de:	4a5c      	ldr	r2, [pc, #368]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e6:	4b5a      	ldr	r3, [pc, #360]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	4b56      	ldr	r3, [pc, #344]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fa:	4a55      	ldr	r2, [pc, #340]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 80017fc:	f043 0302 	orr.w	r3, r3, #2
 8001800:	6313      	str	r3, [r2, #48]	@ 0x30
 8001802:	4b53      	ldr	r3, [pc, #332]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	60bb      	str	r3, [r7, #8]
 800180c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	607b      	str	r3, [r7, #4]
 8001812:	4b4f      	ldr	r3, [pc, #316]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	4a4e      	ldr	r2, [pc, #312]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 8001818:	f043 0308 	orr.w	r3, r3, #8
 800181c:	6313      	str	r3, [r2, #48]	@ 0x30
 800181e:	4b4c      	ldr	r3, [pc, #304]	@ (8001950 <MX_GPIO_Init+0x1e4>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	607b      	str	r3, [r7, #4]
 8001828:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(gps_ayar_GPIO_Port, gps_ayar_Pin, GPIO_PIN_RESET);
 800182a:	2200      	movs	r2, #0
 800182c:	2108      	movs	r1, #8
 800182e:	4849      	ldr	r0, [pc, #292]	@ (8001954 <MX_GPIO_Init+0x1e8>)
 8001830:	f000 fd92 	bl	8002358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001834:	2201      	movs	r2, #1
 8001836:	2101      	movs	r1, #1
 8001838:	4847      	ldr	r0, [pc, #284]	@ (8001958 <MX_GPIO_Init+0x1ec>)
 800183a:	f000 fd8d 	bl	8002358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800183e:	2200      	movs	r2, #0
 8001840:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001844:	4845      	ldr	r0, [pc, #276]	@ (800195c <MX_GPIO_Init+0x1f0>)
 8001846:	f000 fd87 	bl	8002358 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : gps_ayar_Pin */
  GPIO_InitStruct.Pin = gps_ayar_Pin;
 800184a:	2308      	movs	r3, #8
 800184c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(gps_ayar_GPIO_Port, &GPIO_InitStruct);
 800185a:	f107 031c 	add.w	r3, r7, #28
 800185e:	4619      	mov	r1, r3
 8001860:	483c      	ldr	r0, [pc, #240]	@ (8001954 <MX_GPIO_Init+0x1e8>)
 8001862:	f000 fbdd 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001866:	2301      	movs	r3, #1
 8001868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186a:	2301      	movs	r3, #1
 800186c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001872:	2300      	movs	r3, #0
 8001874:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001876:	f107 031c 	add.w	r3, r7, #28
 800187a:	4619      	mov	r1, r3
 800187c:	4836      	ldr	r0, [pc, #216]	@ (8001958 <MX_GPIO_Init+0x1ec>)
 800187e:	f000 fbcf 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001882:	2308      	movs	r3, #8
 8001884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001886:	2302      	movs	r3, #2
 8001888:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2300      	movs	r3, #0
 8001890:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001892:	2305      	movs	r3, #5
 8001894:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001896:	f107 031c 	add.w	r3, r7, #28
 800189a:	4619      	mov	r1, r3
 800189c:	482e      	ldr	r0, [pc, #184]	@ (8001958 <MX_GPIO_Init+0x1ec>)
 800189e:	f000 fbbf 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018a2:	2301      	movs	r3, #1
 80018a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80018a6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80018aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018b0:	f107 031c 	add.w	r3, r7, #28
 80018b4:	4619      	mov	r1, r3
 80018b6:	482a      	ldr	r0, [pc, #168]	@ (8001960 <MX_GPIO_Init+0x1f4>)
 80018b8:	f000 fbb2 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80018bc:	2304      	movs	r3, #4
 80018be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c0:	2300      	movs	r3, #0
 80018c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80018c8:	f107 031c 	add.w	r3, r7, #28
 80018cc:	4619      	mov	r1, r3
 80018ce:	4825      	ldr	r0, [pc, #148]	@ (8001964 <MX_GPIO_Init+0x1f8>)
 80018d0:	f000 fba6 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80018d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018e6:	2305      	movs	r3, #5
 80018e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80018ea:	f107 031c 	add.w	r3, r7, #28
 80018ee:	4619      	mov	r1, r3
 80018f0:	481c      	ldr	r0, [pc, #112]	@ (8001964 <MX_GPIO_Init+0x1f8>)
 80018f2:	f000 fb95 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80018f6:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80018fa:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fc:	2301      	movs	r3, #1
 80018fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001904:	2300      	movs	r3, #0
 8001906:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001908:	f107 031c 	add.w	r3, r7, #28
 800190c:	4619      	mov	r1, r3
 800190e:	4813      	ldr	r0, [pc, #76]	@ (800195c <MX_GPIO_Init+0x1f0>)
 8001910:	f000 fb86 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001914:	2320      	movs	r3, #32
 8001916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001918:	2300      	movs	r3, #0
 800191a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001920:	f107 031c 	add.w	r3, r7, #28
 8001924:	4619      	mov	r1, r3
 8001926:	480d      	ldr	r0, [pc, #52]	@ (800195c <MX_GPIO_Init+0x1f0>)
 8001928:	f000 fb7a 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800192c:	2302      	movs	r3, #2
 800192e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001930:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001934:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800193a:	f107 031c 	add.w	r3, r7, #28
 800193e:	4619      	mov	r1, r3
 8001940:	4804      	ldr	r0, [pc, #16]	@ (8001954 <MX_GPIO_Init+0x1e8>)
 8001942:	f000 fb6d 	bl	8002020 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001946:	bf00      	nop
 8001948:	3730      	adds	r7, #48	@ 0x30
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40023800 	.word	0x40023800
 8001954:	40021000 	.word	0x40021000
 8001958:	40020800 	.word	0x40020800
 800195c:	40020c00 	.word	0x40020c00
 8001960:	40020000 	.word	0x40020000
 8001964:	40020400 	.word	0x40020400

08001968 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800196c:	b672      	cpsid	i
}
 800196e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <Error_Handler+0x8>

08001974 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	4b10      	ldr	r3, [pc, #64]	@ (80019c0 <HAL_MspInit+0x4c>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001982:	4a0f      	ldr	r2, [pc, #60]	@ (80019c0 <HAL_MspInit+0x4c>)
 8001984:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001988:	6453      	str	r3, [r2, #68]	@ 0x44
 800198a:	4b0d      	ldr	r3, [pc, #52]	@ (80019c0 <HAL_MspInit+0x4c>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	603b      	str	r3, [r7, #0]
 800199a:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <HAL_MspInit+0x4c>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199e:	4a08      	ldr	r2, [pc, #32]	@ (80019c0 <HAL_MspInit+0x4c>)
 80019a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019a6:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <HAL_MspInit+0x4c>)
 80019a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ae:	603b      	str	r3, [r7, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019b2:	2007      	movs	r0, #7
 80019b4:	f000 faf2 	bl	8001f9c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b8:	bf00      	nop
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40023800 	.word	0x40023800

080019c4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08a      	sub	sp, #40	@ 0x28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	609a      	str	r2, [r3, #8]
 80019d8:	60da      	str	r2, [r3, #12]
 80019da:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a19      	ldr	r2, [pc, #100]	@ (8001a48 <HAL_I2C_MspInit+0x84>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d12c      	bne.n	8001a40 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	4b18      	ldr	r3, [pc, #96]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	4a17      	ldr	r2, [pc, #92]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 80019f0:	f043 0302 	orr.w	r3, r3, #2
 80019f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f6:	4b15      	ldr	r3, [pc, #84]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	613b      	str	r3, [r7, #16]
 8001a00:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001a02:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a08:	2312      	movs	r3, #18
 8001a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a10:	2300      	movs	r3, #0
 8001a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a14:	2304      	movs	r3, #4
 8001a16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a18:	f107 0314 	add.w	r3, r7, #20
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	480c      	ldr	r0, [pc, #48]	@ (8001a50 <HAL_I2C_MspInit+0x8c>)
 8001a20:	f000 fafe 	bl	8002020 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	4b08      	ldr	r3, [pc, #32]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 8001a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2c:	4a07      	ldr	r2, [pc, #28]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 8001a2e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a32:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <HAL_I2C_MspInit+0x88>)
 8001a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a40:	bf00      	nop
 8001a42:	3728      	adds	r7, #40	@ 0x28
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40005400 	.word	0x40005400
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40020400 	.word	0x40020400

08001a54 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08e      	sub	sp, #56	@ 0x38
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a6c:	f107 0314 	add.w	r3, r7, #20
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a31      	ldr	r2, [pc, #196]	@ (8001b44 <HAL_I2S_MspInit+0xf0>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d15a      	bne.n	8001b3a <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001a84:	2301      	movs	r3, #1
 8001a86:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001a88:	23c0      	movs	r3, #192	@ 0xc0
 8001a8a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a90:	f107 0314 	add.w	r3, r7, #20
 8001a94:	4618      	mov	r0, r3
 8001a96:	f003 f94d 	bl	8004d34 <HAL_RCCEx_PeriphCLKConfig>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001aa0:	f7ff ff62 	bl	8001968 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	613b      	str	r3, [r7, #16]
 8001aa8:	4b27      	ldr	r3, [pc, #156]	@ (8001b48 <HAL_I2S_MspInit+0xf4>)
 8001aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aac:	4a26      	ldr	r2, [pc, #152]	@ (8001b48 <HAL_I2S_MspInit+0xf4>)
 8001aae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ab2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ab4:	4b24      	ldr	r3, [pc, #144]	@ (8001b48 <HAL_I2S_MspInit+0xf4>)
 8001ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001abc:	613b      	str	r3, [r7, #16]
 8001abe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	4b20      	ldr	r3, [pc, #128]	@ (8001b48 <HAL_I2S_MspInit+0xf4>)
 8001ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac8:	4a1f      	ldr	r2, [pc, #124]	@ (8001b48 <HAL_I2S_MspInit+0xf4>)
 8001aca:	f043 0301 	orr.w	r3, r3, #1
 8001ace:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b48 <HAL_I2S_MspInit+0xf4>)
 8001ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad4:	f003 0301 	and.w	r3, r3, #1
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001adc:	2300      	movs	r3, #0
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	4b19      	ldr	r3, [pc, #100]	@ (8001b48 <HAL_I2S_MspInit+0xf4>)
 8001ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae4:	4a18      	ldr	r2, [pc, #96]	@ (8001b48 <HAL_I2S_MspInit+0xf4>)
 8001ae6:	f043 0304 	orr.w	r3, r3, #4
 8001aea:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aec:	4b16      	ldr	r3, [pc, #88]	@ (8001b48 <HAL_I2S_MspInit+0xf4>)
 8001aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af0:	f003 0304 	and.w	r3, r3, #4
 8001af4:	60bb      	str	r3, [r7, #8]
 8001af6:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001af8:	2310      	movs	r3, #16
 8001afa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afc:	2302      	movs	r3, #2
 8001afe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b04:	2300      	movs	r3, #0
 8001b06:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b08:	2306      	movs	r3, #6
 8001b0a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001b0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b10:	4619      	mov	r1, r3
 8001b12:	480e      	ldr	r0, [pc, #56]	@ (8001b4c <HAL_I2S_MspInit+0xf8>)
 8001b14:	f000 fa84 	bl	8002020 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001b18:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001b1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2300      	movs	r3, #0
 8001b28:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b2a:	2306      	movs	r3, #6
 8001b2c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b32:	4619      	mov	r1, r3
 8001b34:	4806      	ldr	r0, [pc, #24]	@ (8001b50 <HAL_I2S_MspInit+0xfc>)
 8001b36:	f000 fa73 	bl	8002020 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001b3a:	bf00      	nop
 8001b3c:	3738      	adds	r7, #56	@ 0x38
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40003c00 	.word	0x40003c00
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40020000 	.word	0x40020000
 8001b50:	40020800 	.word	0x40020800

08001b54 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08a      	sub	sp, #40	@ 0x28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a19      	ldr	r2, [pc, #100]	@ (8001bd8 <HAL_SPI_MspInit+0x84>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d12b      	bne.n	8001bce <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	613b      	str	r3, [r7, #16]
 8001b7a:	4b18      	ldr	r3, [pc, #96]	@ (8001bdc <HAL_SPI_MspInit+0x88>)
 8001b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7e:	4a17      	ldr	r2, [pc, #92]	@ (8001bdc <HAL_SPI_MspInit+0x88>)
 8001b80:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b86:	4b15      	ldr	r3, [pc, #84]	@ (8001bdc <HAL_SPI_MspInit+0x88>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b8e:	613b      	str	r3, [r7, #16]
 8001b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	4b11      	ldr	r3, [pc, #68]	@ (8001bdc <HAL_SPI_MspInit+0x88>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	4a10      	ldr	r2, [pc, #64]	@ (8001bdc <HAL_SPI_MspInit+0x88>)
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bdc <HAL_SPI_MspInit+0x88>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001bae:	23e0      	movs	r3, #224	@ 0xe0
 8001bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bbe:	2305      	movs	r3, #5
 8001bc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc2:	f107 0314 	add.w	r3, r7, #20
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4805      	ldr	r0, [pc, #20]	@ (8001be0 <HAL_SPI_MspInit+0x8c>)
 8001bca:	f000 fa29 	bl	8002020 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001bce:	bf00      	nop
 8001bd0:	3728      	adds	r7, #40	@ 0x28
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40013000 	.word	0x40013000
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40020000 	.word	0x40020000

08001be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <NMI_Handler+0x4>

08001bec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <HardFault_Handler+0x4>

08001bf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <MemManage_Handler+0x4>

08001bfc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <BusFault_Handler+0x4>

08001c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <UsageFault_Handler+0x4>

08001c0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c3a:	f000 f89b 	bl	8001d74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001c48:	4802      	ldr	r0, [pc, #8]	@ (8001c54 <OTG_FS_IRQHandler+0x10>)
 8001c4a:	f001 fae1 	bl	8003210 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20001750 	.word	0x20001750

08001c58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c5c:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <SystemInit+0x20>)
 8001c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c62:	4a05      	ldr	r2, [pc, #20]	@ (8001c78 <SystemInit+0x20>)
 8001c64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	e000ed00 	.word	0xe000ed00

08001c7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001c7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cb4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c80:	f7ff ffea 	bl	8001c58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c84:	480c      	ldr	r0, [pc, #48]	@ (8001cb8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c86:	490d      	ldr	r1, [pc, #52]	@ (8001cbc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c88:	4a0d      	ldr	r2, [pc, #52]	@ (8001cc0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c8c:	e002      	b.n	8001c94 <LoopCopyDataInit>

08001c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c92:	3304      	adds	r3, #4

08001c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c98:	d3f9      	bcc.n	8001c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c9c:	4c0a      	ldr	r4, [pc, #40]	@ (8001cc8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca0:	e001      	b.n	8001ca6 <LoopFillZerobss>

08001ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ca4:	3204      	adds	r2, #4

08001ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca8:	d3fb      	bcc.n	8001ca2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001caa:	f007 ffc5 	bl	8009c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cae:	f7ff fb07 	bl	80012c0 <main>
  bx  lr    
 8001cb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001cb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cbc:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8001cc0:	08009e24 	.word	0x08009e24
  ldr r2, =_sbss
 8001cc4:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8001cc8:	20001e54 	.word	0x20001e54

08001ccc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ccc:	e7fe      	b.n	8001ccc <ADC_IRQHandler>
	...

08001cd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8001d10 <HAL_Init+0x40>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d10 <HAL_Init+0x40>)
 8001cda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d10 <HAL_Init+0x40>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a0a      	ldr	r2, [pc, #40]	@ (8001d10 <HAL_Init+0x40>)
 8001ce6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cec:	4b08      	ldr	r3, [pc, #32]	@ (8001d10 <HAL_Init+0x40>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a07      	ldr	r2, [pc, #28]	@ (8001d10 <HAL_Init+0x40>)
 8001cf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cf6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cf8:	2003      	movs	r0, #3
 8001cfa:	f000 f94f 	bl	8001f9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cfe:	2000      	movs	r0, #0
 8001d00:	f000 f808 	bl	8001d14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d04:	f7ff fe36 	bl	8001974 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40023c00 	.word	0x40023c00

08001d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d1c:	4b12      	ldr	r3, [pc, #72]	@ (8001d68 <HAL_InitTick+0x54>)
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	4b12      	ldr	r3, [pc, #72]	@ (8001d6c <HAL_InitTick+0x58>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	4619      	mov	r1, r3
 8001d26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d32:	4618      	mov	r0, r3
 8001d34:	f000 f967 	bl	8002006 <HAL_SYSTICK_Config>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e00e      	b.n	8001d60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2b0f      	cmp	r3, #15
 8001d46:	d80a      	bhi.n	8001d5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d48:	2200      	movs	r2, #0
 8001d4a:	6879      	ldr	r1, [r7, #4]
 8001d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d50:	f000 f92f 	bl	8001fb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d54:	4a06      	ldr	r2, [pc, #24]	@ (8001d70 <HAL_InitTick+0x5c>)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	e000      	b.n	8001d60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000000 	.word	0x20000000
 8001d6c:	20000008 	.word	0x20000008
 8001d70:	20000004 	.word	0x20000004

08001d74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d78:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <HAL_IncTick+0x20>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <HAL_IncTick+0x24>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4413      	add	r3, r2
 8001d84:	4a04      	ldr	r2, [pc, #16]	@ (8001d98 <HAL_IncTick+0x24>)
 8001d86:	6013      	str	r3, [r2, #0]
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	20000008 	.word	0x20000008
 8001d98:	2000026c 	.word	0x2000026c

08001d9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001da0:	4b03      	ldr	r3, [pc, #12]	@ (8001db0 <HAL_GetTick+0x14>)
 8001da2:	681b      	ldr	r3, [r3, #0]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	2000026c 	.word	0x2000026c

08001db4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dbc:	f7ff ffee 	bl	8001d9c <HAL_GetTick>
 8001dc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dcc:	d005      	beq.n	8001dda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dce:	4b0a      	ldr	r3, [pc, #40]	@ (8001df8 <HAL_Delay+0x44>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dda:	bf00      	nop
 8001ddc:	f7ff ffde 	bl	8001d9c <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d8f7      	bhi.n	8001ddc <HAL_Delay+0x28>
  {
  }
}
 8001dec:	bf00      	nop
 8001dee:	bf00      	nop
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000008 	.word	0x20000008

08001dfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f003 0307 	and.w	r3, r3, #7
 8001e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e40 <__NVIC_SetPriorityGrouping+0x44>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e18:	4013      	ands	r3, r2
 8001e1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e2e:	4a04      	ldr	r2, [pc, #16]	@ (8001e40 <__NVIC_SetPriorityGrouping+0x44>)
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	60d3      	str	r3, [r2, #12]
}
 8001e34:	bf00      	nop
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e48:	4b04      	ldr	r3, [pc, #16]	@ (8001e5c <__NVIC_GetPriorityGrouping+0x18>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	0a1b      	lsrs	r3, r3, #8
 8001e4e:	f003 0307 	and.w	r3, r3, #7
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	db0b      	blt.n	8001e8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	f003 021f 	and.w	r2, r3, #31
 8001e78:	4907      	ldr	r1, [pc, #28]	@ (8001e98 <__NVIC_EnableIRQ+0x38>)
 8001e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7e:	095b      	lsrs	r3, r3, #5
 8001e80:	2001      	movs	r0, #1
 8001e82:	fa00 f202 	lsl.w	r2, r0, r2
 8001e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	e000e100 	.word	0xe000e100

08001e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	6039      	str	r1, [r7, #0]
 8001ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	db0a      	blt.n	8001ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	490c      	ldr	r1, [pc, #48]	@ (8001ee8 <__NVIC_SetPriority+0x4c>)
 8001eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eba:	0112      	lsls	r2, r2, #4
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ec4:	e00a      	b.n	8001edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	4908      	ldr	r1, [pc, #32]	@ (8001eec <__NVIC_SetPriority+0x50>)
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	f003 030f 	and.w	r3, r3, #15
 8001ed2:	3b04      	subs	r3, #4
 8001ed4:	0112      	lsls	r2, r2, #4
 8001ed6:	b2d2      	uxtb	r2, r2
 8001ed8:	440b      	add	r3, r1
 8001eda:	761a      	strb	r2, [r3, #24]
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	e000e100 	.word	0xe000e100
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b089      	sub	sp, #36	@ 0x24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f003 0307 	and.w	r3, r3, #7
 8001f02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	f1c3 0307 	rsb	r3, r3, #7
 8001f0a:	2b04      	cmp	r3, #4
 8001f0c:	bf28      	it	cs
 8001f0e:	2304      	movcs	r3, #4
 8001f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	3304      	adds	r3, #4
 8001f16:	2b06      	cmp	r3, #6
 8001f18:	d902      	bls.n	8001f20 <NVIC_EncodePriority+0x30>
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	3b03      	subs	r3, #3
 8001f1e:	e000      	b.n	8001f22 <NVIC_EncodePriority+0x32>
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f24:	f04f 32ff 	mov.w	r2, #4294967295
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	43da      	mvns	r2, r3
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	401a      	ands	r2, r3
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f38:	f04f 31ff 	mov.w	r1, #4294967295
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f42:	43d9      	mvns	r1, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f48:	4313      	orrs	r3, r2
         );
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3724      	adds	r7, #36	@ 0x24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
	...

08001f58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f68:	d301      	bcc.n	8001f6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e00f      	b.n	8001f8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f98 <SysTick_Config+0x40>)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3b01      	subs	r3, #1
 8001f74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f76:	210f      	movs	r1, #15
 8001f78:	f04f 30ff 	mov.w	r0, #4294967295
 8001f7c:	f7ff ff8e 	bl	8001e9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f80:	4b05      	ldr	r3, [pc, #20]	@ (8001f98 <SysTick_Config+0x40>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f86:	4b04      	ldr	r3, [pc, #16]	@ (8001f98 <SysTick_Config+0x40>)
 8001f88:	2207      	movs	r2, #7
 8001f8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	e000e010 	.word	0xe000e010

08001f9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f7ff ff29 	bl	8001dfc <__NVIC_SetPriorityGrouping>
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b086      	sub	sp, #24
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	4603      	mov	r3, r0
 8001fba:	60b9      	str	r1, [r7, #8]
 8001fbc:	607a      	str	r2, [r7, #4]
 8001fbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fc4:	f7ff ff3e 	bl	8001e44 <__NVIC_GetPriorityGrouping>
 8001fc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	68b9      	ldr	r1, [r7, #8]
 8001fce:	6978      	ldr	r0, [r7, #20]
 8001fd0:	f7ff ff8e 	bl	8001ef0 <NVIC_EncodePriority>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fda:	4611      	mov	r1, r2
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff ff5d 	bl	8001e9c <__NVIC_SetPriority>
}
 8001fe2:	bf00      	nop
 8001fe4:	3718      	adds	r7, #24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b082      	sub	sp, #8
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff ff31 	bl	8001e60 <__NVIC_EnableIRQ>
}
 8001ffe:	bf00      	nop
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff ffa2 	bl	8001f58 <SysTick_Config>
 8002014:	4603      	mov	r3, r0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
	...

08002020 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002020:	b480      	push	{r7}
 8002022:	b089      	sub	sp, #36	@ 0x24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002032:	2300      	movs	r3, #0
 8002034:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002036:	2300      	movs	r3, #0
 8002038:	61fb      	str	r3, [r7, #28]
 800203a:	e16b      	b.n	8002314 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800203c:	2201      	movs	r2, #1
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	4013      	ands	r3, r2
 800204e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	429a      	cmp	r2, r3
 8002056:	f040 815a 	bne.w	800230e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 0303 	and.w	r3, r3, #3
 8002062:	2b01      	cmp	r3, #1
 8002064:	d005      	beq.n	8002072 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800206e:	2b02      	cmp	r3, #2
 8002070:	d130      	bne.n	80020d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	2203      	movs	r2, #3
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4313      	orrs	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020a8:	2201      	movs	r2, #1
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43db      	mvns	r3, r3
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	4013      	ands	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	091b      	lsrs	r3, r3, #4
 80020be:	f003 0201 	and.w	r2, r3, #1
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f003 0303 	and.w	r3, r3, #3
 80020dc:	2b03      	cmp	r3, #3
 80020de:	d017      	beq.n	8002110 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	2203      	movs	r2, #3
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	43db      	mvns	r3, r3
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4013      	ands	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4313      	orrs	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f003 0303 	and.w	r3, r3, #3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d123      	bne.n	8002164 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	08da      	lsrs	r2, r3, #3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	3208      	adds	r2, #8
 8002124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002128:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	f003 0307 	and.w	r3, r3, #7
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	220f      	movs	r2, #15
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4013      	ands	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	691a      	ldr	r2, [r3, #16]
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	4313      	orrs	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	08da      	lsrs	r2, r3, #3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	3208      	adds	r2, #8
 800215e:	69b9      	ldr	r1, [r7, #24]
 8002160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	2203      	movs	r2, #3
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43db      	mvns	r3, r3
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	4013      	ands	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 0203 	and.w	r2, r3, #3
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4313      	orrs	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 80b4 	beq.w	800230e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	4b60      	ldr	r3, [pc, #384]	@ (800232c <HAL_GPIO_Init+0x30c>)
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	4a5f      	ldr	r2, [pc, #380]	@ (800232c <HAL_GPIO_Init+0x30c>)
 80021b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021b6:	4b5d      	ldr	r3, [pc, #372]	@ (800232c <HAL_GPIO_Init+0x30c>)
 80021b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021c2:	4a5b      	ldr	r2, [pc, #364]	@ (8002330 <HAL_GPIO_Init+0x310>)
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	089b      	lsrs	r3, r3, #2
 80021c8:	3302      	adds	r3, #2
 80021ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	f003 0303 	and.w	r3, r3, #3
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	220f      	movs	r2, #15
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	43db      	mvns	r3, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4013      	ands	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a52      	ldr	r2, [pc, #328]	@ (8002334 <HAL_GPIO_Init+0x314>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d02b      	beq.n	8002246 <HAL_GPIO_Init+0x226>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a51      	ldr	r2, [pc, #324]	@ (8002338 <HAL_GPIO_Init+0x318>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d025      	beq.n	8002242 <HAL_GPIO_Init+0x222>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a50      	ldr	r2, [pc, #320]	@ (800233c <HAL_GPIO_Init+0x31c>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d01f      	beq.n	800223e <HAL_GPIO_Init+0x21e>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4f      	ldr	r2, [pc, #316]	@ (8002340 <HAL_GPIO_Init+0x320>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d019      	beq.n	800223a <HAL_GPIO_Init+0x21a>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4e      	ldr	r2, [pc, #312]	@ (8002344 <HAL_GPIO_Init+0x324>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d013      	beq.n	8002236 <HAL_GPIO_Init+0x216>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a4d      	ldr	r2, [pc, #308]	@ (8002348 <HAL_GPIO_Init+0x328>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d00d      	beq.n	8002232 <HAL_GPIO_Init+0x212>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a4c      	ldr	r2, [pc, #304]	@ (800234c <HAL_GPIO_Init+0x32c>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d007      	beq.n	800222e <HAL_GPIO_Init+0x20e>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a4b      	ldr	r2, [pc, #300]	@ (8002350 <HAL_GPIO_Init+0x330>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d101      	bne.n	800222a <HAL_GPIO_Init+0x20a>
 8002226:	2307      	movs	r3, #7
 8002228:	e00e      	b.n	8002248 <HAL_GPIO_Init+0x228>
 800222a:	2308      	movs	r3, #8
 800222c:	e00c      	b.n	8002248 <HAL_GPIO_Init+0x228>
 800222e:	2306      	movs	r3, #6
 8002230:	e00a      	b.n	8002248 <HAL_GPIO_Init+0x228>
 8002232:	2305      	movs	r3, #5
 8002234:	e008      	b.n	8002248 <HAL_GPIO_Init+0x228>
 8002236:	2304      	movs	r3, #4
 8002238:	e006      	b.n	8002248 <HAL_GPIO_Init+0x228>
 800223a:	2303      	movs	r3, #3
 800223c:	e004      	b.n	8002248 <HAL_GPIO_Init+0x228>
 800223e:	2302      	movs	r3, #2
 8002240:	e002      	b.n	8002248 <HAL_GPIO_Init+0x228>
 8002242:	2301      	movs	r3, #1
 8002244:	e000      	b.n	8002248 <HAL_GPIO_Init+0x228>
 8002246:	2300      	movs	r3, #0
 8002248:	69fa      	ldr	r2, [r7, #28]
 800224a:	f002 0203 	and.w	r2, r2, #3
 800224e:	0092      	lsls	r2, r2, #2
 8002250:	4093      	lsls	r3, r2
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4313      	orrs	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002258:	4935      	ldr	r1, [pc, #212]	@ (8002330 <HAL_GPIO_Init+0x310>)
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	089b      	lsrs	r3, r3, #2
 800225e:	3302      	adds	r3, #2
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002266:	4b3b      	ldr	r3, [pc, #236]	@ (8002354 <HAL_GPIO_Init+0x334>)
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	43db      	mvns	r3, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4013      	ands	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d003      	beq.n	800228a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	4313      	orrs	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800228a:	4a32      	ldr	r2, [pc, #200]	@ (8002354 <HAL_GPIO_Init+0x334>)
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002290:	4b30      	ldr	r3, [pc, #192]	@ (8002354 <HAL_GPIO_Init+0x334>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	43db      	mvns	r3, r3
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	4013      	ands	r3, r2
 800229e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022b4:	4a27      	ldr	r2, [pc, #156]	@ (8002354 <HAL_GPIO_Init+0x334>)
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022ba:	4b26      	ldr	r3, [pc, #152]	@ (8002354 <HAL_GPIO_Init+0x334>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	43db      	mvns	r3, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4013      	ands	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d003      	beq.n	80022de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	4313      	orrs	r3, r2
 80022dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022de:	4a1d      	ldr	r2, [pc, #116]	@ (8002354 <HAL_GPIO_Init+0x334>)
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002354 <HAL_GPIO_Init+0x334>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	43db      	mvns	r3, r3
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	4013      	ands	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d003      	beq.n	8002308 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	4313      	orrs	r3, r2
 8002306:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002308:	4a12      	ldr	r2, [pc, #72]	@ (8002354 <HAL_GPIO_Init+0x334>)
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	3301      	adds	r3, #1
 8002312:	61fb      	str	r3, [r7, #28]
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	2b0f      	cmp	r3, #15
 8002318:	f67f ae90 	bls.w	800203c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800231c:	bf00      	nop
 800231e:	bf00      	nop
 8002320:	3724      	adds	r7, #36	@ 0x24
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	40023800 	.word	0x40023800
 8002330:	40013800 	.word	0x40013800
 8002334:	40020000 	.word	0x40020000
 8002338:	40020400 	.word	0x40020400
 800233c:	40020800 	.word	0x40020800
 8002340:	40020c00 	.word	0x40020c00
 8002344:	40021000 	.word	0x40021000
 8002348:	40021400 	.word	0x40021400
 800234c:	40021800 	.word	0x40021800
 8002350:	40021c00 	.word	0x40021c00
 8002354:	40013c00 	.word	0x40013c00

08002358 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	460b      	mov	r3, r1
 8002362:	807b      	strh	r3, [r7, #2]
 8002364:	4613      	mov	r3, r2
 8002366:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002368:	787b      	ldrb	r3, [r7, #1]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800236e:	887a      	ldrh	r2, [r7, #2]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002374:	e003      	b.n	800237e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002376:	887b      	ldrh	r3, [r7, #2]
 8002378:	041a      	lsls	r2, r3, #16
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	619a      	str	r2, [r3, #24]
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800238a:	b480      	push	{r7}
 800238c:	b085      	sub	sp, #20
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
 8002392:	460b      	mov	r3, r1
 8002394:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800239c:	887a      	ldrh	r2, [r7, #2]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	4013      	ands	r3, r2
 80023a2:	041a      	lsls	r2, r3, #16
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	43d9      	mvns	r1, r3
 80023a8:	887b      	ldrh	r3, [r7, #2]
 80023aa:	400b      	ands	r3, r1
 80023ac:	431a      	orrs	r2, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	619a      	str	r2, [r3, #24]
}
 80023b2:	bf00      	nop
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
	...

080023c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e12b      	b.n	800262a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d106      	bne.n	80023ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7ff faec 	bl	80019c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2224      	movs	r2, #36	@ 0x24
 80023f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0201 	bic.w	r2, r2, #1
 8002402:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002412:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002422:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002424:	f002 fc72 	bl	8004d0c <HAL_RCC_GetPCLK1Freq>
 8002428:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	4a81      	ldr	r2, [pc, #516]	@ (8002634 <HAL_I2C_Init+0x274>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d807      	bhi.n	8002444 <HAL_I2C_Init+0x84>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4a80      	ldr	r2, [pc, #512]	@ (8002638 <HAL_I2C_Init+0x278>)
 8002438:	4293      	cmp	r3, r2
 800243a:	bf94      	ite	ls
 800243c:	2301      	movls	r3, #1
 800243e:	2300      	movhi	r3, #0
 8002440:	b2db      	uxtb	r3, r3
 8002442:	e006      	b.n	8002452 <HAL_I2C_Init+0x92>
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4a7d      	ldr	r2, [pc, #500]	@ (800263c <HAL_I2C_Init+0x27c>)
 8002448:	4293      	cmp	r3, r2
 800244a:	bf94      	ite	ls
 800244c:	2301      	movls	r3, #1
 800244e:	2300      	movhi	r3, #0
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e0e7      	b.n	800262a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	4a78      	ldr	r2, [pc, #480]	@ (8002640 <HAL_I2C_Init+0x280>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	0c9b      	lsrs	r3, r3, #18
 8002464:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	430a      	orrs	r2, r1
 8002478:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	4a6a      	ldr	r2, [pc, #424]	@ (8002634 <HAL_I2C_Init+0x274>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d802      	bhi.n	8002494 <HAL_I2C_Init+0xd4>
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	3301      	adds	r3, #1
 8002492:	e009      	b.n	80024a8 <HAL_I2C_Init+0xe8>
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800249a:	fb02 f303 	mul.w	r3, r2, r3
 800249e:	4a69      	ldr	r2, [pc, #420]	@ (8002644 <HAL_I2C_Init+0x284>)
 80024a0:	fba2 2303 	umull	r2, r3, r2, r3
 80024a4:	099b      	lsrs	r3, r3, #6
 80024a6:	3301      	adds	r3, #1
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	6812      	ldr	r2, [r2, #0]
 80024ac:	430b      	orrs	r3, r1
 80024ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80024ba:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	495c      	ldr	r1, [pc, #368]	@ (8002634 <HAL_I2C_Init+0x274>)
 80024c4:	428b      	cmp	r3, r1
 80024c6:	d819      	bhi.n	80024fc <HAL_I2C_Init+0x13c>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	1e59      	subs	r1, r3, #1
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80024d6:	1c59      	adds	r1, r3, #1
 80024d8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80024dc:	400b      	ands	r3, r1
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d00a      	beq.n	80024f8 <HAL_I2C_Init+0x138>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	1e59      	subs	r1, r3, #1
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80024f0:	3301      	adds	r3, #1
 80024f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024f6:	e051      	b.n	800259c <HAL_I2C_Init+0x1dc>
 80024f8:	2304      	movs	r3, #4
 80024fa:	e04f      	b.n	800259c <HAL_I2C_Init+0x1dc>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d111      	bne.n	8002528 <HAL_I2C_Init+0x168>
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	1e58      	subs	r0, r3, #1
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6859      	ldr	r1, [r3, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	440b      	add	r3, r1
 8002512:	fbb0 f3f3 	udiv	r3, r0, r3
 8002516:	3301      	adds	r3, #1
 8002518:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800251c:	2b00      	cmp	r3, #0
 800251e:	bf0c      	ite	eq
 8002520:	2301      	moveq	r3, #1
 8002522:	2300      	movne	r3, #0
 8002524:	b2db      	uxtb	r3, r3
 8002526:	e012      	b.n	800254e <HAL_I2C_Init+0x18e>
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	1e58      	subs	r0, r3, #1
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6859      	ldr	r1, [r3, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	0099      	lsls	r1, r3, #2
 8002538:	440b      	add	r3, r1
 800253a:	fbb0 f3f3 	udiv	r3, r0, r3
 800253e:	3301      	adds	r3, #1
 8002540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002544:	2b00      	cmp	r3, #0
 8002546:	bf0c      	ite	eq
 8002548:	2301      	moveq	r3, #1
 800254a:	2300      	movne	r3, #0
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <HAL_I2C_Init+0x196>
 8002552:	2301      	movs	r3, #1
 8002554:	e022      	b.n	800259c <HAL_I2C_Init+0x1dc>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d10e      	bne.n	800257c <HAL_I2C_Init+0x1bc>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	1e58      	subs	r0, r3, #1
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6859      	ldr	r1, [r3, #4]
 8002566:	460b      	mov	r3, r1
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	440b      	add	r3, r1
 800256c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002570:	3301      	adds	r3, #1
 8002572:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002576:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800257a:	e00f      	b.n	800259c <HAL_I2C_Init+0x1dc>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	1e58      	subs	r0, r3, #1
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6859      	ldr	r1, [r3, #4]
 8002584:	460b      	mov	r3, r1
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	0099      	lsls	r1, r3, #2
 800258c:	440b      	add	r3, r1
 800258e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002592:	3301      	adds	r3, #1
 8002594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002598:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	6809      	ldr	r1, [r1, #0]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69da      	ldr	r2, [r3, #28]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	431a      	orrs	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	430a      	orrs	r2, r1
 80025be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80025ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	6911      	ldr	r1, [r2, #16]
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	68d2      	ldr	r2, [r2, #12]
 80025d6:	4311      	orrs	r1, r2
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6812      	ldr	r2, [r2, #0]
 80025dc:	430b      	orrs	r3, r1
 80025de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	695a      	ldr	r2, [r3, #20]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f042 0201 	orr.w	r2, r2, #1
 800260a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2220      	movs	r2, #32
 8002616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	000186a0 	.word	0x000186a0
 8002638:	001e847f 	.word	0x001e847f
 800263c:	003d08ff 	.word	0x003d08ff
 8002640:	431bde83 	.word	0x431bde83
 8002644:	10624dd3 	.word	0x10624dd3

08002648 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b088      	sub	sp, #32
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e128      	b.n	80028ac <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d109      	bne.n	800267a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a90      	ldr	r2, [pc, #576]	@ (80028b4 <HAL_I2S_Init+0x26c>)
 8002672:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff f9ed 	bl	8001a54 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2202      	movs	r2, #2
 800267e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	69db      	ldr	r3, [r3, #28]
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6812      	ldr	r2, [r2, #0]
 800268c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002690:	f023 030f 	bic.w	r3, r3, #15
 8002694:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2202      	movs	r2, #2
 800269c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	695b      	ldr	r3, [r3, #20]
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d060      	beq.n	8002768 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d102      	bne.n	80026b4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80026ae:	2310      	movs	r3, #16
 80026b0:	617b      	str	r3, [r7, #20]
 80026b2:	e001      	b.n	80026b8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80026b4:	2320      	movs	r3, #32
 80026b6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	2b20      	cmp	r3, #32
 80026be:	d802      	bhi.n	80026c6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80026c6:	2001      	movs	r0, #1
 80026c8:	f002 fc16 	bl	8004ef8 <HAL_RCCEx_GetPeriphCLKFreq>
 80026cc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026d6:	d125      	bne.n	8002724 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d010      	beq.n	8002702 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80026ea:	4613      	mov	r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	4413      	add	r3, r2
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	461a      	mov	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026fc:	3305      	adds	r3, #5
 80026fe:	613b      	str	r3, [r7, #16]
 8002700:	e01f      	b.n	8002742 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	00db      	lsls	r3, r3, #3
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	fbb2 f2f3 	udiv	r2, r2, r3
 800270c:	4613      	mov	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	461a      	mov	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	fbb2 f3f3 	udiv	r3, r2, r3
 800271e:	3305      	adds	r3, #5
 8002720:	613b      	str	r3, [r7, #16]
 8002722:	e00e      	b.n	8002742 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	fbb2 f2f3 	udiv	r2, r2, r3
 800272c:	4613      	mov	r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4413      	add	r3, r2
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	461a      	mov	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	fbb2 f3f3 	udiv	r3, r2, r3
 800273e:	3305      	adds	r3, #5
 8002740:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	4a5c      	ldr	r2, [pc, #368]	@ (80028b8 <HAL_I2S_Init+0x270>)
 8002746:	fba2 2303 	umull	r2, r3, r2, r3
 800274a:	08db      	lsrs	r3, r3, #3
 800274c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	085b      	lsrs	r3, r3, #1
 800275e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	021b      	lsls	r3, r3, #8
 8002764:	61bb      	str	r3, [r7, #24]
 8002766:	e003      	b.n	8002770 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002768:	2302      	movs	r3, #2
 800276a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800276c:	2300      	movs	r3, #0
 800276e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d902      	bls.n	800277c <HAL_I2S_Init+0x134>
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	2bff      	cmp	r3, #255	@ 0xff
 800277a:	d907      	bls.n	800278c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002780:	f043 0210 	orr.w	r2, r3, #16
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e08f      	b.n	80028ac <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691a      	ldr	r2, [r3, #16]
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	ea42 0103 	orr.w	r1, r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	69fa      	ldr	r2, [r7, #28]
 800279c:	430a      	orrs	r2, r1
 800279e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80027aa:	f023 030f 	bic.w	r3, r3, #15
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6851      	ldr	r1, [r2, #4]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6892      	ldr	r2, [r2, #8]
 80027b6:	4311      	orrs	r1, r2
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	68d2      	ldr	r2, [r2, #12]
 80027bc:	4311      	orrs	r1, r2
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	6992      	ldr	r2, [r2, #24]
 80027c2:	430a      	orrs	r2, r1
 80027c4:	431a      	orrs	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027ce:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d161      	bne.n	800289c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a38      	ldr	r2, [pc, #224]	@ (80028bc <HAL_I2S_Init+0x274>)
 80027dc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a37      	ldr	r2, [pc, #220]	@ (80028c0 <HAL_I2S_Init+0x278>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d101      	bne.n	80027ec <HAL_I2S_Init+0x1a4>
 80027e8:	4b36      	ldr	r3, [pc, #216]	@ (80028c4 <HAL_I2S_Init+0x27c>)
 80027ea:	e001      	b.n	80027f0 <HAL_I2S_Init+0x1a8>
 80027ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	6812      	ldr	r2, [r2, #0]
 80027f6:	4932      	ldr	r1, [pc, #200]	@ (80028c0 <HAL_I2S_Init+0x278>)
 80027f8:	428a      	cmp	r2, r1
 80027fa:	d101      	bne.n	8002800 <HAL_I2S_Init+0x1b8>
 80027fc:	4a31      	ldr	r2, [pc, #196]	@ (80028c4 <HAL_I2S_Init+0x27c>)
 80027fe:	e001      	b.n	8002804 <HAL_I2S_Init+0x1bc>
 8002800:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002804:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002808:	f023 030f 	bic.w	r3, r3, #15
 800280c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a2b      	ldr	r2, [pc, #172]	@ (80028c0 <HAL_I2S_Init+0x278>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d101      	bne.n	800281c <HAL_I2S_Init+0x1d4>
 8002818:	4b2a      	ldr	r3, [pc, #168]	@ (80028c4 <HAL_I2S_Init+0x27c>)
 800281a:	e001      	b.n	8002820 <HAL_I2S_Init+0x1d8>
 800281c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002820:	2202      	movs	r2, #2
 8002822:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a25      	ldr	r2, [pc, #148]	@ (80028c0 <HAL_I2S_Init+0x278>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d101      	bne.n	8002832 <HAL_I2S_Init+0x1ea>
 800282e:	4b25      	ldr	r3, [pc, #148]	@ (80028c4 <HAL_I2S_Init+0x27c>)
 8002830:	e001      	b.n	8002836 <HAL_I2S_Init+0x1ee>
 8002832:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002836:	69db      	ldr	r3, [r3, #28]
 8002838:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002842:	d003      	beq.n	800284c <HAL_I2S_Init+0x204>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d103      	bne.n	8002854 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800284c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002850:	613b      	str	r3, [r7, #16]
 8002852:	e001      	b.n	8002858 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002854:	2300      	movs	r3, #0
 8002856:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002862:	4313      	orrs	r3, r2
 8002864:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800286c:	4313      	orrs	r3, r2
 800286e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002876:	4313      	orrs	r3, r2
 8002878:	b29a      	uxth	r2, r3
 800287a:	897b      	ldrh	r3, [r7, #10]
 800287c:	4313      	orrs	r3, r2
 800287e:	b29b      	uxth	r3, r3
 8002880:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002884:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a0d      	ldr	r2, [pc, #52]	@ (80028c0 <HAL_I2S_Init+0x278>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d101      	bne.n	8002894 <HAL_I2S_Init+0x24c>
 8002890:	4b0c      	ldr	r3, [pc, #48]	@ (80028c4 <HAL_I2S_Init+0x27c>)
 8002892:	e001      	b.n	8002898 <HAL_I2S_Init+0x250>
 8002894:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002898:	897a      	ldrh	r2, [r7, #10]
 800289a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2200      	movs	r2, #0
 80028a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2201      	movs	r2, #1
 80028a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3720      	adds	r7, #32
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	080029bf 	.word	0x080029bf
 80028b8:	cccccccd 	.word	0xcccccccd
 80028bc:	08002ad5 	.word	0x08002ad5
 80028c0:	40003800 	.word	0x40003800
 80028c4:	40003400 	.word	0x40003400

080028c8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80028f8:	bf00      	nop
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002910:	881a      	ldrh	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291c:	1c9a      	adds	r2, r3, #2
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002926:	b29b      	uxth	r3, r3
 8002928:	3b01      	subs	r3, #1
 800292a:	b29a      	uxth	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002934:	b29b      	uxth	r3, r3
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10e      	bne.n	8002958 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	685a      	ldr	r2, [r3, #4]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002948:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2201      	movs	r2, #1
 800294e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f7ff ffb8 	bl	80028c8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002958:	bf00      	nop
 800295a:	3708      	adds	r7, #8
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	68da      	ldr	r2, [r3, #12]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002972:	b292      	uxth	r2, r2
 8002974:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297a:	1c9a      	adds	r2, r3, #2
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002984:	b29b      	uxth	r3, r3
 8002986:	3b01      	subs	r3, #1
 8002988:	b29a      	uxth	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002992:	b29b      	uxth	r3, r3
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10e      	bne.n	80029b6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685a      	ldr	r2, [r3, #4]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80029a6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f7ff ff93 	bl	80028dc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80029b6:	bf00      	nop
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b086      	sub	sp, #24
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	2b04      	cmp	r3, #4
 80029d8:	d13a      	bne.n	8002a50 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	f003 0301 	and.w	r3, r3, #1
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d109      	bne.n	80029f8 <I2S_IRQHandler+0x3a>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029ee:	2b40      	cmp	r3, #64	@ 0x40
 80029f0:	d102      	bne.n	80029f8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7ff ffb4 	bl	8002960 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029fe:	2b40      	cmp	r3, #64	@ 0x40
 8002a00:	d126      	bne.n	8002a50 <I2S_IRQHandler+0x92>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 0320 	and.w	r3, r3, #32
 8002a0c:	2b20      	cmp	r3, #32
 8002a0e:	d11f      	bne.n	8002a50 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002a1e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002a20:	2300      	movs	r3, #0
 8002a22:	613b      	str	r3, [r7, #16]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	613b      	str	r3, [r7, #16]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	613b      	str	r3, [r7, #16]
 8002a34:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a42:	f043 0202 	orr.w	r2, r3, #2
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7ff ff50 	bl	80028f0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	2b03      	cmp	r3, #3
 8002a5a:	d136      	bne.n	8002aca <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d109      	bne.n	8002a7a <I2S_IRQHandler+0xbc>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a70:	2b80      	cmp	r3, #128	@ 0x80
 8002a72:	d102      	bne.n	8002a7a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7ff ff45 	bl	8002904 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f003 0308 	and.w	r3, r3, #8
 8002a80:	2b08      	cmp	r3, #8
 8002a82:	d122      	bne.n	8002aca <I2S_IRQHandler+0x10c>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f003 0320 	and.w	r3, r3, #32
 8002a8e:	2b20      	cmp	r3, #32
 8002a90:	d11b      	bne.n	8002aca <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	685a      	ldr	r2, [r3, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002aa0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60fb      	str	r3, [r7, #12]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	60fb      	str	r3, [r7, #12]
 8002aae:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002abc:	f043 0204 	orr.w	r2, r3, #4
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f7ff ff13 	bl	80028f0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002aca:	bf00      	nop
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
	...

08002ad4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b088      	sub	sp, #32
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a92      	ldr	r2, [pc, #584]	@ (8002d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d101      	bne.n	8002af2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002aee:	4b92      	ldr	r3, [pc, #584]	@ (8002d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002af0:	e001      	b.n	8002af6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002af2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a8b      	ldr	r2, [pc, #556]	@ (8002d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d101      	bne.n	8002b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002b0c:	4b8a      	ldr	r3, [pc, #552]	@ (8002d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b0e:	e001      	b.n	8002b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002b10:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b20:	d004      	beq.n	8002b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	f040 8099 	bne.w	8002c5e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d107      	bne.n	8002b46 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d002      	beq.n	8002b46 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 f925 	bl	8002d90 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d107      	bne.n	8002b60 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d002      	beq.n	8002b60 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 f9c8 	bl	8002ef0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b66:	2b40      	cmp	r3, #64	@ 0x40
 8002b68:	d13a      	bne.n	8002be0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	f003 0320 	and.w	r3, r3, #32
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d035      	beq.n	8002be0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a6e      	ldr	r2, [pc, #440]	@ (8002d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d101      	bne.n	8002b82 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002b7e:	4b6e      	ldr	r3, [pc, #440]	@ (8002d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b80:	e001      	b.n	8002b86 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002b82:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4969      	ldr	r1, [pc, #420]	@ (8002d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002b8e:	428b      	cmp	r3, r1
 8002b90:	d101      	bne.n	8002b96 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002b92:	4b69      	ldr	r3, [pc, #420]	@ (8002d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002b94:	e001      	b.n	8002b9a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002b96:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b9a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b9e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	685a      	ldr	r2, [r3, #4]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002bae:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	60fb      	str	r3, [r7, #12]
 8002bc4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd2:	f043 0202 	orr.w	r2, r3, #2
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f7ff fe88 	bl	80028f0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b08      	cmp	r3, #8
 8002be8:	f040 80c3 	bne.w	8002d72 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	f003 0320 	and.w	r3, r3, #32
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	f000 80bd 	beq.w	8002d72 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	685a      	ldr	r2, [r3, #4]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002c06:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a49      	ldr	r2, [pc, #292]	@ (8002d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d101      	bne.n	8002c16 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002c12:	4b49      	ldr	r3, [pc, #292]	@ (8002d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c14:	e001      	b.n	8002c1a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002c16:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4944      	ldr	r1, [pc, #272]	@ (8002d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002c22:	428b      	cmp	r3, r1
 8002c24:	d101      	bne.n	8002c2a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002c26:	4b44      	ldr	r3, [pc, #272]	@ (8002d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002c28:	e001      	b.n	8002c2e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002c2a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c2e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c32:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c34:	2300      	movs	r3, #0
 8002c36:	60bb      	str	r3, [r7, #8]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	60bb      	str	r3, [r7, #8]
 8002c40:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2201      	movs	r2, #1
 8002c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4e:	f043 0204 	orr.w	r2, r3, #4
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f7ff fe4a 	bl	80028f0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002c5c:	e089      	b.n	8002d72 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d107      	bne.n	8002c78 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d002      	beq.n	8002c78 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f8be 	bl	8002df4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d107      	bne.n	8002c92 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d002      	beq.n	8002c92 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f000 f8fd 	bl	8002e8c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c98:	2b40      	cmp	r3, #64	@ 0x40
 8002c9a:	d12f      	bne.n	8002cfc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	f003 0320 	and.w	r3, r3, #32
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d02a      	beq.n	8002cfc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002cb4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a1e      	ldr	r2, [pc, #120]	@ (8002d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d101      	bne.n	8002cc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002cc2:	e001      	b.n	8002cc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002cc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4919      	ldr	r1, [pc, #100]	@ (8002d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002cd0:	428b      	cmp	r3, r1
 8002cd2:	d101      	bne.n	8002cd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002cd4:	4b18      	ldr	r3, [pc, #96]	@ (8002d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002cd6:	e001      	b.n	8002cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002cd8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cdc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ce0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cee:	f043 0202 	orr.w	r2, r3, #2
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f7ff fdfa 	bl	80028f0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	f003 0308 	and.w	r3, r3, #8
 8002d02:	2b08      	cmp	r3, #8
 8002d04:	d136      	bne.n	8002d74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	f003 0320 	and.w	r3, r3, #32
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d031      	beq.n	8002d74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a07      	ldr	r2, [pc, #28]	@ (8002d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d101      	bne.n	8002d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002d1a:	4b07      	ldr	r3, [pc, #28]	@ (8002d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d1c:	e001      	b.n	8002d22 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002d1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4902      	ldr	r1, [pc, #8]	@ (8002d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d2a:	428b      	cmp	r3, r1
 8002d2c:	d106      	bne.n	8002d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002d2e:	4b02      	ldr	r3, [pc, #8]	@ (8002d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d30:	e006      	b.n	8002d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002d32:	bf00      	nop
 8002d34:	40003800 	.word	0x40003800
 8002d38:	40003400 	.word	0x40003400
 8002d3c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d40:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002d44:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002d54:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d62:	f043 0204 	orr.w	r2, r3, #4
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7ff fdc0 	bl	80028f0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002d70:	e000      	b.n	8002d74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002d72:	bf00      	nop
}
 8002d74:	bf00      	nop
 8002d76:	3720      	adds	r7, #32
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9c:	1c99      	adds	r1, r3, #2
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	6251      	str	r1, [r2, #36]	@ 0x24
 8002da2:	881a      	ldrh	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	3b01      	subs	r3, #1
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d113      	bne.n	8002dea <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	685a      	ldr	r2, [r3, #4]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002dd0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d106      	bne.n	8002dea <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f7ff ffc9 	bl	8002d7c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002dea:	bf00      	nop
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e00:	1c99      	adds	r1, r3, #2
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6251      	str	r1, [r2, #36]	@ 0x24
 8002e06:	8819      	ldrh	r1, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8002e84 <I2SEx_TxISR_I2SExt+0x90>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d101      	bne.n	8002e16 <I2SEx_TxISR_I2SExt+0x22>
 8002e12:	4b1d      	ldr	r3, [pc, #116]	@ (8002e88 <I2SEx_TxISR_I2SExt+0x94>)
 8002e14:	e001      	b.n	8002e1a <I2SEx_TxISR_I2SExt+0x26>
 8002e16:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e1a:	460a      	mov	r2, r1
 8002e1c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d121      	bne.n	8002e7a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a12      	ldr	r2, [pc, #72]	@ (8002e84 <I2SEx_TxISR_I2SExt+0x90>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d101      	bne.n	8002e44 <I2SEx_TxISR_I2SExt+0x50>
 8002e40:	4b11      	ldr	r3, [pc, #68]	@ (8002e88 <I2SEx_TxISR_I2SExt+0x94>)
 8002e42:	e001      	b.n	8002e48 <I2SEx_TxISR_I2SExt+0x54>
 8002e44:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e48:	685a      	ldr	r2, [r3, #4]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	490d      	ldr	r1, [pc, #52]	@ (8002e84 <I2SEx_TxISR_I2SExt+0x90>)
 8002e50:	428b      	cmp	r3, r1
 8002e52:	d101      	bne.n	8002e58 <I2SEx_TxISR_I2SExt+0x64>
 8002e54:	4b0c      	ldr	r3, [pc, #48]	@ (8002e88 <I2SEx_TxISR_I2SExt+0x94>)
 8002e56:	e001      	b.n	8002e5c <I2SEx_TxISR_I2SExt+0x68>
 8002e58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e5c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002e60:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d106      	bne.n	8002e7a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f7ff ff81 	bl	8002d7c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e7a:	bf00      	nop
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	40003800 	.word	0x40003800
 8002e88:	40003400 	.word	0x40003400

08002e8c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68d8      	ldr	r0, [r3, #12]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e9e:	1c99      	adds	r1, r3, #2
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002ea4:	b282      	uxth	r2, r0
 8002ea6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	b29a      	uxth	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d113      	bne.n	8002ee8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ece:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d106      	bne.n	8002ee8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2201      	movs	r2, #1
 8002ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7ff ff4a 	bl	8002d7c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002ee8:	bf00      	nop
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a20      	ldr	r2, [pc, #128]	@ (8002f80 <I2SEx_RxISR_I2SExt+0x90>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d101      	bne.n	8002f06 <I2SEx_RxISR_I2SExt+0x16>
 8002f02:	4b20      	ldr	r3, [pc, #128]	@ (8002f84 <I2SEx_RxISR_I2SExt+0x94>)
 8002f04:	e001      	b.n	8002f0a <I2SEx_RxISR_I2SExt+0x1a>
 8002f06:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f0a:	68d8      	ldr	r0, [r3, #12]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f10:	1c99      	adds	r1, r3, #2
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002f16:	b282      	uxth	r2, r0
 8002f18:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	3b01      	subs	r3, #1
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d121      	bne.n	8002f76 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a12      	ldr	r2, [pc, #72]	@ (8002f80 <I2SEx_RxISR_I2SExt+0x90>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d101      	bne.n	8002f40 <I2SEx_RxISR_I2SExt+0x50>
 8002f3c:	4b11      	ldr	r3, [pc, #68]	@ (8002f84 <I2SEx_RxISR_I2SExt+0x94>)
 8002f3e:	e001      	b.n	8002f44 <I2SEx_RxISR_I2SExt+0x54>
 8002f40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f44:	685a      	ldr	r2, [r3, #4]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	490d      	ldr	r1, [pc, #52]	@ (8002f80 <I2SEx_RxISR_I2SExt+0x90>)
 8002f4c:	428b      	cmp	r3, r1
 8002f4e:	d101      	bne.n	8002f54 <I2SEx_RxISR_I2SExt+0x64>
 8002f50:	4b0c      	ldr	r3, [pc, #48]	@ (8002f84 <I2SEx_RxISR_I2SExt+0x94>)
 8002f52:	e001      	b.n	8002f58 <I2SEx_RxISR_I2SExt+0x68>
 8002f54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f58:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f5c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d106      	bne.n	8002f76 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f7ff ff03 	bl	8002d7c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f76:	bf00      	nop
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40003800 	.word	0x40003800
 8002f84:	40003400 	.word	0x40003400

08002f88 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af02      	add	r7, sp, #8
 8002f8e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e101      	b.n	800319e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d106      	bne.n	8002fba <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f006 fb15 	bl	80095e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fc8:	d102      	bne.n	8002fd0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f002 fed8 	bl	8005d8a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6818      	ldr	r0, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	7c1a      	ldrb	r2, [r3, #16]
 8002fe2:	f88d 2000 	strb.w	r2, [sp]
 8002fe6:	3304      	adds	r3, #4
 8002fe8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fea:	f002 fdb7 	bl	8005b5c <USB_CoreInit>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d005      	beq.n	8003000 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e0ce      	b.n	800319e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2100      	movs	r1, #0
 8003006:	4618      	mov	r0, r3
 8003008:	f002 fed0 	bl	8005dac <USB_SetCurrentMode>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d005      	beq.n	800301e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2202      	movs	r2, #2
 8003016:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e0bf      	b.n	800319e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800301e:	2300      	movs	r3, #0
 8003020:	73fb      	strb	r3, [r7, #15]
 8003022:	e04a      	b.n	80030ba <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003024:	7bfa      	ldrb	r2, [r7, #15]
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	4413      	add	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	440b      	add	r3, r1
 8003032:	3315      	adds	r3, #21
 8003034:	2201      	movs	r2, #1
 8003036:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003038:	7bfa      	ldrb	r2, [r7, #15]
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	4613      	mov	r3, r2
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	4413      	add	r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	3314      	adds	r3, #20
 8003048:	7bfa      	ldrb	r2, [r7, #15]
 800304a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800304c:	7bfa      	ldrb	r2, [r7, #15]
 800304e:	7bfb      	ldrb	r3, [r7, #15]
 8003050:	b298      	uxth	r0, r3
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	00db      	lsls	r3, r3, #3
 8003058:	4413      	add	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	440b      	add	r3, r1
 800305e:	332e      	adds	r3, #46	@ 0x2e
 8003060:	4602      	mov	r2, r0
 8003062:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003064:	7bfa      	ldrb	r2, [r7, #15]
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	4613      	mov	r3, r2
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	4413      	add	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	3318      	adds	r3, #24
 8003074:	2200      	movs	r2, #0
 8003076:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003078:	7bfa      	ldrb	r2, [r7, #15]
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	4613      	mov	r3, r2
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	4413      	add	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	331c      	adds	r3, #28
 8003088:	2200      	movs	r2, #0
 800308a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800308c:	7bfa      	ldrb	r2, [r7, #15]
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	4613      	mov	r3, r2
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	4413      	add	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	440b      	add	r3, r1
 800309a:	3320      	adds	r3, #32
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80030a0:	7bfa      	ldrb	r2, [r7, #15]
 80030a2:	6879      	ldr	r1, [r7, #4]
 80030a4:	4613      	mov	r3, r2
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	4413      	add	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	440b      	add	r3, r1
 80030ae:	3324      	adds	r3, #36	@ 0x24
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
 80030b6:	3301      	adds	r3, #1
 80030b8:	73fb      	strb	r3, [r7, #15]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	791b      	ldrb	r3, [r3, #4]
 80030be:	7bfa      	ldrb	r2, [r7, #15]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d3af      	bcc.n	8003024 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030c4:	2300      	movs	r3, #0
 80030c6:	73fb      	strb	r3, [r7, #15]
 80030c8:	e044      	b.n	8003154 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80030ca:	7bfa      	ldrb	r2, [r7, #15]
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	4613      	mov	r3, r2
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	4413      	add	r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	440b      	add	r3, r1
 80030d8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80030dc:	2200      	movs	r2, #0
 80030de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80030e0:	7bfa      	ldrb	r2, [r7, #15]
 80030e2:	6879      	ldr	r1, [r7, #4]
 80030e4:	4613      	mov	r3, r2
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	4413      	add	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	440b      	add	r3, r1
 80030ee:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80030f2:	7bfa      	ldrb	r2, [r7, #15]
 80030f4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80030f6:	7bfa      	ldrb	r2, [r7, #15]
 80030f8:	6879      	ldr	r1, [r7, #4]
 80030fa:	4613      	mov	r3, r2
 80030fc:	00db      	lsls	r3, r3, #3
 80030fe:	4413      	add	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	440b      	add	r3, r1
 8003104:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003108:	2200      	movs	r2, #0
 800310a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800310c:	7bfa      	ldrb	r2, [r7, #15]
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	4613      	mov	r3, r2
 8003112:	00db      	lsls	r3, r3, #3
 8003114:	4413      	add	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	440b      	add	r3, r1
 800311a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800311e:	2200      	movs	r2, #0
 8003120:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003122:	7bfa      	ldrb	r2, [r7, #15]
 8003124:	6879      	ldr	r1, [r7, #4]
 8003126:	4613      	mov	r3, r2
 8003128:	00db      	lsls	r3, r3, #3
 800312a:	4413      	add	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	440b      	add	r3, r1
 8003130:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003138:	7bfa      	ldrb	r2, [r7, #15]
 800313a:	6879      	ldr	r1, [r7, #4]
 800313c:	4613      	mov	r3, r2
 800313e:	00db      	lsls	r3, r3, #3
 8003140:	4413      	add	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	440b      	add	r3, r1
 8003146:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	3301      	adds	r3, #1
 8003152:	73fb      	strb	r3, [r7, #15]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	791b      	ldrb	r3, [r3, #4]
 8003158:	7bfa      	ldrb	r2, [r7, #15]
 800315a:	429a      	cmp	r2, r3
 800315c:	d3b5      	bcc.n	80030ca <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6818      	ldr	r0, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	7c1a      	ldrb	r2, [r3, #16]
 8003166:	f88d 2000 	strb.w	r2, [sp]
 800316a:	3304      	adds	r3, #4
 800316c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800316e:	f002 fe69 	bl	8005e44 <USB_DevInit>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d005      	beq.n	8003184 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2202      	movs	r2, #2
 800317c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e00c      	b.n	800319e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f003 feb3 	bl	8006f02 <USB_DevDisconnect>

  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}

080031a6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80031a6:	b580      	push	{r7, lr}
 80031a8:	b084      	sub	sp, #16
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d101      	bne.n	80031c2 <HAL_PCD_Start+0x1c>
 80031be:	2302      	movs	r3, #2
 80031c0:	e022      	b.n	8003208 <HAL_PCD_Start+0x62>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d009      	beq.n	80031ea <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d105      	bne.n	80031ea <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f002 fdba 	bl	8005d68 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f003 fe61 	bl	8006ec0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003206:	2300      	movs	r3, #0
}
 8003208:	4618      	mov	r0, r3
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}

08003210 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003210:	b590      	push	{r4, r7, lr}
 8003212:	b08d      	sub	sp, #52	@ 0x34
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800321e:	6a3b      	ldr	r3, [r7, #32]
 8003220:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4618      	mov	r0, r3
 8003228:	f003 ff1f 	bl	800706a <USB_GetMode>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	f040 848c 	bne.w	8003b4c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f003 fe83 	bl	8006f44 <USB_ReadInterrupts>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 8482 	beq.w	8003b4a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	0a1b      	lsrs	r3, r3, #8
 8003250:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4618      	mov	r0, r3
 8003260:	f003 fe70 	bl	8006f44 <USB_ReadInterrupts>
 8003264:	4603      	mov	r3, r0
 8003266:	f003 0302 	and.w	r3, r3, #2
 800326a:	2b02      	cmp	r3, #2
 800326c:	d107      	bne.n	800327e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	695a      	ldr	r2, [r3, #20]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f002 0202 	and.w	r2, r2, #2
 800327c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4618      	mov	r0, r3
 8003284:	f003 fe5e 	bl	8006f44 <USB_ReadInterrupts>
 8003288:	4603      	mov	r3, r0
 800328a:	f003 0310 	and.w	r3, r3, #16
 800328e:	2b10      	cmp	r3, #16
 8003290:	d161      	bne.n	8003356 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	699a      	ldr	r2, [r3, #24]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f022 0210 	bic.w	r2, r2, #16
 80032a0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	f003 020f 	and.w	r2, r3, #15
 80032ae:	4613      	mov	r3, r2
 80032b0:	00db      	lsls	r3, r3, #3
 80032b2:	4413      	add	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	4413      	add	r3, r2
 80032be:	3304      	adds	r3, #4
 80032c0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80032c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80032cc:	d124      	bne.n	8003318 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80032d4:	4013      	ands	r3, r2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d035      	beq.n	8003346 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	091b      	lsrs	r3, r3, #4
 80032e2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80032e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	461a      	mov	r2, r3
 80032ec:	6a38      	ldr	r0, [r7, #32]
 80032ee:	f003 fc95 	bl	8006c1c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	091b      	lsrs	r3, r3, #4
 80032fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80032fe:	441a      	add	r2, r3
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	695a      	ldr	r2, [r3, #20]
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	091b      	lsrs	r3, r3, #4
 800330c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003310:	441a      	add	r2, r3
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	615a      	str	r2, [r3, #20]
 8003316:	e016      	b.n	8003346 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800331e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003322:	d110      	bne.n	8003346 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800332a:	2208      	movs	r2, #8
 800332c:	4619      	mov	r1, r3
 800332e:	6a38      	ldr	r0, [r7, #32]
 8003330:	f003 fc74 	bl	8006c1c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	695a      	ldr	r2, [r3, #20]
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	091b      	lsrs	r3, r3, #4
 800333c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003340:	441a      	add	r2, r3
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	699a      	ldr	r2, [r3, #24]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f042 0210 	orr.w	r2, r2, #16
 8003354:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f003 fdf2 	bl	8006f44 <USB_ReadInterrupts>
 8003360:	4603      	mov	r3, r0
 8003362:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003366:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800336a:	f040 80a7 	bne.w	80034bc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800336e:	2300      	movs	r3, #0
 8003370:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f003 fdf7 	bl	8006f6a <USB_ReadDevAllOutEpInterrupt>
 800337c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800337e:	e099      	b.n	80034b4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	f000 808e 	beq.w	80034a8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003392:	b2d2      	uxtb	r2, r2
 8003394:	4611      	mov	r1, r2
 8003396:	4618      	mov	r0, r3
 8003398:	f003 fe1b 	bl	8006fd2 <USB_ReadDevOutEPInterrupt>
 800339c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00c      	beq.n	80033c2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80033a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033aa:	015a      	lsls	r2, r3, #5
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	4413      	add	r3, r2
 80033b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033b4:	461a      	mov	r2, r3
 80033b6:	2301      	movs	r3, #1
 80033b8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80033ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 fea3 	bl	8004108 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	f003 0308 	and.w	r3, r3, #8
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00c      	beq.n	80033e6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80033cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ce:	015a      	lsls	r2, r3, #5
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	4413      	add	r3, r2
 80033d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033d8:	461a      	mov	r2, r3
 80033da:	2308      	movs	r3, #8
 80033dc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80033de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f000 ff79 	bl	80042d8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	f003 0310 	and.w	r3, r3, #16
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d008      	beq.n	8003402 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80033f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f2:	015a      	lsls	r2, r3, #5
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	4413      	add	r3, r2
 80033f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033fc:	461a      	mov	r2, r3
 80033fe:	2310      	movs	r3, #16
 8003400:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d030      	beq.n	800346e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800340c:	6a3b      	ldr	r3, [r7, #32]
 800340e:	695b      	ldr	r3, [r3, #20]
 8003410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003414:	2b80      	cmp	r3, #128	@ 0x80
 8003416:	d109      	bne.n	800342c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	69fa      	ldr	r2, [r7, #28]
 8003422:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003426:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800342a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800342c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800342e:	4613      	mov	r3, r2
 8003430:	00db      	lsls	r3, r3, #3
 8003432:	4413      	add	r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	4413      	add	r3, r2
 800343e:	3304      	adds	r3, #4
 8003440:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	78db      	ldrb	r3, [r3, #3]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d108      	bne.n	800345c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	2200      	movs	r2, #0
 800344e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003452:	b2db      	uxtb	r3, r3
 8003454:	4619      	mov	r1, r3
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f006 f9d8 	bl	800980c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800345c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345e:	015a      	lsls	r2, r3, #5
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	4413      	add	r3, r2
 8003464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003468:	461a      	mov	r2, r3
 800346a:	2302      	movs	r3, #2
 800346c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	f003 0320 	and.w	r3, r3, #32
 8003474:	2b00      	cmp	r3, #0
 8003476:	d008      	beq.n	800348a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347a:	015a      	lsls	r2, r3, #5
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	4413      	add	r3, r2
 8003480:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003484:	461a      	mov	r2, r3
 8003486:	2320      	movs	r3, #32
 8003488:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d009      	beq.n	80034a8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003496:	015a      	lsls	r2, r3, #5
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	4413      	add	r3, r2
 800349c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034a0:	461a      	mov	r2, r3
 80034a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80034a6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80034a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034aa:	3301      	adds	r3, #1
 80034ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80034ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034b0:	085b      	lsrs	r3, r3, #1
 80034b2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80034b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f47f af62 	bne.w	8003380 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4618      	mov	r0, r3
 80034c2:	f003 fd3f 	bl	8006f44 <USB_ReadInterrupts>
 80034c6:	4603      	mov	r3, r0
 80034c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80034d0:	f040 80db 	bne.w	800368a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4618      	mov	r0, r3
 80034da:	f003 fd60 	bl	8006f9e <USB_ReadDevAllInEpInterrupt>
 80034de:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80034e0:	2300      	movs	r3, #0
 80034e2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80034e4:	e0cd      	b.n	8003682 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80034e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	f000 80c2 	beq.w	8003676 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034f8:	b2d2      	uxtb	r2, r2
 80034fa:	4611      	mov	r1, r2
 80034fc:	4618      	mov	r0, r3
 80034fe:	f003 fd86 	bl	800700e <USB_ReadDevInEPInterrupt>
 8003502:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d057      	beq.n	80035be <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800350e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003510:	f003 030f 	and.w	r3, r3, #15
 8003514:	2201      	movs	r2, #1
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003522:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	43db      	mvns	r3, r3
 8003528:	69f9      	ldr	r1, [r7, #28]
 800352a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800352e:	4013      	ands	r3, r2
 8003530:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003534:	015a      	lsls	r2, r3, #5
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	4413      	add	r3, r2
 800353a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800353e:	461a      	mov	r2, r3
 8003540:	2301      	movs	r3, #1
 8003542:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	799b      	ldrb	r3, [r3, #6]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d132      	bne.n	80035b2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800354c:	6879      	ldr	r1, [r7, #4]
 800354e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003550:	4613      	mov	r3, r2
 8003552:	00db      	lsls	r3, r3, #3
 8003554:	4413      	add	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	3320      	adds	r3, #32
 800355c:	6819      	ldr	r1, [r3, #0]
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003562:	4613      	mov	r3, r2
 8003564:	00db      	lsls	r3, r3, #3
 8003566:	4413      	add	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	4403      	add	r3, r0
 800356c:	331c      	adds	r3, #28
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4419      	add	r1, r3
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003576:	4613      	mov	r3, r2
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	4413      	add	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	4403      	add	r3, r0
 8003580:	3320      	adds	r3, #32
 8003582:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003586:	2b00      	cmp	r3, #0
 8003588:	d113      	bne.n	80035b2 <HAL_PCD_IRQHandler+0x3a2>
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800358e:	4613      	mov	r3, r2
 8003590:	00db      	lsls	r3, r3, #3
 8003592:	4413      	add	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	440b      	add	r3, r1
 8003598:	3324      	adds	r3, #36	@ 0x24
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d108      	bne.n	80035b2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6818      	ldr	r0, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035aa:	461a      	mov	r2, r3
 80035ac:	2101      	movs	r1, #1
 80035ae:	f003 fd8d 	bl	80070cc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80035b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	4619      	mov	r1, r3
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f006 f8a2 	bl	8009702 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	f003 0308 	and.w	r3, r3, #8
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80035c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ca:	015a      	lsls	r2, r3, #5
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	4413      	add	r3, r2
 80035d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035d4:	461a      	mov	r2, r3
 80035d6:	2308      	movs	r3, #8
 80035d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	f003 0310 	and.w	r3, r3, #16
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d008      	beq.n	80035f6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80035e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e6:	015a      	lsls	r2, r3, #5
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	4413      	add	r3, r2
 80035ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035f0:	461a      	mov	r2, r3
 80035f2:	2310      	movs	r3, #16
 80035f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d008      	beq.n	8003612 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003602:	015a      	lsls	r2, r3, #5
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	4413      	add	r3, r2
 8003608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800360c:	461a      	mov	r2, r3
 800360e:	2340      	movs	r3, #64	@ 0x40
 8003610:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d023      	beq.n	8003664 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800361c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800361e:	6a38      	ldr	r0, [r7, #32]
 8003620:	f002 fd74 	bl	800610c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003624:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003626:	4613      	mov	r3, r2
 8003628:	00db      	lsls	r3, r3, #3
 800362a:	4413      	add	r3, r2
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	3310      	adds	r3, #16
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	4413      	add	r3, r2
 8003634:	3304      	adds	r3, #4
 8003636:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	78db      	ldrb	r3, [r3, #3]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d108      	bne.n	8003652 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	2200      	movs	r2, #0
 8003644:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003648:	b2db      	uxtb	r3, r3
 800364a:	4619      	mov	r1, r3
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f006 f8ef 	bl	8009830 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003654:	015a      	lsls	r2, r3, #5
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	4413      	add	r3, r2
 800365a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800365e:	461a      	mov	r2, r3
 8003660:	2302      	movs	r3, #2
 8003662:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800366e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f000 fcbd 	bl	8003ff0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003678:	3301      	adds	r3, #1
 800367a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800367c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800367e:	085b      	lsrs	r3, r3, #1
 8003680:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003684:	2b00      	cmp	r3, #0
 8003686:	f47f af2e 	bne.w	80034e6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f003 fc58 	bl	8006f44 <USB_ReadInterrupts>
 8003694:	4603      	mov	r3, r0
 8003696:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800369a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800369e:	d122      	bne.n	80036e6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	69fa      	ldr	r2, [r7, #28]
 80036aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036ae:	f023 0301 	bic.w	r3, r3, #1
 80036b2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d108      	bne.n	80036d0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80036c6:	2100      	movs	r1, #0
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 fea3 	bl	8004414 <HAL_PCDEx_LPM_Callback>
 80036ce:	e002      	b.n	80036d6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f006 f88d 	bl	80097f0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	695a      	ldr	r2, [r3, #20]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80036e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f003 fc2a 	bl	8006f44 <USB_ReadInterrupts>
 80036f0:	4603      	mov	r3, r0
 80036f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036fa:	d112      	bne.n	8003722 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b01      	cmp	r3, #1
 800370a:	d102      	bne.n	8003712 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f006 f849 	bl	80097a4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	695a      	ldr	r2, [r3, #20]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003720:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f003 fc0c 	bl	8006f44 <USB_ReadInterrupts>
 800372c:	4603      	mov	r3, r0
 800372e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003732:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003736:	f040 80b7 	bne.w	80038a8 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	69fa      	ldr	r2, [r7, #28]
 8003744:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003748:	f023 0301 	bic.w	r3, r3, #1
 800374c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2110      	movs	r1, #16
 8003754:	4618      	mov	r0, r3
 8003756:	f002 fcd9 	bl	800610c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800375a:	2300      	movs	r3, #0
 800375c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800375e:	e046      	b.n	80037ee <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003762:	015a      	lsls	r2, r3, #5
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	4413      	add	r3, r2
 8003768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800376c:	461a      	mov	r2, r3
 800376e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003772:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003776:	015a      	lsls	r2, r3, #5
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	4413      	add	r3, r2
 800377c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003784:	0151      	lsls	r1, r2, #5
 8003786:	69fa      	ldr	r2, [r7, #28]
 8003788:	440a      	add	r2, r1
 800378a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800378e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003792:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003796:	015a      	lsls	r2, r3, #5
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	4413      	add	r3, r2
 800379c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037a0:	461a      	mov	r2, r3
 80037a2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80037a6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80037a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037aa:	015a      	lsls	r2, r3, #5
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	4413      	add	r3, r2
 80037b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037b8:	0151      	lsls	r1, r2, #5
 80037ba:	69fa      	ldr	r2, [r7, #28]
 80037bc:	440a      	add	r2, r1
 80037be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80037c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80037c6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80037c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ca:	015a      	lsls	r2, r3, #5
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	4413      	add	r3, r2
 80037d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037d8:	0151      	lsls	r1, r2, #5
 80037da:	69fa      	ldr	r2, [r7, #28]
 80037dc:	440a      	add	r2, r1
 80037de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80037e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80037e6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ea:	3301      	adds	r3, #1
 80037ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	791b      	ldrb	r3, [r3, #4]
 80037f2:	461a      	mov	r2, r3
 80037f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d3b2      	bcc.n	8003760 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003800:	69db      	ldr	r3, [r3, #28]
 8003802:	69fa      	ldr	r2, [r7, #28]
 8003804:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003808:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800380c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	7bdb      	ldrb	r3, [r3, #15]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d016      	beq.n	8003844 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800381c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003820:	69fa      	ldr	r2, [r7, #28]
 8003822:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003826:	f043 030b 	orr.w	r3, r3, #11
 800382a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003836:	69fa      	ldr	r2, [r7, #28]
 8003838:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800383c:	f043 030b 	orr.w	r3, r3, #11
 8003840:	6453      	str	r3, [r2, #68]	@ 0x44
 8003842:	e015      	b.n	8003870 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	69fa      	ldr	r2, [r7, #28]
 800384e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003852:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003856:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800385a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	69fa      	ldr	r2, [r7, #28]
 8003866:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800386a:	f043 030b 	orr.w	r3, r3, #11
 800386e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	69fa      	ldr	r2, [r7, #28]
 800387a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800387e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003882:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6818      	ldr	r0, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003892:	461a      	mov	r2, r3
 8003894:	f003 fc1a 	bl	80070cc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	695a      	ldr	r2, [r3, #20]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80038a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4618      	mov	r0, r3
 80038ae:	f003 fb49 	bl	8006f44 <USB_ReadInterrupts>
 80038b2:	4603      	mov	r3, r0
 80038b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038bc:	d123      	bne.n	8003906 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f003 fbdf 	bl	8007086 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f002 fc96 	bl	80061fe <USB_GetDevSpeed>
 80038d2:	4603      	mov	r3, r0
 80038d4:	461a      	mov	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681c      	ldr	r4, [r3, #0]
 80038de:	f001 fa09 	bl	8004cf4 <HAL_RCC_GetHCLKFreq>
 80038e2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80038e8:	461a      	mov	r2, r3
 80038ea:	4620      	mov	r0, r4
 80038ec:	f002 f99a 	bl	8005c24 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f005 ff2e 	bl	8009752 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	695a      	ldr	r2, [r3, #20]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003904:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4618      	mov	r0, r3
 800390c:	f003 fb1a 	bl	8006f44 <USB_ReadInterrupts>
 8003910:	4603      	mov	r3, r0
 8003912:	f003 0308 	and.w	r3, r3, #8
 8003916:	2b08      	cmp	r3, #8
 8003918:	d10a      	bne.n	8003930 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f005 ff0b 	bl	8009736 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	695a      	ldr	r2, [r3, #20]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f002 0208 	and.w	r2, r2, #8
 800392e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4618      	mov	r0, r3
 8003936:	f003 fb05 	bl	8006f44 <USB_ReadInterrupts>
 800393a:	4603      	mov	r3, r0
 800393c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003940:	2b80      	cmp	r3, #128	@ 0x80
 8003942:	d123      	bne.n	800398c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003944:	6a3b      	ldr	r3, [r7, #32]
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800394c:	6a3b      	ldr	r3, [r7, #32]
 800394e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003950:	2301      	movs	r3, #1
 8003952:	627b      	str	r3, [r7, #36]	@ 0x24
 8003954:	e014      	b.n	8003980 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800395a:	4613      	mov	r3, r2
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	4413      	add	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d105      	bne.n	800397a <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800396e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003970:	b2db      	uxtb	r3, r3
 8003972:	4619      	mov	r1, r3
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 fb0a 	bl	8003f8e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800397a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397c:	3301      	adds	r3, #1
 800397e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	791b      	ldrb	r3, [r3, #4]
 8003984:	461a      	mov	r2, r3
 8003986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003988:	4293      	cmp	r3, r2
 800398a:	d3e4      	bcc.n	8003956 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4618      	mov	r0, r3
 8003992:	f003 fad7 	bl	8006f44 <USB_ReadInterrupts>
 8003996:	4603      	mov	r3, r0
 8003998:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800399c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039a0:	d13c      	bne.n	8003a1c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039a2:	2301      	movs	r3, #1
 80039a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80039a6:	e02b      	b.n	8003a00 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80039a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039aa:	015a      	lsls	r2, r3, #5
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	4413      	add	r3, r2
 80039b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80039b8:	6879      	ldr	r1, [r7, #4]
 80039ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039bc:	4613      	mov	r3, r2
 80039be:	00db      	lsls	r3, r3, #3
 80039c0:	4413      	add	r3, r2
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	440b      	add	r3, r1
 80039c6:	3318      	adds	r3, #24
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d115      	bne.n	80039fa <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80039ce:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	da12      	bge.n	80039fa <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80039d4:	6879      	ldr	r1, [r7, #4]
 80039d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039d8:	4613      	mov	r3, r2
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	4413      	add	r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	440b      	add	r3, r1
 80039e2:	3317      	adds	r3, #23
 80039e4:	2201      	movs	r2, #1
 80039e6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80039e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	4619      	mov	r1, r3
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 faca 	bl	8003f8e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039fc:	3301      	adds	r3, #1
 80039fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	791b      	ldrb	r3, [r3, #4]
 8003a04:	461a      	mov	r2, r3
 8003a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d3cd      	bcc.n	80039a8 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695a      	ldr	r2, [r3, #20]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003a1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4618      	mov	r0, r3
 8003a22:	f003 fa8f 	bl	8006f44 <USB_ReadInterrupts>
 8003a26:	4603      	mov	r3, r0
 8003a28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a30:	d156      	bne.n	8003ae0 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a32:	2301      	movs	r3, #1
 8003a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a36:	e045      	b.n	8003ac4 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3a:	015a      	lsls	r2, r3, #5
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	4413      	add	r3, r2
 8003a40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	4413      	add	r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	440b      	add	r3, r1
 8003a56:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d12e      	bne.n	8003abe <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003a60:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	da2b      	bge.n	8003abe <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	0c1a      	lsrs	r2, r3, #16
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003a70:	4053      	eors	r3, r2
 8003a72:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d121      	bne.n	8003abe <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a7e:	4613      	mov	r3, r2
 8003a80:	00db      	lsls	r3, r3, #3
 8003a82:	4413      	add	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	440b      	add	r3, r1
 8003a88:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003a90:	6a3b      	ldr	r3, [r7, #32]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003a9c:	6a3b      	ldr	r3, [r7, #32]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10a      	bne.n	8003abe <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	69fa      	ldr	r2, [r7, #28]
 8003ab2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ab6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003aba:	6053      	str	r3, [r2, #4]
            break;
 8003abc:	e008      	b.n	8003ad0 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	791b      	ldrb	r3, [r3, #4]
 8003ac8:	461a      	mov	r2, r3
 8003aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d3b3      	bcc.n	8003a38 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695a      	ldr	r2, [r3, #20]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003ade:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f003 fa2d 	bl	8006f44 <USB_ReadInterrupts>
 8003aea:	4603      	mov	r3, r0
 8003aec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003af0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003af4:	d10a      	bne.n	8003b0c <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f005 feac 	bl	8009854 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	695a      	ldr	r2, [r3, #20]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003b0a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4618      	mov	r0, r3
 8003b12:	f003 fa17 	bl	8006f44 <USB_ReadInterrupts>
 8003b16:	4603      	mov	r3, r0
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	d115      	bne.n	8003b4c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d002      	beq.n	8003b38 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f005 fe9c 	bl	8009870 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6859      	ldr	r1, [r3, #4]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	430a      	orrs	r2, r1
 8003b46:	605a      	str	r2, [r3, #4]
 8003b48:	e000      	b.n	8003b4c <HAL_PCD_IRQHandler+0x93c>
      return;
 8003b4a:	bf00      	nop
    }
  }
}
 8003b4c:	3734      	adds	r7, #52	@ 0x34
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd90      	pop	{r4, r7, pc}

08003b52 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b082      	sub	sp, #8
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_PCD_SetAddress+0x1a>
 8003b68:	2302      	movs	r3, #2
 8003b6a:	e012      	b.n	8003b92 <HAL_PCD_SetAddress+0x40>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	78fa      	ldrb	r2, [r7, #3]
 8003b78:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	78fa      	ldrb	r2, [r7, #3]
 8003b80:	4611      	mov	r1, r2
 8003b82:	4618      	mov	r0, r3
 8003b84:	f003 f976 	bl	8006e74 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b084      	sub	sp, #16
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
 8003ba2:	4608      	mov	r0, r1
 8003ba4:	4611      	mov	r1, r2
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	4603      	mov	r3, r0
 8003baa:	70fb      	strb	r3, [r7, #3]
 8003bac:	460b      	mov	r3, r1
 8003bae:	803b      	strh	r3, [r7, #0]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003bb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	da0f      	bge.n	8003be0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bc0:	78fb      	ldrb	r3, [r7, #3]
 8003bc2:	f003 020f 	and.w	r2, r3, #15
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4413      	add	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	3310      	adds	r3, #16
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	3304      	adds	r3, #4
 8003bd6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	705a      	strb	r2, [r3, #1]
 8003bde:	e00f      	b.n	8003c00 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003be0:	78fb      	ldrb	r3, [r7, #3]
 8003be2:	f003 020f 	and.w	r2, r3, #15
 8003be6:	4613      	mov	r3, r2
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	4413      	add	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	3304      	adds	r3, #4
 8003bf8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003c00:	78fb      	ldrb	r3, [r7, #3]
 8003c02:	f003 030f 	and.w	r3, r3, #15
 8003c06:	b2da      	uxtb	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003c0c:	883b      	ldrh	r3, [r7, #0]
 8003c0e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	78ba      	ldrb	r2, [r7, #2]
 8003c1a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	785b      	ldrb	r3, [r3, #1]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d004      	beq.n	8003c2e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003c2e:	78bb      	ldrb	r3, [r7, #2]
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d102      	bne.n	8003c3a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d101      	bne.n	8003c48 <HAL_PCD_EP_Open+0xae>
 8003c44:	2302      	movs	r3, #2
 8003c46:	e00e      	b.n	8003c66 <HAL_PCD_EP_Open+0xcc>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68f9      	ldr	r1, [r7, #12]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f002 faf6 	bl	8006248 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003c64:	7afb      	ldrb	r3, [r7, #11]
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b084      	sub	sp, #16
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
 8003c76:	460b      	mov	r3, r1
 8003c78:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003c7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	da0f      	bge.n	8003ca2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c82:	78fb      	ldrb	r3, [r7, #3]
 8003c84:	f003 020f 	and.w	r2, r3, #15
 8003c88:	4613      	mov	r3, r2
 8003c8a:	00db      	lsls	r3, r3, #3
 8003c8c:	4413      	add	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	3310      	adds	r3, #16
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	4413      	add	r3, r2
 8003c96:	3304      	adds	r3, #4
 8003c98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	705a      	strb	r2, [r3, #1]
 8003ca0:	e00f      	b.n	8003cc2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ca2:	78fb      	ldrb	r3, [r7, #3]
 8003ca4:	f003 020f 	and.w	r2, r3, #15
 8003ca8:	4613      	mov	r3, r2
 8003caa:	00db      	lsls	r3, r3, #3
 8003cac:	4413      	add	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	3304      	adds	r3, #4
 8003cba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cc2:	78fb      	ldrb	r3, [r7, #3]
 8003cc4:	f003 030f 	and.w	r3, r3, #15
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d101      	bne.n	8003cdc <HAL_PCD_EP_Close+0x6e>
 8003cd8:	2302      	movs	r3, #2
 8003cda:	e00e      	b.n	8003cfa <HAL_PCD_EP_Close+0x8c>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68f9      	ldr	r1, [r7, #12]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f002 fb34 	bl	8006358 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b086      	sub	sp, #24
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	60f8      	str	r0, [r7, #12]
 8003d0a:	607a      	str	r2, [r7, #4]
 8003d0c:	603b      	str	r3, [r7, #0]
 8003d0e:	460b      	mov	r3, r1
 8003d10:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d12:	7afb      	ldrb	r3, [r7, #11]
 8003d14:	f003 020f 	and.w	r2, r3, #15
 8003d18:	4613      	mov	r3, r2
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	4413      	add	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d24:	68fa      	ldr	r2, [r7, #12]
 8003d26:	4413      	add	r3, r2
 8003d28:	3304      	adds	r3, #4
 8003d2a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	2200      	movs	r2, #0
 8003d42:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d44:	7afb      	ldrb	r3, [r7, #11]
 8003d46:	f003 030f 	and.w	r3, r3, #15
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	799b      	ldrb	r3, [r3, #6]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d102      	bne.n	8003d5e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6818      	ldr	r0, [r3, #0]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	799b      	ldrb	r3, [r3, #6]
 8003d66:	461a      	mov	r2, r3
 8003d68:	6979      	ldr	r1, [r7, #20]
 8003d6a:	f002 fbd1 	bl	8006510 <USB_EPStartXfer>

  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3718      	adds	r7, #24
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	460b      	mov	r3, r1
 8003d82:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003d84:	78fb      	ldrb	r3, [r7, #3]
 8003d86:	f003 020f 	and.w	r2, r3, #15
 8003d8a:	6879      	ldr	r1, [r7, #4]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	00db      	lsls	r3, r3, #3
 8003d90:	4413      	add	r3, r2
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	440b      	add	r3, r1
 8003d96:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003d9a:	681b      	ldr	r3, [r3, #0]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	607a      	str	r2, [r7, #4]
 8003db2:	603b      	str	r3, [r7, #0]
 8003db4:	460b      	mov	r3, r1
 8003db6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003db8:	7afb      	ldrb	r3, [r7, #11]
 8003dba:	f003 020f 	and.w	r2, r3, #15
 8003dbe:	4613      	mov	r3, r2
 8003dc0:	00db      	lsls	r3, r3, #3
 8003dc2:	4413      	add	r3, r2
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	3310      	adds	r3, #16
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	4413      	add	r3, r2
 8003dcc:	3304      	adds	r3, #4
 8003dce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	2200      	movs	r2, #0
 8003de0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	2201      	movs	r2, #1
 8003de6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003de8:	7afb      	ldrb	r3, [r7, #11]
 8003dea:	f003 030f 	and.w	r3, r3, #15
 8003dee:	b2da      	uxtb	r2, r3
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	799b      	ldrb	r3, [r3, #6]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d102      	bne.n	8003e02 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6818      	ldr	r0, [r3, #0]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	799b      	ldrb	r3, [r3, #6]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	6979      	ldr	r1, [r7, #20]
 8003e0e:	f002 fb7f 	bl	8006510 <USB_EPStartXfer>

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3718      	adds	r7, #24
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	460b      	mov	r3, r1
 8003e26:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003e28:	78fb      	ldrb	r3, [r7, #3]
 8003e2a:	f003 030f 	and.w	r3, r3, #15
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	7912      	ldrb	r2, [r2, #4]
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d901      	bls.n	8003e3a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e04f      	b.n	8003eda <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e3a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	da0f      	bge.n	8003e62 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e42:	78fb      	ldrb	r3, [r7, #3]
 8003e44:	f003 020f 	and.w	r2, r3, #15
 8003e48:	4613      	mov	r3, r2
 8003e4a:	00db      	lsls	r3, r3, #3
 8003e4c:	4413      	add	r3, r2
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	3310      	adds	r3, #16
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	4413      	add	r3, r2
 8003e56:	3304      	adds	r3, #4
 8003e58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	705a      	strb	r2, [r3, #1]
 8003e60:	e00d      	b.n	8003e7e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003e62:	78fa      	ldrb	r2, [r7, #3]
 8003e64:	4613      	mov	r3, r2
 8003e66:	00db      	lsls	r3, r3, #3
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	4413      	add	r3, r2
 8003e74:	3304      	adds	r3, #4
 8003e76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2201      	movs	r2, #1
 8003e82:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e84:	78fb      	ldrb	r3, [r7, #3]
 8003e86:	f003 030f 	and.w	r3, r3, #15
 8003e8a:	b2da      	uxtb	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d101      	bne.n	8003e9e <HAL_PCD_EP_SetStall+0x82>
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	e01d      	b.n	8003eda <HAL_PCD_EP_SetStall+0xbe>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68f9      	ldr	r1, [r7, #12]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f002 ff0d 	bl	8006ccc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003eb2:	78fb      	ldrb	r3, [r7, #3]
 8003eb4:	f003 030f 	and.w	r3, r3, #15
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d109      	bne.n	8003ed0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6818      	ldr	r0, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	7999      	ldrb	r1, [r3, #6]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003eca:	461a      	mov	r2, r3
 8003ecc:	f003 f8fe 	bl	80070cc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3710      	adds	r7, #16
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b084      	sub	sp, #16
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
 8003eea:	460b      	mov	r3, r1
 8003eec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003eee:	78fb      	ldrb	r3, [r7, #3]
 8003ef0:	f003 030f 	and.w	r3, r3, #15
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	7912      	ldrb	r2, [r2, #4]
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d901      	bls.n	8003f00 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e042      	b.n	8003f86 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003f00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	da0f      	bge.n	8003f28 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f08:	78fb      	ldrb	r3, [r7, #3]
 8003f0a:	f003 020f 	and.w	r2, r3, #15
 8003f0e:	4613      	mov	r3, r2
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	4413      	add	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	3310      	adds	r3, #16
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2201      	movs	r2, #1
 8003f24:	705a      	strb	r2, [r3, #1]
 8003f26:	e00f      	b.n	8003f48 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f28:	78fb      	ldrb	r3, [r7, #3]
 8003f2a:	f003 020f 	and.w	r2, r3, #15
 8003f2e:	4613      	mov	r3, r2
 8003f30:	00db      	lsls	r3, r3, #3
 8003f32:	4413      	add	r3, r2
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	4413      	add	r3, r2
 8003f3e:	3304      	adds	r3, #4
 8003f40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f4e:	78fb      	ldrb	r3, [r7, #3]
 8003f50:	f003 030f 	and.w	r3, r3, #15
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d101      	bne.n	8003f68 <HAL_PCD_EP_ClrStall+0x86>
 8003f64:	2302      	movs	r3, #2
 8003f66:	e00e      	b.n	8003f86 <HAL_PCD_EP_ClrStall+0xa4>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68f9      	ldr	r1, [r7, #12]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f002 ff16 	bl	8006da8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b084      	sub	sp, #16
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
 8003f96:	460b      	mov	r3, r1
 8003f98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003f9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	da0c      	bge.n	8003fbc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fa2:	78fb      	ldrb	r3, [r7, #3]
 8003fa4:	f003 020f 	and.w	r2, r3, #15
 8003fa8:	4613      	mov	r3, r2
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	4413      	add	r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	3310      	adds	r3, #16
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	3304      	adds	r3, #4
 8003fb8:	60fb      	str	r3, [r7, #12]
 8003fba:	e00c      	b.n	8003fd6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fbc:	78fb      	ldrb	r3, [r7, #3]
 8003fbe:	f003 020f 	and.w	r2, r3, #15
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	4413      	add	r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	3304      	adds	r3, #4
 8003fd4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68f9      	ldr	r1, [r7, #12]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f002 fd35 	bl	8006a4c <USB_EPStopXfer>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003fe6:	7afb      	ldrb	r3, [r7, #11]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b08a      	sub	sp, #40	@ 0x28
 8003ff4:	af02      	add	r7, sp, #8
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004004:	683a      	ldr	r2, [r7, #0]
 8004006:	4613      	mov	r3, r2
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	4413      	add	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	3310      	adds	r3, #16
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	4413      	add	r3, r2
 8004014:	3304      	adds	r3, #4
 8004016:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	695a      	ldr	r2, [r3, #20]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	429a      	cmp	r2, r3
 8004022:	d901      	bls.n	8004028 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e06b      	b.n	8004100 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	691a      	ldr	r2, [r3, #16]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	695b      	ldr	r3, [r3, #20]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	69fa      	ldr	r2, [r7, #28]
 800403a:	429a      	cmp	r2, r3
 800403c:	d902      	bls.n	8004044 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	3303      	adds	r3, #3
 8004048:	089b      	lsrs	r3, r3, #2
 800404a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800404c:	e02a      	b.n	80040a4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	691a      	ldr	r2, [r3, #16]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	69fa      	ldr	r2, [r7, #28]
 8004060:	429a      	cmp	r2, r3
 8004062:	d902      	bls.n	800406a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	3303      	adds	r3, #3
 800406e:	089b      	lsrs	r3, r3, #2
 8004070:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	68d9      	ldr	r1, [r3, #12]
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	b2da      	uxtb	r2, r3
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	4603      	mov	r3, r0
 8004086:	6978      	ldr	r0, [r7, #20]
 8004088:	f002 fd8a 	bl	8006ba0 <USB_WritePacket>

    ep->xfer_buff  += len;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	68da      	ldr	r2, [r3, #12]
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	441a      	add	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	695a      	ldr	r2, [r3, #20]
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	441a      	add	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	015a      	lsls	r2, r3, #5
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	4413      	add	r3, r2
 80040ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d809      	bhi.n	80040ce <PCD_WriteEmptyTxFifo+0xde>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	695a      	ldr	r2, [r3, #20]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d203      	bcs.n	80040ce <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1bf      	bne.n	800404e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	691a      	ldr	r2, [r3, #16]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d811      	bhi.n	80040fe <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	f003 030f 	and.w	r3, r3, #15
 80040e0:	2201      	movs	r2, #1
 80040e2:	fa02 f303 	lsl.w	r3, r2, r3
 80040e6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	43db      	mvns	r3, r3
 80040f4:	6939      	ldr	r1, [r7, #16]
 80040f6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80040fa:	4013      	ands	r3, r2
 80040fc:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3720      	adds	r7, #32
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b088      	sub	sp, #32
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	333c      	adds	r3, #60	@ 0x3c
 8004120:	3304      	adds	r3, #4
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	015a      	lsls	r2, r3, #5
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	4413      	add	r3, r2
 800412e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	799b      	ldrb	r3, [r3, #6]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d17b      	bne.n	8004236 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	f003 0308 	and.w	r3, r3, #8
 8004144:	2b00      	cmp	r3, #0
 8004146:	d015      	beq.n	8004174 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	4a61      	ldr	r2, [pc, #388]	@ (80042d0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800414c:	4293      	cmp	r3, r2
 800414e:	f240 80b9 	bls.w	80042c4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004158:	2b00      	cmp	r3, #0
 800415a:	f000 80b3 	beq.w	80042c4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	015a      	lsls	r2, r3, #5
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	4413      	add	r3, r2
 8004166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800416a:	461a      	mov	r2, r3
 800416c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004170:	6093      	str	r3, [r2, #8]
 8004172:	e0a7      	b.n	80042c4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	f003 0320 	and.w	r3, r3, #32
 800417a:	2b00      	cmp	r3, #0
 800417c:	d009      	beq.n	8004192 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	015a      	lsls	r2, r3, #5
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	4413      	add	r3, r2
 8004186:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800418a:	461a      	mov	r2, r3
 800418c:	2320      	movs	r3, #32
 800418e:	6093      	str	r3, [r2, #8]
 8004190:	e098      	b.n	80042c4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004198:	2b00      	cmp	r3, #0
 800419a:	f040 8093 	bne.w	80042c4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	4a4b      	ldr	r2, [pc, #300]	@ (80042d0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d90f      	bls.n	80041c6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d00a      	beq.n	80041c6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	015a      	lsls	r2, r3, #5
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	4413      	add	r3, r2
 80041b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041bc:	461a      	mov	r2, r3
 80041be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041c2:	6093      	str	r3, [r2, #8]
 80041c4:	e07e      	b.n	80042c4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80041c6:	683a      	ldr	r2, [r7, #0]
 80041c8:	4613      	mov	r3, r2
 80041ca:	00db      	lsls	r3, r3, #3
 80041cc:	4413      	add	r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	4413      	add	r3, r2
 80041d8:	3304      	adds	r3, #4
 80041da:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6a1a      	ldr	r2, [r3, #32]
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	0159      	lsls	r1, r3, #5
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	440b      	add	r3, r1
 80041e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041f2:	1ad2      	subs	r2, r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d114      	bne.n	8004228 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d109      	bne.n	800421a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6818      	ldr	r0, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004210:	461a      	mov	r2, r3
 8004212:	2101      	movs	r1, #1
 8004214:	f002 ff5a 	bl	80070cc <USB_EP0_OutStart>
 8004218:	e006      	b.n	8004228 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	68da      	ldr	r2, [r3, #12]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	441a      	add	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	b2db      	uxtb	r3, r3
 800422c:	4619      	mov	r1, r3
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f005 fa4c 	bl	80096cc <HAL_PCD_DataOutStageCallback>
 8004234:	e046      	b.n	80042c4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	4a26      	ldr	r2, [pc, #152]	@ (80042d4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d124      	bne.n	8004288 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00a      	beq.n	800425e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	015a      	lsls	r2, r3, #5
 800424c:	69bb      	ldr	r3, [r7, #24]
 800424e:	4413      	add	r3, r2
 8004250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004254:	461a      	mov	r2, r3
 8004256:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800425a:	6093      	str	r3, [r2, #8]
 800425c:	e032      	b.n	80042c4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	f003 0320 	and.w	r3, r3, #32
 8004264:	2b00      	cmp	r3, #0
 8004266:	d008      	beq.n	800427a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	015a      	lsls	r2, r3, #5
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	4413      	add	r3, r2
 8004270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004274:	461a      	mov	r2, r3
 8004276:	2320      	movs	r3, #32
 8004278:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	b2db      	uxtb	r3, r3
 800427e:	4619      	mov	r1, r3
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f005 fa23 	bl	80096cc <HAL_PCD_DataOutStageCallback>
 8004286:	e01d      	b.n	80042c4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d114      	bne.n	80042b8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800428e:	6879      	ldr	r1, [r7, #4]
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	4613      	mov	r3, r2
 8004294:	00db      	lsls	r3, r3, #3
 8004296:	4413      	add	r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	440b      	add	r3, r1
 800429c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d108      	bne.n	80042b8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6818      	ldr	r0, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80042b0:	461a      	mov	r2, r3
 80042b2:	2100      	movs	r1, #0
 80042b4:	f002 ff0a 	bl	80070cc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	4619      	mov	r1, r3
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f005 fa04 	bl	80096cc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3720      	adds	r7, #32
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	4f54300a 	.word	0x4f54300a
 80042d4:	4f54310a 	.word	0x4f54310a

080042d8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	333c      	adds	r3, #60	@ 0x3c
 80042f0:	3304      	adds	r3, #4
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	015a      	lsls	r2, r3, #5
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	4413      	add	r3, r2
 80042fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	4a15      	ldr	r2, [pc, #84]	@ (8004360 <PCD_EP_OutSetupPacket_int+0x88>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d90e      	bls.n	800432c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004314:	2b00      	cmp	r3, #0
 8004316:	d009      	beq.n	800432c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	015a      	lsls	r2, r3, #5
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	4413      	add	r3, r2
 8004320:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004324:	461a      	mov	r2, r3
 8004326:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800432a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f005 f9bb 	bl	80096a8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	4a0a      	ldr	r2, [pc, #40]	@ (8004360 <PCD_EP_OutSetupPacket_int+0x88>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d90c      	bls.n	8004354 <PCD_EP_OutSetupPacket_int+0x7c>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	799b      	ldrb	r3, [r3, #6]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d108      	bne.n	8004354 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6818      	ldr	r0, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800434c:	461a      	mov	r2, r3
 800434e:	2101      	movs	r1, #1
 8004350:	f002 febc 	bl	80070cc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3718      	adds	r7, #24
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	4f54300a 	.word	0x4f54300a

08004364 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	460b      	mov	r3, r1
 800436e:	70fb      	strb	r3, [r7, #3]
 8004370:	4613      	mov	r3, r2
 8004372:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800437c:	78fb      	ldrb	r3, [r7, #3]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d107      	bne.n	8004392 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004382:	883b      	ldrh	r3, [r7, #0]
 8004384:	0419      	lsls	r1, r3, #16
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68ba      	ldr	r2, [r7, #8]
 800438c:	430a      	orrs	r2, r1
 800438e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004390:	e028      	b.n	80043e4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004398:	0c1b      	lsrs	r3, r3, #16
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	4413      	add	r3, r2
 800439e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80043a0:	2300      	movs	r3, #0
 80043a2:	73fb      	strb	r3, [r7, #15]
 80043a4:	e00d      	b.n	80043c2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
 80043ac:	3340      	adds	r3, #64	@ 0x40
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4413      	add	r3, r2
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	0c1b      	lsrs	r3, r3, #16
 80043b6:	68ba      	ldr	r2, [r7, #8]
 80043b8:	4413      	add	r3, r2
 80043ba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80043bc:	7bfb      	ldrb	r3, [r7, #15]
 80043be:	3301      	adds	r3, #1
 80043c0:	73fb      	strb	r3, [r7, #15]
 80043c2:	7bfa      	ldrb	r2, [r7, #15]
 80043c4:	78fb      	ldrb	r3, [r7, #3]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d3ec      	bcc.n	80043a6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80043cc:	883b      	ldrh	r3, [r7, #0]
 80043ce:	0418      	lsls	r0, r3, #16
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6819      	ldr	r1, [r3, #0]
 80043d4:	78fb      	ldrb	r3, [r7, #3]
 80043d6:	3b01      	subs	r3, #1
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	4302      	orrs	r2, r0
 80043dc:	3340      	adds	r3, #64	@ 0x40
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	440b      	add	r3, r1
 80043e2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3714      	adds	r7, #20
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr

080043f2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80043f2:	b480      	push	{r7}
 80043f4:	b083      	sub	sp, #12
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
 80043fa:	460b      	mov	r3, r1
 80043fc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	887a      	ldrh	r2, [r7, #2]
 8004404:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	460b      	mov	r3, r1
 800441e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e267      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d075      	beq.n	8004536 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800444a:	4b88      	ldr	r3, [pc, #544]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f003 030c 	and.w	r3, r3, #12
 8004452:	2b04      	cmp	r3, #4
 8004454:	d00c      	beq.n	8004470 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004456:	4b85      	ldr	r3, [pc, #532]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800445e:	2b08      	cmp	r3, #8
 8004460:	d112      	bne.n	8004488 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004462:	4b82      	ldr	r3, [pc, #520]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800446a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800446e:	d10b      	bne.n	8004488 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004470:	4b7e      	ldr	r3, [pc, #504]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d05b      	beq.n	8004534 <HAL_RCC_OscConfig+0x108>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d157      	bne.n	8004534 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e242      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004490:	d106      	bne.n	80044a0 <HAL_RCC_OscConfig+0x74>
 8004492:	4b76      	ldr	r3, [pc, #472]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a75      	ldr	r2, [pc, #468]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	e01d      	b.n	80044dc <HAL_RCC_OscConfig+0xb0>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044a8:	d10c      	bne.n	80044c4 <HAL_RCC_OscConfig+0x98>
 80044aa:	4b70      	ldr	r3, [pc, #448]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a6f      	ldr	r2, [pc, #444]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80044b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044b4:	6013      	str	r3, [r2, #0]
 80044b6:	4b6d      	ldr	r3, [pc, #436]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a6c      	ldr	r2, [pc, #432]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80044bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044c0:	6013      	str	r3, [r2, #0]
 80044c2:	e00b      	b.n	80044dc <HAL_RCC_OscConfig+0xb0>
 80044c4:	4b69      	ldr	r3, [pc, #420]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a68      	ldr	r2, [pc, #416]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80044ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044ce:	6013      	str	r3, [r2, #0]
 80044d0:	4b66      	ldr	r3, [pc, #408]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a65      	ldr	r2, [pc, #404]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80044d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d013      	beq.n	800450c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044e4:	f7fd fc5a 	bl	8001d9c <HAL_GetTick>
 80044e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ea:	e008      	b.n	80044fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044ec:	f7fd fc56 	bl	8001d9c <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	2b64      	cmp	r3, #100	@ 0x64
 80044f8:	d901      	bls.n	80044fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e207      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044fe:	4b5b      	ldr	r3, [pc, #364]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d0f0      	beq.n	80044ec <HAL_RCC_OscConfig+0xc0>
 800450a:	e014      	b.n	8004536 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800450c:	f7fd fc46 	bl	8001d9c <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004514:	f7fd fc42 	bl	8001d9c <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b64      	cmp	r3, #100	@ 0x64
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e1f3      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004526:	4b51      	ldr	r3, [pc, #324]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1f0      	bne.n	8004514 <HAL_RCC_OscConfig+0xe8>
 8004532:	e000      	b.n	8004536 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d063      	beq.n	800460a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004542:	4b4a      	ldr	r3, [pc, #296]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 030c 	and.w	r3, r3, #12
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00b      	beq.n	8004566 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800454e:	4b47      	ldr	r3, [pc, #284]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004556:	2b08      	cmp	r3, #8
 8004558:	d11c      	bne.n	8004594 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800455a:	4b44      	ldr	r3, [pc, #272]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d116      	bne.n	8004594 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004566:	4b41      	ldr	r3, [pc, #260]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d005      	beq.n	800457e <HAL_RCC_OscConfig+0x152>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d001      	beq.n	800457e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e1c7      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800457e:	4b3b      	ldr	r3, [pc, #236]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	4937      	ldr	r1, [pc, #220]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 800458e:	4313      	orrs	r3, r2
 8004590:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004592:	e03a      	b.n	800460a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d020      	beq.n	80045de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800459c:	4b34      	ldr	r3, [pc, #208]	@ (8004670 <HAL_RCC_OscConfig+0x244>)
 800459e:	2201      	movs	r2, #1
 80045a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a2:	f7fd fbfb 	bl	8001d9c <HAL_GetTick>
 80045a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045a8:	e008      	b.n	80045bc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045aa:	f7fd fbf7 	bl	8001d9c <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d901      	bls.n	80045bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e1a8      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045bc:	4b2b      	ldr	r3, [pc, #172]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0302 	and.w	r3, r3, #2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d0f0      	beq.n	80045aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045c8:	4b28      	ldr	r3, [pc, #160]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	691b      	ldr	r3, [r3, #16]
 80045d4:	00db      	lsls	r3, r3, #3
 80045d6:	4925      	ldr	r1, [pc, #148]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	600b      	str	r3, [r1, #0]
 80045dc:	e015      	b.n	800460a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045de:	4b24      	ldr	r3, [pc, #144]	@ (8004670 <HAL_RCC_OscConfig+0x244>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e4:	f7fd fbda 	bl	8001d9c <HAL_GetTick>
 80045e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045ec:	f7fd fbd6 	bl	8001d9c <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e187      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045fe:	4b1b      	ldr	r3, [pc, #108]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1f0      	bne.n	80045ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0308 	and.w	r3, r3, #8
 8004612:	2b00      	cmp	r3, #0
 8004614:	d036      	beq.n	8004684 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d016      	beq.n	800464c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800461e:	4b15      	ldr	r3, [pc, #84]	@ (8004674 <HAL_RCC_OscConfig+0x248>)
 8004620:	2201      	movs	r2, #1
 8004622:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004624:	f7fd fbba 	bl	8001d9c <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800462a:	e008      	b.n	800463e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800462c:	f7fd fbb6 	bl	8001d9c <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b02      	cmp	r3, #2
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e167      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800463e:	4b0b      	ldr	r3, [pc, #44]	@ (800466c <HAL_RCC_OscConfig+0x240>)
 8004640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0f0      	beq.n	800462c <HAL_RCC_OscConfig+0x200>
 800464a:	e01b      	b.n	8004684 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800464c:	4b09      	ldr	r3, [pc, #36]	@ (8004674 <HAL_RCC_OscConfig+0x248>)
 800464e:	2200      	movs	r2, #0
 8004650:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004652:	f7fd fba3 	bl	8001d9c <HAL_GetTick>
 8004656:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004658:	e00e      	b.n	8004678 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800465a:	f7fd fb9f 	bl	8001d9c <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	2b02      	cmp	r3, #2
 8004666:	d907      	bls.n	8004678 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e150      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
 800466c:	40023800 	.word	0x40023800
 8004670:	42470000 	.word	0x42470000
 8004674:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004678:	4b88      	ldr	r3, [pc, #544]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 800467a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1ea      	bne.n	800465a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b00      	cmp	r3, #0
 800468e:	f000 8097 	beq.w	80047c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004692:	2300      	movs	r3, #0
 8004694:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004696:	4b81      	ldr	r3, [pc, #516]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d10f      	bne.n	80046c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046a2:	2300      	movs	r3, #0
 80046a4:	60bb      	str	r3, [r7, #8]
 80046a6:	4b7d      	ldr	r3, [pc, #500]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 80046a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046aa:	4a7c      	ldr	r2, [pc, #496]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 80046ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80046b2:	4b7a      	ldr	r3, [pc, #488]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 80046b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ba:	60bb      	str	r3, [r7, #8]
 80046bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046be:	2301      	movs	r3, #1
 80046c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046c2:	4b77      	ldr	r3, [pc, #476]	@ (80048a0 <HAL_RCC_OscConfig+0x474>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d118      	bne.n	8004700 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046ce:	4b74      	ldr	r3, [pc, #464]	@ (80048a0 <HAL_RCC_OscConfig+0x474>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a73      	ldr	r2, [pc, #460]	@ (80048a0 <HAL_RCC_OscConfig+0x474>)
 80046d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046da:	f7fd fb5f 	bl	8001d9c <HAL_GetTick>
 80046de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e0:	e008      	b.n	80046f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046e2:	f7fd fb5b 	bl	8001d9c <HAL_GetTick>
 80046e6:	4602      	mov	r2, r0
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e10c      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046f4:	4b6a      	ldr	r3, [pc, #424]	@ (80048a0 <HAL_RCC_OscConfig+0x474>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0f0      	beq.n	80046e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d106      	bne.n	8004716 <HAL_RCC_OscConfig+0x2ea>
 8004708:	4b64      	ldr	r3, [pc, #400]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 800470a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800470c:	4a63      	ldr	r2, [pc, #396]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 800470e:	f043 0301 	orr.w	r3, r3, #1
 8004712:	6713      	str	r3, [r2, #112]	@ 0x70
 8004714:	e01c      	b.n	8004750 <HAL_RCC_OscConfig+0x324>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	2b05      	cmp	r3, #5
 800471c:	d10c      	bne.n	8004738 <HAL_RCC_OscConfig+0x30c>
 800471e:	4b5f      	ldr	r3, [pc, #380]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 8004720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004722:	4a5e      	ldr	r2, [pc, #376]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 8004724:	f043 0304 	orr.w	r3, r3, #4
 8004728:	6713      	str	r3, [r2, #112]	@ 0x70
 800472a:	4b5c      	ldr	r3, [pc, #368]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 800472c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472e:	4a5b      	ldr	r2, [pc, #364]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 8004730:	f043 0301 	orr.w	r3, r3, #1
 8004734:	6713      	str	r3, [r2, #112]	@ 0x70
 8004736:	e00b      	b.n	8004750 <HAL_RCC_OscConfig+0x324>
 8004738:	4b58      	ldr	r3, [pc, #352]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 800473a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473c:	4a57      	ldr	r2, [pc, #348]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 800473e:	f023 0301 	bic.w	r3, r3, #1
 8004742:	6713      	str	r3, [r2, #112]	@ 0x70
 8004744:	4b55      	ldr	r3, [pc, #340]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 8004746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004748:	4a54      	ldr	r2, [pc, #336]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 800474a:	f023 0304 	bic.w	r3, r3, #4
 800474e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d015      	beq.n	8004784 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004758:	f7fd fb20 	bl	8001d9c <HAL_GetTick>
 800475c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800475e:	e00a      	b.n	8004776 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004760:	f7fd fb1c 	bl	8001d9c <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800476e:	4293      	cmp	r3, r2
 8004770:	d901      	bls.n	8004776 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e0cb      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004776:	4b49      	ldr	r3, [pc, #292]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 8004778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800477a:	f003 0302 	and.w	r3, r3, #2
 800477e:	2b00      	cmp	r3, #0
 8004780:	d0ee      	beq.n	8004760 <HAL_RCC_OscConfig+0x334>
 8004782:	e014      	b.n	80047ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004784:	f7fd fb0a 	bl	8001d9c <HAL_GetTick>
 8004788:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800478a:	e00a      	b.n	80047a2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800478c:	f7fd fb06 	bl	8001d9c <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800479a:	4293      	cmp	r3, r2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e0b5      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047a2:	4b3e      	ldr	r3, [pc, #248]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 80047a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1ee      	bne.n	800478c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047ae:	7dfb      	ldrb	r3, [r7, #23]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d105      	bne.n	80047c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047b4:	4b39      	ldr	r3, [pc, #228]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 80047b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b8:	4a38      	ldr	r2, [pc, #224]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 80047ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 80a1 	beq.w	800490c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047ca:	4b34      	ldr	r3, [pc, #208]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 030c 	and.w	r3, r3, #12
 80047d2:	2b08      	cmp	r3, #8
 80047d4:	d05c      	beq.n	8004890 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d141      	bne.n	8004862 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047de:	4b31      	ldr	r3, [pc, #196]	@ (80048a4 <HAL_RCC_OscConfig+0x478>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e4:	f7fd fada 	bl	8001d9c <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047ea:	e008      	b.n	80047fe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047ec:	f7fd fad6 	bl	8001d9c <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e087      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047fe:	4b27      	ldr	r3, [pc, #156]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1f0      	bne.n	80047ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	69da      	ldr	r2, [r3, #28]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	431a      	orrs	r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004818:	019b      	lsls	r3, r3, #6
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004820:	085b      	lsrs	r3, r3, #1
 8004822:	3b01      	subs	r3, #1
 8004824:	041b      	lsls	r3, r3, #16
 8004826:	431a      	orrs	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482c:	061b      	lsls	r3, r3, #24
 800482e:	491b      	ldr	r1, [pc, #108]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 8004830:	4313      	orrs	r3, r2
 8004832:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004834:	4b1b      	ldr	r3, [pc, #108]	@ (80048a4 <HAL_RCC_OscConfig+0x478>)
 8004836:	2201      	movs	r2, #1
 8004838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800483a:	f7fd faaf 	bl	8001d9c <HAL_GetTick>
 800483e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004840:	e008      	b.n	8004854 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004842:	f7fd faab 	bl	8001d9c <HAL_GetTick>
 8004846:	4602      	mov	r2, r0
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	2b02      	cmp	r3, #2
 800484e:	d901      	bls.n	8004854 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e05c      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004854:	4b11      	ldr	r3, [pc, #68]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d0f0      	beq.n	8004842 <HAL_RCC_OscConfig+0x416>
 8004860:	e054      	b.n	800490c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004862:	4b10      	ldr	r3, [pc, #64]	@ (80048a4 <HAL_RCC_OscConfig+0x478>)
 8004864:	2200      	movs	r2, #0
 8004866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004868:	f7fd fa98 	bl	8001d9c <HAL_GetTick>
 800486c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800486e:	e008      	b.n	8004882 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004870:	f7fd fa94 	bl	8001d9c <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	2b02      	cmp	r3, #2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e045      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004882:	4b06      	ldr	r3, [pc, #24]	@ (800489c <HAL_RCC_OscConfig+0x470>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f0      	bne.n	8004870 <HAL_RCC_OscConfig+0x444>
 800488e:	e03d      	b.n	800490c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d107      	bne.n	80048a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e038      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
 800489c:	40023800 	.word	0x40023800
 80048a0:	40007000 	.word	0x40007000
 80048a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004918 <HAL_RCC_OscConfig+0x4ec>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d028      	beq.n	8004908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d121      	bne.n	8004908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d11a      	bne.n	8004908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048d8:	4013      	ands	r3, r2
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d111      	bne.n	8004908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ee:	085b      	lsrs	r3, r3, #1
 80048f0:	3b01      	subs	r3, #1
 80048f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d107      	bne.n	8004908 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004902:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004904:	429a      	cmp	r2, r3
 8004906:	d001      	beq.n	800490c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e000      	b.n	800490e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3718      	adds	r7, #24
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	40023800 	.word	0x40023800

0800491c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d101      	bne.n	8004930 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e0cc      	b.n	8004aca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004930:	4b68      	ldr	r3, [pc, #416]	@ (8004ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0307 	and.w	r3, r3, #7
 8004938:	683a      	ldr	r2, [r7, #0]
 800493a:	429a      	cmp	r2, r3
 800493c:	d90c      	bls.n	8004958 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800493e:	4b65      	ldr	r3, [pc, #404]	@ (8004ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8004940:	683a      	ldr	r2, [r7, #0]
 8004942:	b2d2      	uxtb	r2, r2
 8004944:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004946:	4b63      	ldr	r3, [pc, #396]	@ (8004ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0307 	and.w	r3, r3, #7
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	429a      	cmp	r2, r3
 8004952:	d001      	beq.n	8004958 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e0b8      	b.n	8004aca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0302 	and.w	r3, r3, #2
 8004960:	2b00      	cmp	r3, #0
 8004962:	d020      	beq.n	80049a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0304 	and.w	r3, r3, #4
 800496c:	2b00      	cmp	r3, #0
 800496e:	d005      	beq.n	800497c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004970:	4b59      	ldr	r3, [pc, #356]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	4a58      	ldr	r2, [pc, #352]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8004976:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800497a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0308 	and.w	r3, r3, #8
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004988:	4b53      	ldr	r3, [pc, #332]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	4a52      	ldr	r2, [pc, #328]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 800498e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004992:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004994:	4b50      	ldr	r3, [pc, #320]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	494d      	ldr	r1, [pc, #308]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d044      	beq.n	8004a3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d107      	bne.n	80049ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049ba:	4b47      	ldr	r3, [pc, #284]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d119      	bne.n	80049fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e07f      	b.n	8004aca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d003      	beq.n	80049da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049d6:	2b03      	cmp	r3, #3
 80049d8:	d107      	bne.n	80049ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049da:	4b3f      	ldr	r3, [pc, #252]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d109      	bne.n	80049fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e06f      	b.n	8004aca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ea:	4b3b      	ldr	r3, [pc, #236]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0302 	and.w	r3, r3, #2
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d101      	bne.n	80049fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e067      	b.n	8004aca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049fa:	4b37      	ldr	r3, [pc, #220]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f023 0203 	bic.w	r2, r3, #3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	4934      	ldr	r1, [pc, #208]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a0c:	f7fd f9c6 	bl	8001d9c <HAL_GetTick>
 8004a10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a12:	e00a      	b.n	8004a2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a14:	f7fd f9c2 	bl	8001d9c <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d901      	bls.n	8004a2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e04f      	b.n	8004aca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a2a:	4b2b      	ldr	r3, [pc, #172]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f003 020c 	and.w	r2, r3, #12
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d1eb      	bne.n	8004a14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a3c:	4b25      	ldr	r3, [pc, #148]	@ (8004ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0307 	and.w	r3, r3, #7
 8004a44:	683a      	ldr	r2, [r7, #0]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d20c      	bcs.n	8004a64 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a4a:	4b22      	ldr	r3, [pc, #136]	@ (8004ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a4c:	683a      	ldr	r2, [r7, #0]
 8004a4e:	b2d2      	uxtb	r2, r2
 8004a50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a52:	4b20      	ldr	r3, [pc, #128]	@ (8004ad4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0307 	and.w	r3, r3, #7
 8004a5a:	683a      	ldr	r2, [r7, #0]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d001      	beq.n	8004a64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e032      	b.n	8004aca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0304 	and.w	r3, r3, #4
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d008      	beq.n	8004a82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a70:	4b19      	ldr	r3, [pc, #100]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	4916      	ldr	r1, [pc, #88]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0308 	and.w	r3, r3, #8
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d009      	beq.n	8004aa2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a8e:	4b12      	ldr	r3, [pc, #72]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	490e      	ldr	r1, [pc, #56]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004aa2:	f000 f821 	bl	8004ae8 <HAL_RCC_GetSysClockFreq>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1bc>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	091b      	lsrs	r3, r3, #4
 8004aae:	f003 030f 	and.w	r3, r3, #15
 8004ab2:	490a      	ldr	r1, [pc, #40]	@ (8004adc <HAL_RCC_ClockConfig+0x1c0>)
 8004ab4:	5ccb      	ldrb	r3, [r1, r3]
 8004ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8004aba:	4a09      	ldr	r2, [pc, #36]	@ (8004ae0 <HAL_RCC_ClockConfig+0x1c4>)
 8004abc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004abe:	4b09      	ldr	r3, [pc, #36]	@ (8004ae4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7fd f926 	bl	8001d14 <HAL_InitTick>

  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	40023c00 	.word	0x40023c00
 8004ad8:	40023800 	.word	0x40023800
 8004adc:	08009dfc 	.word	0x08009dfc
 8004ae0:	20000000 	.word	0x20000000
 8004ae4:	20000004 	.word	0x20000004

08004ae8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ae8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004aec:	b094      	sub	sp, #80	@ 0x50
 8004aee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004af0:	2300      	movs	r3, #0
 8004af2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004af4:	2300      	movs	r3, #0
 8004af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004af8:	2300      	movs	r3, #0
 8004afa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004afc:	2300      	movs	r3, #0
 8004afe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b00:	4b79      	ldr	r3, [pc, #484]	@ (8004ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	f003 030c 	and.w	r3, r3, #12
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d00d      	beq.n	8004b28 <HAL_RCC_GetSysClockFreq+0x40>
 8004b0c:	2b08      	cmp	r3, #8
 8004b0e:	f200 80e1 	bhi.w	8004cd4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <HAL_RCC_GetSysClockFreq+0x34>
 8004b16:	2b04      	cmp	r3, #4
 8004b18:	d003      	beq.n	8004b22 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b1a:	e0db      	b.n	8004cd4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b1c:	4b73      	ldr	r3, [pc, #460]	@ (8004cec <HAL_RCC_GetSysClockFreq+0x204>)
 8004b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b20:	e0db      	b.n	8004cda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b22:	4b73      	ldr	r3, [pc, #460]	@ (8004cf0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b26:	e0d8      	b.n	8004cda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b28:	4b6f      	ldr	r3, [pc, #444]	@ (8004ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b30:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b32:	4b6d      	ldr	r3, [pc, #436]	@ (8004ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d063      	beq.n	8004c06 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b3e:	4b6a      	ldr	r3, [pc, #424]	@ (8004ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	099b      	lsrs	r3, r3, #6
 8004b44:	2200      	movs	r2, #0
 8004b46:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b48:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b50:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b52:	2300      	movs	r3, #0
 8004b54:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b56:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b5a:	4622      	mov	r2, r4
 8004b5c:	462b      	mov	r3, r5
 8004b5e:	f04f 0000 	mov.w	r0, #0
 8004b62:	f04f 0100 	mov.w	r1, #0
 8004b66:	0159      	lsls	r1, r3, #5
 8004b68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b6c:	0150      	lsls	r0, r2, #5
 8004b6e:	4602      	mov	r2, r0
 8004b70:	460b      	mov	r3, r1
 8004b72:	4621      	mov	r1, r4
 8004b74:	1a51      	subs	r1, r2, r1
 8004b76:	6139      	str	r1, [r7, #16]
 8004b78:	4629      	mov	r1, r5
 8004b7a:	eb63 0301 	sbc.w	r3, r3, r1
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	f04f 0200 	mov.w	r2, #0
 8004b84:	f04f 0300 	mov.w	r3, #0
 8004b88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b8c:	4659      	mov	r1, fp
 8004b8e:	018b      	lsls	r3, r1, #6
 8004b90:	4651      	mov	r1, sl
 8004b92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b96:	4651      	mov	r1, sl
 8004b98:	018a      	lsls	r2, r1, #6
 8004b9a:	4651      	mov	r1, sl
 8004b9c:	ebb2 0801 	subs.w	r8, r2, r1
 8004ba0:	4659      	mov	r1, fp
 8004ba2:	eb63 0901 	sbc.w	r9, r3, r1
 8004ba6:	f04f 0200 	mov.w	r2, #0
 8004baa:	f04f 0300 	mov.w	r3, #0
 8004bae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bba:	4690      	mov	r8, r2
 8004bbc:	4699      	mov	r9, r3
 8004bbe:	4623      	mov	r3, r4
 8004bc0:	eb18 0303 	adds.w	r3, r8, r3
 8004bc4:	60bb      	str	r3, [r7, #8]
 8004bc6:	462b      	mov	r3, r5
 8004bc8:	eb49 0303 	adc.w	r3, r9, r3
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	f04f 0200 	mov.w	r2, #0
 8004bd2:	f04f 0300 	mov.w	r3, #0
 8004bd6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bda:	4629      	mov	r1, r5
 8004bdc:	024b      	lsls	r3, r1, #9
 8004bde:	4621      	mov	r1, r4
 8004be0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004be4:	4621      	mov	r1, r4
 8004be6:	024a      	lsls	r2, r1, #9
 8004be8:	4610      	mov	r0, r2
 8004bea:	4619      	mov	r1, r3
 8004bec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bee:	2200      	movs	r2, #0
 8004bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bf2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bf4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004bf8:	f7fb fae6 	bl	80001c8 <__aeabi_uldivmod>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	460b      	mov	r3, r1
 8004c00:	4613      	mov	r3, r2
 8004c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c04:	e058      	b.n	8004cb8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c06:	4b38      	ldr	r3, [pc, #224]	@ (8004ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	099b      	lsrs	r3, r3, #6
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	4618      	mov	r0, r3
 8004c10:	4611      	mov	r1, r2
 8004c12:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c16:	623b      	str	r3, [r7, #32]
 8004c18:	2300      	movs	r3, #0
 8004c1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c1c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c20:	4642      	mov	r2, r8
 8004c22:	464b      	mov	r3, r9
 8004c24:	f04f 0000 	mov.w	r0, #0
 8004c28:	f04f 0100 	mov.w	r1, #0
 8004c2c:	0159      	lsls	r1, r3, #5
 8004c2e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c32:	0150      	lsls	r0, r2, #5
 8004c34:	4602      	mov	r2, r0
 8004c36:	460b      	mov	r3, r1
 8004c38:	4641      	mov	r1, r8
 8004c3a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c3e:	4649      	mov	r1, r9
 8004c40:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c44:	f04f 0200 	mov.w	r2, #0
 8004c48:	f04f 0300 	mov.w	r3, #0
 8004c4c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c50:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c54:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c58:	ebb2 040a 	subs.w	r4, r2, sl
 8004c5c:	eb63 050b 	sbc.w	r5, r3, fp
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	f04f 0300 	mov.w	r3, #0
 8004c68:	00eb      	lsls	r3, r5, #3
 8004c6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c6e:	00e2      	lsls	r2, r4, #3
 8004c70:	4614      	mov	r4, r2
 8004c72:	461d      	mov	r5, r3
 8004c74:	4643      	mov	r3, r8
 8004c76:	18e3      	adds	r3, r4, r3
 8004c78:	603b      	str	r3, [r7, #0]
 8004c7a:	464b      	mov	r3, r9
 8004c7c:	eb45 0303 	adc.w	r3, r5, r3
 8004c80:	607b      	str	r3, [r7, #4]
 8004c82:	f04f 0200 	mov.w	r2, #0
 8004c86:	f04f 0300 	mov.w	r3, #0
 8004c8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c8e:	4629      	mov	r1, r5
 8004c90:	028b      	lsls	r3, r1, #10
 8004c92:	4621      	mov	r1, r4
 8004c94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c98:	4621      	mov	r1, r4
 8004c9a:	028a      	lsls	r2, r1, #10
 8004c9c:	4610      	mov	r0, r2
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	61bb      	str	r3, [r7, #24]
 8004ca6:	61fa      	str	r2, [r7, #28]
 8004ca8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cac:	f7fb fa8c 	bl	80001c8 <__aeabi_uldivmod>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	0c1b      	lsrs	r3, r3, #16
 8004cbe:	f003 0303 	and.w	r3, r3, #3
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	005b      	lsls	r3, r3, #1
 8004cc6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004cc8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ccc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cd0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cd2:	e002      	b.n	8004cda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cd4:	4b05      	ldr	r3, [pc, #20]	@ (8004cec <HAL_RCC_GetSysClockFreq+0x204>)
 8004cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3750      	adds	r7, #80	@ 0x50
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ce6:	bf00      	nop
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	00f42400 	.word	0x00f42400
 8004cf0:	007a1200 	.word	0x007a1200

08004cf4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cf8:	4b03      	ldr	r3, [pc, #12]	@ (8004d08 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	20000000 	.word	0x20000000

08004d0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d10:	f7ff fff0 	bl	8004cf4 <HAL_RCC_GetHCLKFreq>
 8004d14:	4602      	mov	r2, r0
 8004d16:	4b05      	ldr	r3, [pc, #20]	@ (8004d2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	0a9b      	lsrs	r3, r3, #10
 8004d1c:	f003 0307 	and.w	r3, r3, #7
 8004d20:	4903      	ldr	r1, [pc, #12]	@ (8004d30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d22:	5ccb      	ldrb	r3, [r1, r3]
 8004d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	08009e0c 	.word	0x08009e0c

08004d34 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b086      	sub	sp, #24
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0301 	and.w	r3, r3, #1
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d105      	bne.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d035      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d5c:	4b62      	ldr	r3, [pc, #392]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d62:	f7fd f81b 	bl	8001d9c <HAL_GetTick>
 8004d66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d68:	e008      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d6a:	f7fd f817 	bl	8001d9c <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d901      	bls.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e0b0      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d7c:	4b5b      	ldr	r3, [pc, #364]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1f0      	bne.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	019a      	lsls	r2, r3, #6
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	071b      	lsls	r3, r3, #28
 8004d94:	4955      	ldr	r1, [pc, #340]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d96:	4313      	orrs	r3, r2
 8004d98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d9c:	4b52      	ldr	r3, [pc, #328]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004d9e:	2201      	movs	r2, #1
 8004da0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004da2:	f7fc fffb 	bl	8001d9c <HAL_GetTick>
 8004da6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004da8:	e008      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004daa:	f7fc fff7 	bl	8001d9c <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d901      	bls.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e090      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004dbc:	4b4b      	ldr	r3, [pc, #300]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d0f0      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f000 8083 	beq.w	8004edc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	60fb      	str	r3, [r7, #12]
 8004dda:	4b44      	ldr	r3, [pc, #272]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dde:	4a43      	ldr	r2, [pc, #268]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004de0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004de4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004de6:	4b41      	ldr	r3, [pc, #260]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dee:	60fb      	str	r3, [r7, #12]
 8004df0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004df2:	4b3f      	ldr	r3, [pc, #252]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a3e      	ldr	r2, [pc, #248]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dfc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004dfe:	f7fc ffcd 	bl	8001d9c <HAL_GetTick>
 8004e02:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e04:	e008      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e06:	f7fc ffc9 	bl	8001d9c <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d901      	bls.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e062      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e18:	4b35      	ldr	r3, [pc, #212]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d0f0      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e24:	4b31      	ldr	r3, [pc, #196]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e2c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d02f      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e3c:	693a      	ldr	r2, [r7, #16]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d028      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e42:	4b2a      	ldr	r3, [pc, #168]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e4a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e4c:	4b29      	ldr	r3, [pc, #164]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e4e:	2201      	movs	r2, #1
 8004e50:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e52:	4b28      	ldr	r3, [pc, #160]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e58:	4a24      	ldr	r2, [pc, #144]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e5e:	4b23      	ldr	r3, [pc, #140]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d114      	bne.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e6a:	f7fc ff97 	bl	8001d9c <HAL_GetTick>
 8004e6e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e70:	e00a      	b.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e72:	f7fc ff93 	bl	8001d9c <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d901      	bls.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e02a      	b.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e88:	4b18      	ldr	r3, [pc, #96]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e8c:	f003 0302 	and.w	r3, r3, #2
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d0ee      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ea0:	d10d      	bne.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004ea2:	4b12      	ldr	r3, [pc, #72]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004eb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eb6:	490d      	ldr	r1, [pc, #52]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	608b      	str	r3, [r1, #8]
 8004ebc:	e005      	b.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ec4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004ec8:	6093      	str	r3, [r2, #8]
 8004eca:	4b08      	ldr	r3, [pc, #32]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ecc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ed6:	4905      	ldr	r1, [pc, #20]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3718      	adds	r7, #24
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	42470068 	.word	0x42470068
 8004eec:	40023800 	.word	0x40023800
 8004ef0:	40007000 	.word	0x40007000
 8004ef4:	42470e40 	.word	0x42470e40

08004ef8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004f04:	2300      	movs	r3, #0
 8004f06:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d13f      	bne.n	8004f96 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004f16:	4b24      	ldr	r3, [pc, #144]	@ (8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f1e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d006      	beq.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f2c:	d12f      	bne.n	8004f8e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004f2e:	4b1f      	ldr	r3, [pc, #124]	@ (8004fac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f30:	617b      	str	r3, [r7, #20]
          break;
 8004f32:	e02f      	b.n	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004f34:	4b1c      	ldr	r3, [pc, #112]	@ (8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f40:	d108      	bne.n	8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004f42:	4b19      	ldr	r3, [pc, #100]	@ (8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f4a:	4a19      	ldr	r2, [pc, #100]	@ (8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f50:	613b      	str	r3, [r7, #16]
 8004f52:	e007      	b.n	8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004f54:	4b14      	ldr	r3, [pc, #80]	@ (8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f5c:	4a15      	ldr	r2, [pc, #84]	@ (8004fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f62:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004f64:	4b10      	ldr	r3, [pc, #64]	@ (8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f6a:	099b      	lsrs	r3, r3, #6
 8004f6c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	fb02 f303 	mul.w	r3, r2, r3
 8004f76:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004f78:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f7e:	0f1b      	lsrs	r3, r3, #28
 8004f80:	f003 0307 	and.w	r3, r3, #7
 8004f84:	68ba      	ldr	r2, [r7, #8]
 8004f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f8a:	617b      	str	r3, [r7, #20]
          break;
 8004f8c:	e002      	b.n	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	617b      	str	r3, [r7, #20]
          break;
 8004f92:	bf00      	nop
        }
      }
      break;
 8004f94:	e000      	b.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004f96:	bf00      	nop
    }
  }
  return frequency;
 8004f98:	697b      	ldr	r3, [r7, #20]
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	371c      	adds	r7, #28
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	40023800 	.word	0x40023800
 8004fac:	00bb8000 	.word	0x00bb8000
 8004fb0:	007a1200 	.word	0x007a1200
 8004fb4:	00f42400 	.word	0x00f42400

08004fb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d101      	bne.n	8004fca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e07b      	b.n	80050c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d108      	bne.n	8004fe4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fda:	d009      	beq.n	8004ff0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	61da      	str	r2, [r3, #28]
 8004fe2:	e005      	b.n	8004ff0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d106      	bne.n	8005010 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7fc fda2 	bl	8001b54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2202      	movs	r2, #2
 8005014:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005026:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005038:	431a      	orrs	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005042:	431a      	orrs	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	f003 0302 	and.w	r3, r3, #2
 800504c:	431a      	orrs	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	695b      	ldr	r3, [r3, #20]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	431a      	orrs	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005060:	431a      	orrs	r2, r3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	69db      	ldr	r3, [r3, #28]
 8005066:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800506a:	431a      	orrs	r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005074:	ea42 0103 	orr.w	r1, r2, r3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800507c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	430a      	orrs	r2, r1
 8005086:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	699b      	ldr	r3, [r3, #24]
 800508c:	0c1b      	lsrs	r3, r3, #16
 800508e:	f003 0104 	and.w	r1, r3, #4
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005096:	f003 0210 	and.w	r2, r3, #16
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	430a      	orrs	r2, r1
 80050a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	69da      	ldr	r2, [r3, #28]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3708      	adds	r7, #8
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}

080050ca <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ca:	b580      	push	{r7, lr}
 80050cc:	b088      	sub	sp, #32
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	60f8      	str	r0, [r7, #12]
 80050d2:	60b9      	str	r1, [r7, #8]
 80050d4:	603b      	str	r3, [r7, #0]
 80050d6:	4613      	mov	r3, r2
 80050d8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050da:	f7fc fe5f 	bl	8001d9c <HAL_GetTick>
 80050de:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80050e0:	88fb      	ldrh	r3, [r7, #6]
 80050e2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d001      	beq.n	80050f4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80050f0:	2302      	movs	r3, #2
 80050f2:	e12a      	b.n	800534a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d002      	beq.n	8005100 <HAL_SPI_Transmit+0x36>
 80050fa:	88fb      	ldrh	r3, [r7, #6]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e122      	b.n	800534a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800510a:	2b01      	cmp	r3, #1
 800510c:	d101      	bne.n	8005112 <HAL_SPI_Transmit+0x48>
 800510e:	2302      	movs	r3, #2
 8005110:	e11b      	b.n	800534a <HAL_SPI_Transmit+0x280>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2203      	movs	r2, #3
 800511e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2200      	movs	r2, #0
 8005126:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	88fa      	ldrh	r2, [r7, #6]
 8005132:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	88fa      	ldrh	r2, [r7, #6]
 8005138:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2200      	movs	r2, #0
 8005150:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005160:	d10f      	bne.n	8005182 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005170:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005180:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800518c:	2b40      	cmp	r3, #64	@ 0x40
 800518e:	d007      	beq.n	80051a0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800519e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051a8:	d152      	bne.n	8005250 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d002      	beq.n	80051b8 <HAL_SPI_Transmit+0xee>
 80051b2:	8b7b      	ldrh	r3, [r7, #26]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d145      	bne.n	8005244 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051bc:	881a      	ldrh	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051c8:	1c9a      	adds	r2, r3, #2
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	3b01      	subs	r3, #1
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80051dc:	e032      	b.n	8005244 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f003 0302 	and.w	r3, r3, #2
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d112      	bne.n	8005212 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051f0:	881a      	ldrh	r2, [r3, #0]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051fc:	1c9a      	adds	r2, r3, #2
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005206:	b29b      	uxth	r3, r3
 8005208:	3b01      	subs	r3, #1
 800520a:	b29a      	uxth	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005210:	e018      	b.n	8005244 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005212:	f7fc fdc3 	bl	8001d9c <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	683a      	ldr	r2, [r7, #0]
 800521e:	429a      	cmp	r2, r3
 8005220:	d803      	bhi.n	800522a <HAL_SPI_Transmit+0x160>
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005228:	d102      	bne.n	8005230 <HAL_SPI_Transmit+0x166>
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d109      	bne.n	8005244 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e082      	b.n	800534a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005248:	b29b      	uxth	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1c7      	bne.n	80051de <HAL_SPI_Transmit+0x114>
 800524e:	e053      	b.n	80052f8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d002      	beq.n	800525e <HAL_SPI_Transmit+0x194>
 8005258:	8b7b      	ldrh	r3, [r7, #26]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d147      	bne.n	80052ee <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	330c      	adds	r3, #12
 8005268:	7812      	ldrb	r2, [r2, #0]
 800526a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005270:	1c5a      	adds	r2, r3, #1
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800527a:	b29b      	uxth	r3, r3
 800527c:	3b01      	subs	r3, #1
 800527e:	b29a      	uxth	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005284:	e033      	b.n	80052ee <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f003 0302 	and.w	r3, r3, #2
 8005290:	2b02      	cmp	r3, #2
 8005292:	d113      	bne.n	80052bc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	330c      	adds	r3, #12
 800529e:	7812      	ldrb	r2, [r2, #0]
 80052a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a6:	1c5a      	adds	r2, r3, #1
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	3b01      	subs	r3, #1
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80052ba:	e018      	b.n	80052ee <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052bc:	f7fc fd6e 	bl	8001d9c <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d803      	bhi.n	80052d4 <HAL_SPI_Transmit+0x20a>
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d2:	d102      	bne.n	80052da <HAL_SPI_Transmit+0x210>
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d109      	bne.n	80052ee <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e02d      	b.n	800534a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1c6      	bne.n	8005286 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052f8:	69fa      	ldr	r2, [r7, #28]
 80052fa:	6839      	ldr	r1, [r7, #0]
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f000 fbd9 	bl	8005ab4 <SPI_EndRxTxTransaction>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d002      	beq.n	800530e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2220      	movs	r2, #32
 800530c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d10a      	bne.n	800532c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005316:	2300      	movs	r3, #0
 8005318:	617b      	str	r3, [r7, #20]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	617b      	str	r3, [r7, #20]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	617b      	str	r3, [r7, #20]
 800532a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e000      	b.n	800534a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005348:	2300      	movs	r3, #0
  }
}
 800534a:	4618      	mov	r0, r3
 800534c:	3720      	adds	r7, #32
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005352:	b580      	push	{r7, lr}
 8005354:	b088      	sub	sp, #32
 8005356:	af02      	add	r7, sp, #8
 8005358:	60f8      	str	r0, [r7, #12]
 800535a:	60b9      	str	r1, [r7, #8]
 800535c:	603b      	str	r3, [r7, #0]
 800535e:	4613      	mov	r3, r2
 8005360:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005368:	b2db      	uxtb	r3, r3
 800536a:	2b01      	cmp	r3, #1
 800536c:	d001      	beq.n	8005372 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800536e:	2302      	movs	r3, #2
 8005370:	e104      	b.n	800557c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d002      	beq.n	800537e <HAL_SPI_Receive+0x2c>
 8005378:	88fb      	ldrh	r3, [r7, #6]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e0fc      	b.n	800557c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800538a:	d112      	bne.n	80053b2 <HAL_SPI_Receive+0x60>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10e      	bne.n	80053b2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2204      	movs	r2, #4
 8005398:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800539c:	88fa      	ldrh	r2, [r7, #6]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	9300      	str	r3, [sp, #0]
 80053a2:	4613      	mov	r3, r2
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	68b9      	ldr	r1, [r7, #8]
 80053a8:	68f8      	ldr	r0, [r7, #12]
 80053aa:	f000 f8eb 	bl	8005584 <HAL_SPI_TransmitReceive>
 80053ae:	4603      	mov	r3, r0
 80053b0:	e0e4      	b.n	800557c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053b2:	f7fc fcf3 	bl	8001d9c <HAL_GetTick>
 80053b6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <HAL_SPI_Receive+0x74>
 80053c2:	2302      	movs	r3, #2
 80053c4:	e0da      	b.n	800557c <HAL_SPI_Receive+0x22a>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2204      	movs	r2, #4
 80053d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2200      	movs	r2, #0
 80053da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	68ba      	ldr	r2, [r7, #8]
 80053e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	88fa      	ldrh	r2, [r7, #6]
 80053e6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	88fa      	ldrh	r2, [r7, #6]
 80053ec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005414:	d10f      	bne.n	8005436 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005424:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005434:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005440:	2b40      	cmp	r3, #64	@ 0x40
 8005442:	d007      	beq.n	8005454 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005452:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d170      	bne.n	800553e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800545c:	e035      	b.n	80054ca <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f003 0301 	and.w	r3, r3, #1
 8005468:	2b01      	cmp	r3, #1
 800546a:	d115      	bne.n	8005498 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f103 020c 	add.w	r2, r3, #12
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005478:	7812      	ldrb	r2, [r2, #0]
 800547a:	b2d2      	uxtb	r2, r2
 800547c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005482:	1c5a      	adds	r2, r3, #1
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800548c:	b29b      	uxth	r3, r3
 800548e:	3b01      	subs	r3, #1
 8005490:	b29a      	uxth	r2, r3
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005496:	e018      	b.n	80054ca <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005498:	f7fc fc80 	bl	8001d9c <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	683a      	ldr	r2, [r7, #0]
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d803      	bhi.n	80054b0 <HAL_SPI_Receive+0x15e>
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ae:	d102      	bne.n	80054b6 <HAL_SPI_Receive+0x164>
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d109      	bne.n	80054ca <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e058      	b.n	800557c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1c4      	bne.n	800545e <HAL_SPI_Receive+0x10c>
 80054d4:	e038      	b.n	8005548 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	f003 0301 	and.w	r3, r3, #1
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d113      	bne.n	800550c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	68da      	ldr	r2, [r3, #12]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ee:	b292      	uxth	r2, r2
 80054f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f6:	1c9a      	adds	r2, r3, #2
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005500:	b29b      	uxth	r3, r3
 8005502:	3b01      	subs	r3, #1
 8005504:	b29a      	uxth	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800550a:	e018      	b.n	800553e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800550c:	f7fc fc46 	bl	8001d9c <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	429a      	cmp	r2, r3
 800551a:	d803      	bhi.n	8005524 <HAL_SPI_Receive+0x1d2>
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005522:	d102      	bne.n	800552a <HAL_SPI_Receive+0x1d8>
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d109      	bne.n	800553e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e01e      	b.n	800557c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005542:	b29b      	uxth	r3, r3
 8005544:	2b00      	cmp	r3, #0
 8005546:	d1c6      	bne.n	80054d6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	6839      	ldr	r1, [r7, #0]
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 fa4b 	bl	80059e8 <SPI_EndRxTransaction>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d002      	beq.n	800555e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2220      	movs	r2, #32
 800555c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005572:	2b00      	cmp	r3, #0
 8005574:	d001      	beq.n	800557a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e000      	b.n	800557c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800557a:	2300      	movs	r3, #0
  }
}
 800557c:	4618      	mov	r0, r3
 800557e:	3718      	adds	r7, #24
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b08a      	sub	sp, #40	@ 0x28
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
 8005590:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005592:	2301      	movs	r3, #1
 8005594:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005596:	f7fc fc01 	bl	8001d9c <HAL_GetTick>
 800559a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055a2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80055aa:	887b      	ldrh	r3, [r7, #2]
 80055ac:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80055ae:	7ffb      	ldrb	r3, [r7, #31]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d00c      	beq.n	80055ce <HAL_SPI_TransmitReceive+0x4a>
 80055b4:	69bb      	ldr	r3, [r7, #24]
 80055b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055ba:	d106      	bne.n	80055ca <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d102      	bne.n	80055ca <HAL_SPI_TransmitReceive+0x46>
 80055c4:	7ffb      	ldrb	r3, [r7, #31]
 80055c6:	2b04      	cmp	r3, #4
 80055c8:	d001      	beq.n	80055ce <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80055ca:	2302      	movs	r3, #2
 80055cc:	e17f      	b.n	80058ce <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d005      	beq.n	80055e0 <HAL_SPI_TransmitReceive+0x5c>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d002      	beq.n	80055e0 <HAL_SPI_TransmitReceive+0x5c>
 80055da:	887b      	ldrh	r3, [r7, #2]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d101      	bne.n	80055e4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	e174      	b.n	80058ce <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d101      	bne.n	80055f2 <HAL_SPI_TransmitReceive+0x6e>
 80055ee:	2302      	movs	r3, #2
 80055f0:	e16d      	b.n	80058ce <HAL_SPI_TransmitReceive+0x34a>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b04      	cmp	r3, #4
 8005604:	d003      	beq.n	800560e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2205      	movs	r2, #5
 800560a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	887a      	ldrh	r2, [r7, #2]
 800561e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	887a      	ldrh	r2, [r7, #2]
 8005624:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	68ba      	ldr	r2, [r7, #8]
 800562a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	887a      	ldrh	r2, [r7, #2]
 8005630:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	887a      	ldrh	r2, [r7, #2]
 8005636:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2200      	movs	r2, #0
 800563c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800564e:	2b40      	cmp	r3, #64	@ 0x40
 8005650:	d007      	beq.n	8005662 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005660:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800566a:	d17e      	bne.n	800576a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d002      	beq.n	800567a <HAL_SPI_TransmitReceive+0xf6>
 8005674:	8afb      	ldrh	r3, [r7, #22]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d16c      	bne.n	8005754 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800567e:	881a      	ldrh	r2, [r3, #0]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800568a:	1c9a      	adds	r2, r3, #2
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005694:	b29b      	uxth	r3, r3
 8005696:	3b01      	subs	r3, #1
 8005698:	b29a      	uxth	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800569e:	e059      	b.n	8005754 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d11b      	bne.n	80056e6 <HAL_SPI_TransmitReceive+0x162>
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d016      	beq.n	80056e6 <HAL_SPI_TransmitReceive+0x162>
 80056b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d113      	bne.n	80056e6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056c2:	881a      	ldrh	r2, [r3, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ce:	1c9a      	adds	r2, r3, #2
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056d8:	b29b      	uxth	r3, r3
 80056da:	3b01      	subs	r3, #1
 80056dc:	b29a      	uxth	r2, r3
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80056e2:	2300      	movs	r3, #0
 80056e4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d119      	bne.n	8005728 <HAL_SPI_TransmitReceive+0x1a4>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d014      	beq.n	8005728 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	68da      	ldr	r2, [r3, #12]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005708:	b292      	uxth	r2, r2
 800570a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005710:	1c9a      	adds	r2, r3, #2
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800571a:	b29b      	uxth	r3, r3
 800571c:	3b01      	subs	r3, #1
 800571e:	b29a      	uxth	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005724:	2301      	movs	r3, #1
 8005726:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005728:	f7fc fb38 	bl	8001d9c <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	6a3b      	ldr	r3, [r7, #32]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005734:	429a      	cmp	r2, r3
 8005736:	d80d      	bhi.n	8005754 <HAL_SPI_TransmitReceive+0x1d0>
 8005738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573e:	d009      	beq.n	8005754 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e0bc      	b.n	80058ce <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005758:	b29b      	uxth	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1a0      	bne.n	80056a0 <HAL_SPI_TransmitReceive+0x11c>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005762:	b29b      	uxth	r3, r3
 8005764:	2b00      	cmp	r3, #0
 8005766:	d19b      	bne.n	80056a0 <HAL_SPI_TransmitReceive+0x11c>
 8005768:	e082      	b.n	8005870 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d002      	beq.n	8005778 <HAL_SPI_TransmitReceive+0x1f4>
 8005772:	8afb      	ldrh	r3, [r7, #22]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d171      	bne.n	800585c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	330c      	adds	r3, #12
 8005782:	7812      	ldrb	r2, [r2, #0]
 8005784:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800578a:	1c5a      	adds	r2, r3, #1
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005794:	b29b      	uxth	r3, r3
 8005796:	3b01      	subs	r3, #1
 8005798:	b29a      	uxth	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800579e:	e05d      	b.n	800585c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f003 0302 	and.w	r3, r3, #2
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d11c      	bne.n	80057e8 <HAL_SPI_TransmitReceive+0x264>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d017      	beq.n	80057e8 <HAL_SPI_TransmitReceive+0x264>
 80057b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d114      	bne.n	80057e8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	330c      	adds	r3, #12
 80057c8:	7812      	ldrb	r2, [r2, #0]
 80057ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d0:	1c5a      	adds	r2, r3, #1
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057da:	b29b      	uxth	r3, r3
 80057dc:	3b01      	subs	r3, #1
 80057de:	b29a      	uxth	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d119      	bne.n	800582a <HAL_SPI_TransmitReceive+0x2a6>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d014      	beq.n	800582a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68da      	ldr	r2, [r3, #12]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580a:	b2d2      	uxtb	r2, r2
 800580c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005812:	1c5a      	adds	r2, r3, #1
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800581c:	b29b      	uxth	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005826:	2301      	movs	r3, #1
 8005828:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800582a:	f7fc fab7 	bl	8001d9c <HAL_GetTick>
 800582e:	4602      	mov	r2, r0
 8005830:	6a3b      	ldr	r3, [r7, #32]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005836:	429a      	cmp	r2, r3
 8005838:	d803      	bhi.n	8005842 <HAL_SPI_TransmitReceive+0x2be>
 800583a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005840:	d102      	bne.n	8005848 <HAL_SPI_TransmitReceive+0x2c4>
 8005842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005844:	2b00      	cmp	r3, #0
 8005846:	d109      	bne.n	800585c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e038      	b.n	80058ce <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005860:	b29b      	uxth	r3, r3
 8005862:	2b00      	cmp	r3, #0
 8005864:	d19c      	bne.n	80057a0 <HAL_SPI_TransmitReceive+0x21c>
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800586a:	b29b      	uxth	r3, r3
 800586c:	2b00      	cmp	r3, #0
 800586e:	d197      	bne.n	80057a0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005870:	6a3a      	ldr	r2, [r7, #32]
 8005872:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 f91d 	bl	8005ab4 <SPI_EndRxTxTransaction>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d008      	beq.n	8005892 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2220      	movs	r2, #32
 8005884:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e01d      	b.n	80058ce <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10a      	bne.n	80058b0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800589a:	2300      	movs	r3, #0
 800589c:	613b      	str	r3, [r7, #16]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68db      	ldr	r3, [r3, #12]
 80058a4:	613b      	str	r3, [r7, #16]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	613b      	str	r3, [r7, #16]
 80058ae:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d001      	beq.n	80058cc <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e000      	b.n	80058ce <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80058cc:	2300      	movs	r3, #0
  }
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3728      	adds	r7, #40	@ 0x28
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
	...

080058d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b088      	sub	sp, #32
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	603b      	str	r3, [r7, #0]
 80058e4:	4613      	mov	r3, r2
 80058e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80058e8:	f7fc fa58 	bl	8001d9c <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f0:	1a9b      	subs	r3, r3, r2
 80058f2:	683a      	ldr	r2, [r7, #0]
 80058f4:	4413      	add	r3, r2
 80058f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80058f8:	f7fc fa50 	bl	8001d9c <HAL_GetTick>
 80058fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80058fe:	4b39      	ldr	r3, [pc, #228]	@ (80059e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	015b      	lsls	r3, r3, #5
 8005904:	0d1b      	lsrs	r3, r3, #20
 8005906:	69fa      	ldr	r2, [r7, #28]
 8005908:	fb02 f303 	mul.w	r3, r2, r3
 800590c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800590e:	e055      	b.n	80059bc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005916:	d051      	beq.n	80059bc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005918:	f7fc fa40 	bl	8001d9c <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	69fa      	ldr	r2, [r7, #28]
 8005924:	429a      	cmp	r2, r3
 8005926:	d902      	bls.n	800592e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d13d      	bne.n	80059aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	685a      	ldr	r2, [r3, #4]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800593c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005946:	d111      	bne.n	800596c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005950:	d004      	beq.n	800595c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800595a:	d107      	bne.n	800596c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800596a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005970:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005974:	d10f      	bne.n	8005996 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005994:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e018      	b.n	80059dc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d102      	bne.n	80059b6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80059b0:	2300      	movs	r3, #0
 80059b2:	61fb      	str	r3, [r7, #28]
 80059b4:	e002      	b.n	80059bc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	3b01      	subs	r3, #1
 80059ba:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	689a      	ldr	r2, [r3, #8]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	4013      	ands	r3, r2
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	bf0c      	ite	eq
 80059cc:	2301      	moveq	r3, #1
 80059ce:	2300      	movne	r3, #0
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	461a      	mov	r2, r3
 80059d4:	79fb      	ldrb	r3, [r7, #7]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d19a      	bne.n	8005910 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3720      	adds	r7, #32
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	20000000 	.word	0x20000000

080059e8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b086      	sub	sp, #24
 80059ec:	af02      	add	r7, sp, #8
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059fc:	d111      	bne.n	8005a22 <SPI_EndRxTransaction+0x3a>
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a06:	d004      	beq.n	8005a12 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a10:	d107      	bne.n	8005a22 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a20:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a2a:	d12a      	bne.n	8005a82 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a34:	d012      	beq.n	8005a5c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	2180      	movs	r1, #128	@ 0x80
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	f7ff ff49 	bl	80058d8 <SPI_WaitFlagStateUntilTimeout>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d02d      	beq.n	8005aa8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a50:	f043 0220 	orr.w	r2, r3, #32
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e026      	b.n	8005aaa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	9300      	str	r3, [sp, #0]
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	2200      	movs	r2, #0
 8005a64:	2101      	movs	r1, #1
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f7ff ff36 	bl	80058d8 <SPI_WaitFlagStateUntilTimeout>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d01a      	beq.n	8005aa8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a76:	f043 0220 	orr.w	r2, r3, #32
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e013      	b.n	8005aaa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	9300      	str	r3, [sp, #0]
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	2101      	movs	r1, #1
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f7ff ff23 	bl	80058d8 <SPI_WaitFlagStateUntilTimeout>
 8005a92:	4603      	mov	r3, r0
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d007      	beq.n	8005aa8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a9c:	f043 0220 	orr.w	r2, r3, #32
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e000      	b.n	8005aaa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3710      	adds	r7, #16
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
	...

08005ab4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b088      	sub	sp, #32
 8005ab8:	af02      	add	r7, sp, #8
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	9300      	str	r3, [sp, #0]
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	2102      	movs	r1, #2
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f7ff ff04 	bl	80058d8 <SPI_WaitFlagStateUntilTimeout>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d007      	beq.n	8005ae6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ada:	f043 0220 	orr.w	r2, r3, #32
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e032      	b.n	8005b4c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8005b54 <SPI_EndRxTxTransaction+0xa0>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a1b      	ldr	r2, [pc, #108]	@ (8005b58 <SPI_EndRxTxTransaction+0xa4>)
 8005aec:	fba2 2303 	umull	r2, r3, r2, r3
 8005af0:	0d5b      	lsrs	r3, r3, #21
 8005af2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005af6:	fb02 f303 	mul.w	r3, r2, r3
 8005afa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b04:	d112      	bne.n	8005b2c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	9300      	str	r3, [sp, #0]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	2180      	movs	r1, #128	@ 0x80
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	f7ff fee1 	bl	80058d8 <SPI_WaitFlagStateUntilTimeout>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d016      	beq.n	8005b4a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b20:	f043 0220 	orr.w	r2, r3, #32
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e00f      	b.n	8005b4c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	3b01      	subs	r3, #1
 8005b36:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b42:	2b80      	cmp	r3, #128	@ 0x80
 8005b44:	d0f2      	beq.n	8005b2c <SPI_EndRxTxTransaction+0x78>
 8005b46:	e000      	b.n	8005b4a <SPI_EndRxTxTransaction+0x96>
        break;
 8005b48:	bf00      	nop
  }

  return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3718      	adds	r7, #24
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	20000000 	.word	0x20000000
 8005b58:	165e9f81 	.word	0x165e9f81

08005b5c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b5c:	b084      	sub	sp, #16
 8005b5e:	b580      	push	{r7, lr}
 8005b60:	b084      	sub	sp, #16
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
 8005b66:	f107 001c 	add.w	r0, r7, #28
 8005b6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b6e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d123      	bne.n	8005bbe <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005b8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005b9e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d105      	bne.n	8005bb2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f001 fae8 	bl	8007188 <USB_CoreReset>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	73fb      	strb	r3, [r7, #15]
 8005bbc:	e01b      	b.n	8005bf6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f001 fadc 	bl	8007188 <USB_CoreReset>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005bd4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d106      	bne.n	8005bea <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	639a      	str	r2, [r3, #56]	@ 0x38
 8005be8:	e005      	b.n	8005bf6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005bf6:	7fbb      	ldrb	r3, [r7, #30]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d10b      	bne.n	8005c14 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f043 0206 	orr.w	r2, r3, #6
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f043 0220 	orr.w	r2, r3, #32
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3710      	adds	r7, #16
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c20:	b004      	add	sp, #16
 8005c22:	4770      	bx	lr

08005c24 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b087      	sub	sp, #28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005c32:	79fb      	ldrb	r3, [r7, #7]
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	d165      	bne.n	8005d04 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	4a41      	ldr	r2, [pc, #260]	@ (8005d40 <USB_SetTurnaroundTime+0x11c>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d906      	bls.n	8005c4e <USB_SetTurnaroundTime+0x2a>
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	4a40      	ldr	r2, [pc, #256]	@ (8005d44 <USB_SetTurnaroundTime+0x120>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d202      	bcs.n	8005c4e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005c48:	230f      	movs	r3, #15
 8005c4a:	617b      	str	r3, [r7, #20]
 8005c4c:	e062      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	4a3c      	ldr	r2, [pc, #240]	@ (8005d44 <USB_SetTurnaroundTime+0x120>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d306      	bcc.n	8005c64 <USB_SetTurnaroundTime+0x40>
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	4a3b      	ldr	r2, [pc, #236]	@ (8005d48 <USB_SetTurnaroundTime+0x124>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d202      	bcs.n	8005c64 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005c5e:	230e      	movs	r3, #14
 8005c60:	617b      	str	r3, [r7, #20]
 8005c62:	e057      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	4a38      	ldr	r2, [pc, #224]	@ (8005d48 <USB_SetTurnaroundTime+0x124>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d306      	bcc.n	8005c7a <USB_SetTurnaroundTime+0x56>
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	4a37      	ldr	r2, [pc, #220]	@ (8005d4c <USB_SetTurnaroundTime+0x128>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d202      	bcs.n	8005c7a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005c74:	230d      	movs	r3, #13
 8005c76:	617b      	str	r3, [r7, #20]
 8005c78:	e04c      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	4a33      	ldr	r2, [pc, #204]	@ (8005d4c <USB_SetTurnaroundTime+0x128>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d306      	bcc.n	8005c90 <USB_SetTurnaroundTime+0x6c>
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	4a32      	ldr	r2, [pc, #200]	@ (8005d50 <USB_SetTurnaroundTime+0x12c>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d802      	bhi.n	8005c90 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005c8a:	230c      	movs	r3, #12
 8005c8c:	617b      	str	r3, [r7, #20]
 8005c8e:	e041      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	4a2f      	ldr	r2, [pc, #188]	@ (8005d50 <USB_SetTurnaroundTime+0x12c>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d906      	bls.n	8005ca6 <USB_SetTurnaroundTime+0x82>
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	4a2e      	ldr	r2, [pc, #184]	@ (8005d54 <USB_SetTurnaroundTime+0x130>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d802      	bhi.n	8005ca6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005ca0:	230b      	movs	r3, #11
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	e036      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	4a2a      	ldr	r2, [pc, #168]	@ (8005d54 <USB_SetTurnaroundTime+0x130>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d906      	bls.n	8005cbc <USB_SetTurnaroundTime+0x98>
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	4a29      	ldr	r2, [pc, #164]	@ (8005d58 <USB_SetTurnaroundTime+0x134>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d802      	bhi.n	8005cbc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005cb6:	230a      	movs	r3, #10
 8005cb8:	617b      	str	r3, [r7, #20]
 8005cba:	e02b      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	4a26      	ldr	r2, [pc, #152]	@ (8005d58 <USB_SetTurnaroundTime+0x134>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d906      	bls.n	8005cd2 <USB_SetTurnaroundTime+0xae>
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	4a25      	ldr	r2, [pc, #148]	@ (8005d5c <USB_SetTurnaroundTime+0x138>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d202      	bcs.n	8005cd2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005ccc:	2309      	movs	r3, #9
 8005cce:	617b      	str	r3, [r7, #20]
 8005cd0:	e020      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	4a21      	ldr	r2, [pc, #132]	@ (8005d5c <USB_SetTurnaroundTime+0x138>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d306      	bcc.n	8005ce8 <USB_SetTurnaroundTime+0xc4>
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	4a20      	ldr	r2, [pc, #128]	@ (8005d60 <USB_SetTurnaroundTime+0x13c>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d802      	bhi.n	8005ce8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005ce2:	2308      	movs	r3, #8
 8005ce4:	617b      	str	r3, [r7, #20]
 8005ce6:	e015      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	4a1d      	ldr	r2, [pc, #116]	@ (8005d60 <USB_SetTurnaroundTime+0x13c>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d906      	bls.n	8005cfe <USB_SetTurnaroundTime+0xda>
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8005d64 <USB_SetTurnaroundTime+0x140>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d202      	bcs.n	8005cfe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005cf8:	2307      	movs	r3, #7
 8005cfa:	617b      	str	r3, [r7, #20]
 8005cfc:	e00a      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005cfe:	2306      	movs	r3, #6
 8005d00:	617b      	str	r3, [r7, #20]
 8005d02:	e007      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005d04:	79fb      	ldrb	r3, [r7, #7]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d102      	bne.n	8005d10 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005d0a:	2309      	movs	r3, #9
 8005d0c:	617b      	str	r3, [r7, #20]
 8005d0e:	e001      	b.n	8005d14 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005d10:	2309      	movs	r3, #9
 8005d12:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	68da      	ldr	r2, [r3, #12]
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	029b      	lsls	r3, r3, #10
 8005d28:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005d2c:	431a      	orrs	r2, r3
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	371c      	adds	r7, #28
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr
 8005d40:	00d8acbf 	.word	0x00d8acbf
 8005d44:	00e4e1c0 	.word	0x00e4e1c0
 8005d48:	00f42400 	.word	0x00f42400
 8005d4c:	01067380 	.word	0x01067380
 8005d50:	011a499f 	.word	0x011a499f
 8005d54:	01312cff 	.word	0x01312cff
 8005d58:	014ca43f 	.word	0x014ca43f
 8005d5c:	016e3600 	.word	0x016e3600
 8005d60:	01a6ab1f 	.word	0x01a6ab1f
 8005d64:	01e84800 	.word	0x01e84800

08005d68 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f043 0201 	orr.w	r2, r3, #1
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	370c      	adds	r7, #12
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr

08005d8a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005d8a:	b480      	push	{r7}
 8005d8c:	b083      	sub	sp, #12
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f023 0201 	bic.w	r2, r3, #1
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	460b      	mov	r3, r1
 8005db6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005dc8:	78fb      	ldrb	r3, [r7, #3]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d115      	bne.n	8005dfa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005dda:	200a      	movs	r0, #10
 8005ddc:	f7fb ffea 	bl	8001db4 <HAL_Delay>
      ms += 10U;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	330a      	adds	r3, #10
 8005de4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f001 f93f 	bl	800706a <USB_GetMode>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d01e      	beq.n	8005e30 <USB_SetCurrentMode+0x84>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2bc7      	cmp	r3, #199	@ 0xc7
 8005df6:	d9f0      	bls.n	8005dda <USB_SetCurrentMode+0x2e>
 8005df8:	e01a      	b.n	8005e30 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005dfa:	78fb      	ldrb	r3, [r7, #3]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d115      	bne.n	8005e2c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005e0c:	200a      	movs	r0, #10
 8005e0e:	f7fb ffd1 	bl	8001db4 <HAL_Delay>
      ms += 10U;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	330a      	adds	r3, #10
 8005e16:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f001 f926 	bl	800706a <USB_GetMode>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d005      	beq.n	8005e30 <USB_SetCurrentMode+0x84>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2bc7      	cmp	r3, #199	@ 0xc7
 8005e28:	d9f0      	bls.n	8005e0c <USB_SetCurrentMode+0x60>
 8005e2a:	e001      	b.n	8005e30 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e005      	b.n	8005e3c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2bc8      	cmp	r3, #200	@ 0xc8
 8005e34:	d101      	bne.n	8005e3a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e000      	b.n	8005e3c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3710      	adds	r7, #16
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005e44:	b084      	sub	sp, #16
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b086      	sub	sp, #24
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
 8005e4e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005e52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005e56:	2300      	movs	r3, #0
 8005e58:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005e5e:	2300      	movs	r3, #0
 8005e60:	613b      	str	r3, [r7, #16]
 8005e62:	e009      	b.n	8005e78 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	3340      	adds	r3, #64	@ 0x40
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4413      	add	r3, r2
 8005e6e:	2200      	movs	r2, #0
 8005e70:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	3301      	adds	r3, #1
 8005e76:	613b      	str	r3, [r7, #16]
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	2b0e      	cmp	r3, #14
 8005e7c:	d9f2      	bls.n	8005e64 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005e7e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d11c      	bne.n	8005ec0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e94:	f043 0302 	orr.w	r3, r3, #2
 8005e98:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e9e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eaa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	639a      	str	r2, [r3, #56]	@ 0x38
 8005ebe:	e00b      	b.n	8005ed8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ec4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005ede:	461a      	mov	r2, r3
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005ee4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d10d      	bne.n	8005f08 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005eec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d104      	bne.n	8005efe <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005ef4:	2100      	movs	r1, #0
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f968 	bl	80061cc <USB_SetDevSpeed>
 8005efc:	e008      	b.n	8005f10 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005efe:	2101      	movs	r1, #1
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 f963 	bl	80061cc <USB_SetDevSpeed>
 8005f06:	e003      	b.n	8005f10 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005f08:	2103      	movs	r1, #3
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 f95e 	bl	80061cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005f10:	2110      	movs	r1, #16
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f8fa 	bl	800610c <USB_FlushTxFifo>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 f924 	bl	8006170 <USB_FlushRxFifo>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d001      	beq.n	8005f32 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f38:	461a      	mov	r2, r3
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f44:	461a      	mov	r2, r3
 8005f46:	2300      	movs	r3, #0
 8005f48:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f50:	461a      	mov	r2, r3
 8005f52:	2300      	movs	r3, #0
 8005f54:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f56:	2300      	movs	r3, #0
 8005f58:	613b      	str	r3, [r7, #16]
 8005f5a:	e043      	b.n	8005fe4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	015a      	lsls	r2, r3, #5
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	4413      	add	r3, r2
 8005f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f72:	d118      	bne.n	8005fa6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d10a      	bne.n	8005f90 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	015a      	lsls	r2, r3, #5
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	4413      	add	r3, r2
 8005f82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f86:	461a      	mov	r2, r3
 8005f88:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005f8c:	6013      	str	r3, [r2, #0]
 8005f8e:	e013      	b.n	8005fb8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	015a      	lsls	r2, r3, #5
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	4413      	add	r3, r2
 8005f98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005fa2:	6013      	str	r3, [r2, #0]
 8005fa4:	e008      	b.n	8005fb8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	015a      	lsls	r2, r3, #5
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	4413      	add	r3, r2
 8005fae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	015a      	lsls	r2, r3, #5
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	4413      	add	r3, r2
 8005fc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	015a      	lsls	r2, r3, #5
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005fdc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	3301      	adds	r3, #1
 8005fe2:	613b      	str	r3, [r7, #16]
 8005fe4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005fe8:	461a      	mov	r2, r3
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d3b5      	bcc.n	8005f5c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	613b      	str	r3, [r7, #16]
 8005ff4:	e043      	b.n	800607e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	015a      	lsls	r2, r3, #5
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006008:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800600c:	d118      	bne.n	8006040 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10a      	bne.n	800602a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	015a      	lsls	r2, r3, #5
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	4413      	add	r3, r2
 800601c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006020:	461a      	mov	r2, r3
 8006022:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006026:	6013      	str	r3, [r2, #0]
 8006028:	e013      	b.n	8006052 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	015a      	lsls	r2, r3, #5
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	4413      	add	r3, r2
 8006032:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006036:	461a      	mov	r2, r3
 8006038:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800603c:	6013      	str	r3, [r2, #0]
 800603e:	e008      	b.n	8006052 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	015a      	lsls	r2, r3, #5
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	4413      	add	r3, r2
 8006048:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800604c:	461a      	mov	r2, r3
 800604e:	2300      	movs	r3, #0
 8006050:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	015a      	lsls	r2, r3, #5
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	4413      	add	r3, r2
 800605a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800605e:	461a      	mov	r2, r3
 8006060:	2300      	movs	r3, #0
 8006062:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	015a      	lsls	r2, r3, #5
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	4413      	add	r3, r2
 800606c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006070:	461a      	mov	r2, r3
 8006072:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006076:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	3301      	adds	r3, #1
 800607c:	613b      	str	r3, [r7, #16]
 800607e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006082:	461a      	mov	r2, r3
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	4293      	cmp	r3, r2
 8006088:	d3b5      	bcc.n	8005ff6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006098:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800609c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80060aa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80060ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d105      	bne.n	80060c0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	f043 0210 	orr.w	r2, r3, #16
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	699a      	ldr	r2, [r3, #24]
 80060c4:	4b10      	ldr	r3, [pc, #64]	@ (8006108 <USB_DevInit+0x2c4>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	687a      	ldr	r2, [r7, #4]
 80060ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80060cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d005      	beq.n	80060e0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	699b      	ldr	r3, [r3, #24]
 80060d8:	f043 0208 	orr.w	r2, r3, #8
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80060e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d107      	bne.n	80060f8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060f0:	f043 0304 	orr.w	r3, r3, #4
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80060f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3718      	adds	r7, #24
 80060fe:	46bd      	mov	sp, r7
 8006100:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006104:	b004      	add	sp, #16
 8006106:	4770      	bx	lr
 8006108:	803c3800 	.word	0x803c3800

0800610c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800610c:	b480      	push	{r7}
 800610e:	b085      	sub	sp, #20
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006116:	2300      	movs	r3, #0
 8006118:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	3301      	adds	r3, #1
 800611e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006126:	d901      	bls.n	800612c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e01b      	b.n	8006164 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	2b00      	cmp	r3, #0
 8006132:	daf2      	bge.n	800611a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	019b      	lsls	r3, r3, #6
 800613c:	f043 0220 	orr.w	r2, r3, #32
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	3301      	adds	r3, #1
 8006148:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006150:	d901      	bls.n	8006156 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e006      	b.n	8006164 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	f003 0320 	and.w	r3, r3, #32
 800615e:	2b20      	cmp	r3, #32
 8006160:	d0f0      	beq.n	8006144 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006162:	2300      	movs	r3, #0
}
 8006164:	4618      	mov	r0, r3
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006170:	b480      	push	{r7}
 8006172:	b085      	sub	sp, #20
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006178:	2300      	movs	r3, #0
 800617a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	3301      	adds	r3, #1
 8006180:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006188:	d901      	bls.n	800618e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800618a:	2303      	movs	r3, #3
 800618c:	e018      	b.n	80061c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	2b00      	cmp	r3, #0
 8006194:	daf2      	bge.n	800617c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006196:	2300      	movs	r3, #0
 8006198:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2210      	movs	r2, #16
 800619e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	3301      	adds	r3, #1
 80061a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061ac:	d901      	bls.n	80061b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e006      	b.n	80061c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	f003 0310 	and.w	r3, r3, #16
 80061ba:	2b10      	cmp	r3, #16
 80061bc:	d0f0      	beq.n	80061a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3714      	adds	r7, #20
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b085      	sub	sp, #20
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	460b      	mov	r3, r1
 80061d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	78fb      	ldrb	r3, [r7, #3]
 80061e6:	68f9      	ldr	r1, [r7, #12]
 80061e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061ec:	4313      	orrs	r3, r2
 80061ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr

080061fe <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80061fe:	b480      	push	{r7}
 8006200:	b087      	sub	sp, #28
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f003 0306 	and.w	r3, r3, #6
 8006216:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d102      	bne.n	8006224 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800621e:	2300      	movs	r3, #0
 8006220:	75fb      	strb	r3, [r7, #23]
 8006222:	e00a      	b.n	800623a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2b02      	cmp	r3, #2
 8006228:	d002      	beq.n	8006230 <USB_GetDevSpeed+0x32>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2b06      	cmp	r3, #6
 800622e:	d102      	bne.n	8006236 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006230:	2302      	movs	r3, #2
 8006232:	75fb      	strb	r3, [r7, #23]
 8006234:	e001      	b.n	800623a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006236:	230f      	movs	r3, #15
 8006238:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800623a:	7dfb      	ldrb	r3, [r7, #23]
}
 800623c:	4618      	mov	r0, r3
 800623e:	371c      	adds	r7, #28
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	781b      	ldrb	r3, [r3, #0]
 800625a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	785b      	ldrb	r3, [r3, #1]
 8006260:	2b01      	cmp	r3, #1
 8006262:	d13a      	bne.n	80062da <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800626a:	69da      	ldr	r2, [r3, #28]
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	781b      	ldrb	r3, [r3, #0]
 8006270:	f003 030f 	and.w	r3, r3, #15
 8006274:	2101      	movs	r1, #1
 8006276:	fa01 f303 	lsl.w	r3, r1, r3
 800627a:	b29b      	uxth	r3, r3
 800627c:	68f9      	ldr	r1, [r7, #12]
 800627e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006282:	4313      	orrs	r3, r2
 8006284:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	015a      	lsls	r2, r3, #5
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	4413      	add	r3, r2
 800628e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006298:	2b00      	cmp	r3, #0
 800629a:	d155      	bne.n	8006348 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	015a      	lsls	r2, r3, #5
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	4413      	add	r3, r2
 80062a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	791b      	ldrb	r3, [r3, #4]
 80062b6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80062b8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	059b      	lsls	r3, r3, #22
 80062be:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80062c0:	4313      	orrs	r3, r2
 80062c2:	68ba      	ldr	r2, [r7, #8]
 80062c4:	0151      	lsls	r1, r2, #5
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	440a      	add	r2, r1
 80062ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062d6:	6013      	str	r3, [r2, #0]
 80062d8:	e036      	b.n	8006348 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062e0:	69da      	ldr	r2, [r3, #28]
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	f003 030f 	and.w	r3, r3, #15
 80062ea:	2101      	movs	r1, #1
 80062ec:	fa01 f303 	lsl.w	r3, r1, r3
 80062f0:	041b      	lsls	r3, r3, #16
 80062f2:	68f9      	ldr	r1, [r7, #12]
 80062f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062f8:	4313      	orrs	r3, r2
 80062fa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	015a      	lsls	r2, r3, #5
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	4413      	add	r3, r2
 8006304:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d11a      	bne.n	8006348 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	015a      	lsls	r2, r3, #5
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	4413      	add	r3, r2
 800631a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	791b      	ldrb	r3, [r3, #4]
 800632c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800632e:	430b      	orrs	r3, r1
 8006330:	4313      	orrs	r3, r2
 8006332:	68ba      	ldr	r2, [r7, #8]
 8006334:	0151      	lsls	r1, r2, #5
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	440a      	add	r2, r1
 800633a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800633e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006342:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006346:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	3714      	adds	r7, #20
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr
	...

08006358 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	781b      	ldrb	r3, [r3, #0]
 800636a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	785b      	ldrb	r3, [r3, #1]
 8006370:	2b01      	cmp	r3, #1
 8006372:	d161      	bne.n	8006438 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	015a      	lsls	r2, r3, #5
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	4413      	add	r3, r2
 800637c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006386:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800638a:	d11f      	bne.n	80063cc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	015a      	lsls	r2, r3, #5
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	4413      	add	r3, r2
 8006394:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	0151      	lsls	r1, r2, #5
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	440a      	add	r2, r1
 80063a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063a6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80063aa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	015a      	lsls	r2, r3, #5
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	4413      	add	r3, r2
 80063b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68ba      	ldr	r2, [r7, #8]
 80063bc:	0151      	lsls	r1, r2, #5
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	440a      	add	r2, r1
 80063c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80063ca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	f003 030f 	and.w	r3, r3, #15
 80063dc:	2101      	movs	r1, #1
 80063de:	fa01 f303 	lsl.w	r3, r1, r3
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	43db      	mvns	r3, r3
 80063e6:	68f9      	ldr	r1, [r7, #12]
 80063e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80063ec:	4013      	ands	r3, r2
 80063ee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063f6:	69da      	ldr	r2, [r3, #28]
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	f003 030f 	and.w	r3, r3, #15
 8006400:	2101      	movs	r1, #1
 8006402:	fa01 f303 	lsl.w	r3, r1, r3
 8006406:	b29b      	uxth	r3, r3
 8006408:	43db      	mvns	r3, r3
 800640a:	68f9      	ldr	r1, [r7, #12]
 800640c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006410:	4013      	ands	r3, r2
 8006412:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	015a      	lsls	r2, r3, #5
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	4413      	add	r3, r2
 800641c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	0159      	lsls	r1, r3, #5
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	440b      	add	r3, r1
 800642a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800642e:	4619      	mov	r1, r3
 8006430:	4b35      	ldr	r3, [pc, #212]	@ (8006508 <USB_DeactivateEndpoint+0x1b0>)
 8006432:	4013      	ands	r3, r2
 8006434:	600b      	str	r3, [r1, #0]
 8006436:	e060      	b.n	80064fa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	015a      	lsls	r2, r3, #5
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	4413      	add	r3, r2
 8006440:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800644a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800644e:	d11f      	bne.n	8006490 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	015a      	lsls	r2, r3, #5
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	4413      	add	r3, r2
 8006458:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	0151      	lsls	r1, r2, #5
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	440a      	add	r2, r1
 8006466:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800646a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800646e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	015a      	lsls	r2, r3, #5
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	4413      	add	r3, r2
 8006478:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	0151      	lsls	r1, r2, #5
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	440a      	add	r2, r1
 8006486:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800648a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800648e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006496:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	f003 030f 	and.w	r3, r3, #15
 80064a0:	2101      	movs	r1, #1
 80064a2:	fa01 f303 	lsl.w	r3, r1, r3
 80064a6:	041b      	lsls	r3, r3, #16
 80064a8:	43db      	mvns	r3, r3
 80064aa:	68f9      	ldr	r1, [r7, #12]
 80064ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80064b0:	4013      	ands	r3, r2
 80064b2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064ba:	69da      	ldr	r2, [r3, #28]
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	f003 030f 	and.w	r3, r3, #15
 80064c4:	2101      	movs	r1, #1
 80064c6:	fa01 f303 	lsl.w	r3, r1, r3
 80064ca:	041b      	lsls	r3, r3, #16
 80064cc:	43db      	mvns	r3, r3
 80064ce:	68f9      	ldr	r1, [r7, #12]
 80064d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80064d4:	4013      	ands	r3, r2
 80064d6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	015a      	lsls	r2, r3, #5
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	4413      	add	r3, r2
 80064e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	0159      	lsls	r1, r3, #5
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	440b      	add	r3, r1
 80064ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064f2:	4619      	mov	r1, r3
 80064f4:	4b05      	ldr	r3, [pc, #20]	@ (800650c <USB_DeactivateEndpoint+0x1b4>)
 80064f6:	4013      	ands	r3, r2
 80064f8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3714      	adds	r7, #20
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr
 8006508:	ec337800 	.word	0xec337800
 800650c:	eff37800 	.word	0xeff37800

08006510 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b08a      	sub	sp, #40	@ 0x28
 8006514:	af02      	add	r7, sp, #8
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	4613      	mov	r3, r2
 800651c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	785b      	ldrb	r3, [r3, #1]
 800652c:	2b01      	cmp	r3, #1
 800652e:	f040 817f 	bne.w	8006830 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d132      	bne.n	80065a0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	015a      	lsls	r2, r3, #5
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	4413      	add	r3, r2
 8006542:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	69ba      	ldr	r2, [r7, #24]
 800654a:	0151      	lsls	r1, r2, #5
 800654c:	69fa      	ldr	r2, [r7, #28]
 800654e:	440a      	add	r2, r1
 8006550:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006554:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006558:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800655c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800655e:	69bb      	ldr	r3, [r7, #24]
 8006560:	015a      	lsls	r2, r3, #5
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	4413      	add	r3, r2
 8006566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800656a:	691b      	ldr	r3, [r3, #16]
 800656c:	69ba      	ldr	r2, [r7, #24]
 800656e:	0151      	lsls	r1, r2, #5
 8006570:	69fa      	ldr	r2, [r7, #28]
 8006572:	440a      	add	r2, r1
 8006574:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006578:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800657c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	015a      	lsls	r2, r3, #5
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	4413      	add	r3, r2
 8006586:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	69ba      	ldr	r2, [r7, #24]
 800658e:	0151      	lsls	r1, r2, #5
 8006590:	69fa      	ldr	r2, [r7, #28]
 8006592:	440a      	add	r2, r1
 8006594:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006598:	0cdb      	lsrs	r3, r3, #19
 800659a:	04db      	lsls	r3, r3, #19
 800659c:	6113      	str	r3, [r2, #16]
 800659e:	e097      	b.n	80066d0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	015a      	lsls	r2, r3, #5
 80065a4:	69fb      	ldr	r3, [r7, #28]
 80065a6:	4413      	add	r3, r2
 80065a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	69ba      	ldr	r2, [r7, #24]
 80065b0:	0151      	lsls	r1, r2, #5
 80065b2:	69fa      	ldr	r2, [r7, #28]
 80065b4:	440a      	add	r2, r1
 80065b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065ba:	0cdb      	lsrs	r3, r3, #19
 80065bc:	04db      	lsls	r3, r3, #19
 80065be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	015a      	lsls	r2, r3, #5
 80065c4:	69fb      	ldr	r3, [r7, #28]
 80065c6:	4413      	add	r3, r2
 80065c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065cc:	691b      	ldr	r3, [r3, #16]
 80065ce:	69ba      	ldr	r2, [r7, #24]
 80065d0:	0151      	lsls	r1, r2, #5
 80065d2:	69fa      	ldr	r2, [r7, #28]
 80065d4:	440a      	add	r2, r1
 80065d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065da:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80065de:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80065e2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d11a      	bne.n	8006620 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	691a      	ldr	r2, [r3, #16]
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d903      	bls.n	80065fe <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	689a      	ldr	r2, [r3, #8]
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	015a      	lsls	r2, r3, #5
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	4413      	add	r3, r2
 8006606:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	69ba      	ldr	r2, [r7, #24]
 800660e:	0151      	lsls	r1, r2, #5
 8006610:	69fa      	ldr	r2, [r7, #28]
 8006612:	440a      	add	r2, r1
 8006614:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006618:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800661c:	6113      	str	r3, [r2, #16]
 800661e:	e044      	b.n	80066aa <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	691a      	ldr	r2, [r3, #16]
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	4413      	add	r3, r2
 800662a:	1e5a      	subs	r2, r3, #1
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	fbb2 f3f3 	udiv	r3, r2, r3
 8006634:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	015a      	lsls	r2, r3, #5
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	4413      	add	r3, r2
 800663e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006642:	691a      	ldr	r2, [r3, #16]
 8006644:	8afb      	ldrh	r3, [r7, #22]
 8006646:	04d9      	lsls	r1, r3, #19
 8006648:	4ba4      	ldr	r3, [pc, #656]	@ (80068dc <USB_EPStartXfer+0x3cc>)
 800664a:	400b      	ands	r3, r1
 800664c:	69b9      	ldr	r1, [r7, #24]
 800664e:	0148      	lsls	r0, r1, #5
 8006650:	69f9      	ldr	r1, [r7, #28]
 8006652:	4401      	add	r1, r0
 8006654:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006658:	4313      	orrs	r3, r2
 800665a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	791b      	ldrb	r3, [r3, #4]
 8006660:	2b01      	cmp	r3, #1
 8006662:	d122      	bne.n	80066aa <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	015a      	lsls	r2, r3, #5
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	4413      	add	r3, r2
 800666c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	69ba      	ldr	r2, [r7, #24]
 8006674:	0151      	lsls	r1, r2, #5
 8006676:	69fa      	ldr	r2, [r7, #28]
 8006678:	440a      	add	r2, r1
 800667a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800667e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006682:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	015a      	lsls	r2, r3, #5
 8006688:	69fb      	ldr	r3, [r7, #28]
 800668a:	4413      	add	r3, r2
 800668c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006690:	691a      	ldr	r2, [r3, #16]
 8006692:	8afb      	ldrh	r3, [r7, #22]
 8006694:	075b      	lsls	r3, r3, #29
 8006696:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800669a:	69b9      	ldr	r1, [r7, #24]
 800669c:	0148      	lsls	r0, r1, #5
 800669e:	69f9      	ldr	r1, [r7, #28]
 80066a0:	4401      	add	r1, r0
 80066a2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80066a6:	4313      	orrs	r3, r2
 80066a8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	015a      	lsls	r2, r3, #5
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	4413      	add	r3, r2
 80066b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066b6:	691a      	ldr	r2, [r3, #16]
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066c0:	69b9      	ldr	r1, [r7, #24]
 80066c2:	0148      	lsls	r0, r1, #5
 80066c4:	69f9      	ldr	r1, [r7, #28]
 80066c6:	4401      	add	r1, r0
 80066c8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80066cc:	4313      	orrs	r3, r2
 80066ce:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80066d0:	79fb      	ldrb	r3, [r7, #7]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d14b      	bne.n	800676e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	69db      	ldr	r3, [r3, #28]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d009      	beq.n	80066f2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	015a      	lsls	r2, r3, #5
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	4413      	add	r3, r2
 80066e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066ea:	461a      	mov	r2, r3
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	69db      	ldr	r3, [r3, #28]
 80066f0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	791b      	ldrb	r3, [r3, #4]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d128      	bne.n	800674c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80066fa:	69fb      	ldr	r3, [r7, #28]
 80066fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006706:	2b00      	cmp	r3, #0
 8006708:	d110      	bne.n	800672c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	015a      	lsls	r2, r3, #5
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	4413      	add	r3, r2
 8006712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	69ba      	ldr	r2, [r7, #24]
 800671a:	0151      	lsls	r1, r2, #5
 800671c:	69fa      	ldr	r2, [r7, #28]
 800671e:	440a      	add	r2, r1
 8006720:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006724:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006728:	6013      	str	r3, [r2, #0]
 800672a:	e00f      	b.n	800674c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800672c:	69bb      	ldr	r3, [r7, #24]
 800672e:	015a      	lsls	r2, r3, #5
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	4413      	add	r3, r2
 8006734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	69ba      	ldr	r2, [r7, #24]
 800673c:	0151      	lsls	r1, r2, #5
 800673e:	69fa      	ldr	r2, [r7, #28]
 8006740:	440a      	add	r2, r1
 8006742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006746:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800674a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800674c:	69bb      	ldr	r3, [r7, #24]
 800674e:	015a      	lsls	r2, r3, #5
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	4413      	add	r3, r2
 8006754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	69ba      	ldr	r2, [r7, #24]
 800675c:	0151      	lsls	r1, r2, #5
 800675e:	69fa      	ldr	r2, [r7, #28]
 8006760:	440a      	add	r2, r1
 8006762:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006766:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800676a:	6013      	str	r3, [r2, #0]
 800676c:	e166      	b.n	8006a3c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	015a      	lsls	r2, r3, #5
 8006772:	69fb      	ldr	r3, [r7, #28]
 8006774:	4413      	add	r3, r2
 8006776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	69ba      	ldr	r2, [r7, #24]
 800677e:	0151      	lsls	r1, r2, #5
 8006780:	69fa      	ldr	r2, [r7, #28]
 8006782:	440a      	add	r2, r1
 8006784:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006788:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800678c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	791b      	ldrb	r3, [r3, #4]
 8006792:	2b01      	cmp	r3, #1
 8006794:	d015      	beq.n	80067c2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 814e 	beq.w	8006a3c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80067a0:	69fb      	ldr	r3, [r7, #28]
 80067a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	f003 030f 	and.w	r3, r3, #15
 80067b0:	2101      	movs	r1, #1
 80067b2:	fa01 f303 	lsl.w	r3, r1, r3
 80067b6:	69f9      	ldr	r1, [r7, #28]
 80067b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80067bc:	4313      	orrs	r3, r2
 80067be:	634b      	str	r3, [r1, #52]	@ 0x34
 80067c0:	e13c      	b.n	8006a3c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80067c2:	69fb      	ldr	r3, [r7, #28]
 80067c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d110      	bne.n	80067f4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80067d2:	69bb      	ldr	r3, [r7, #24]
 80067d4:	015a      	lsls	r2, r3, #5
 80067d6:	69fb      	ldr	r3, [r7, #28]
 80067d8:	4413      	add	r3, r2
 80067da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	69ba      	ldr	r2, [r7, #24]
 80067e2:	0151      	lsls	r1, r2, #5
 80067e4:	69fa      	ldr	r2, [r7, #28]
 80067e6:	440a      	add	r2, r1
 80067e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067ec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80067f0:	6013      	str	r3, [r2, #0]
 80067f2:	e00f      	b.n	8006814 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80067f4:	69bb      	ldr	r3, [r7, #24]
 80067f6:	015a      	lsls	r2, r3, #5
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	4413      	add	r3, r2
 80067fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	69ba      	ldr	r2, [r7, #24]
 8006804:	0151      	lsls	r1, r2, #5
 8006806:	69fa      	ldr	r2, [r7, #28]
 8006808:	440a      	add	r2, r1
 800680a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800680e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006812:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	68d9      	ldr	r1, [r3, #12]
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	781a      	ldrb	r2, [r3, #0]
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	691b      	ldr	r3, [r3, #16]
 8006820:	b298      	uxth	r0, r3
 8006822:	79fb      	ldrb	r3, [r7, #7]
 8006824:	9300      	str	r3, [sp, #0]
 8006826:	4603      	mov	r3, r0
 8006828:	68f8      	ldr	r0, [r7, #12]
 800682a:	f000 f9b9 	bl	8006ba0 <USB_WritePacket>
 800682e:	e105      	b.n	8006a3c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	015a      	lsls	r2, r3, #5
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	4413      	add	r3, r2
 8006838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	0151      	lsls	r1, r2, #5
 8006842:	69fa      	ldr	r2, [r7, #28]
 8006844:	440a      	add	r2, r1
 8006846:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800684a:	0cdb      	lsrs	r3, r3, #19
 800684c:	04db      	lsls	r3, r3, #19
 800684e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	015a      	lsls	r2, r3, #5
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	4413      	add	r3, r2
 8006858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	69ba      	ldr	r2, [r7, #24]
 8006860:	0151      	lsls	r1, r2, #5
 8006862:	69fa      	ldr	r2, [r7, #28]
 8006864:	440a      	add	r2, r1
 8006866:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800686a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800686e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006872:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006874:	69bb      	ldr	r3, [r7, #24]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d132      	bne.n	80068e0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d003      	beq.n	800688a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	689a      	ldr	r2, [r3, #8]
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	689a      	ldr	r2, [r3, #8]
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	015a      	lsls	r2, r3, #5
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	4413      	add	r3, r2
 800689a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800689e:	691a      	ldr	r2, [r3, #16]
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	6a1b      	ldr	r3, [r3, #32]
 80068a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068a8:	69b9      	ldr	r1, [r7, #24]
 80068aa:	0148      	lsls	r0, r1, #5
 80068ac:	69f9      	ldr	r1, [r7, #28]
 80068ae:	4401      	add	r1, r0
 80068b0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80068b4:	4313      	orrs	r3, r2
 80068b6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	015a      	lsls	r2, r3, #5
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	4413      	add	r3, r2
 80068c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	69ba      	ldr	r2, [r7, #24]
 80068c8:	0151      	lsls	r1, r2, #5
 80068ca:	69fa      	ldr	r2, [r7, #28]
 80068cc:	440a      	add	r2, r1
 80068ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068d2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80068d6:	6113      	str	r3, [r2, #16]
 80068d8:	e062      	b.n	80069a0 <USB_EPStartXfer+0x490>
 80068da:	bf00      	nop
 80068dc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	691b      	ldr	r3, [r3, #16]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d123      	bne.n	8006930 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	015a      	lsls	r2, r3, #5
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	4413      	add	r3, r2
 80068f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068f4:	691a      	ldr	r2, [r3, #16]
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068fe:	69b9      	ldr	r1, [r7, #24]
 8006900:	0148      	lsls	r0, r1, #5
 8006902:	69f9      	ldr	r1, [r7, #28]
 8006904:	4401      	add	r1, r0
 8006906:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800690a:	4313      	orrs	r3, r2
 800690c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	015a      	lsls	r2, r3, #5
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	4413      	add	r3, r2
 8006916:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	69ba      	ldr	r2, [r7, #24]
 800691e:	0151      	lsls	r1, r2, #5
 8006920:	69fa      	ldr	r2, [r7, #28]
 8006922:	440a      	add	r2, r1
 8006924:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006928:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800692c:	6113      	str	r3, [r2, #16]
 800692e:	e037      	b.n	80069a0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	691a      	ldr	r2, [r3, #16]
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	4413      	add	r3, r2
 800693a:	1e5a      	subs	r2, r3, #1
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	fbb2 f3f3 	udiv	r3, r2, r3
 8006944:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	8afa      	ldrh	r2, [r7, #22]
 800694c:	fb03 f202 	mul.w	r2, r3, r2
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	015a      	lsls	r2, r3, #5
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	4413      	add	r3, r2
 800695c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006960:	691a      	ldr	r2, [r3, #16]
 8006962:	8afb      	ldrh	r3, [r7, #22]
 8006964:	04d9      	lsls	r1, r3, #19
 8006966:	4b38      	ldr	r3, [pc, #224]	@ (8006a48 <USB_EPStartXfer+0x538>)
 8006968:	400b      	ands	r3, r1
 800696a:	69b9      	ldr	r1, [r7, #24]
 800696c:	0148      	lsls	r0, r1, #5
 800696e:	69f9      	ldr	r1, [r7, #28]
 8006970:	4401      	add	r1, r0
 8006972:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006976:	4313      	orrs	r3, r2
 8006978:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	015a      	lsls	r2, r3, #5
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	4413      	add	r3, r2
 8006982:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006986:	691a      	ldr	r2, [r3, #16]
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	6a1b      	ldr	r3, [r3, #32]
 800698c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006990:	69b9      	ldr	r1, [r7, #24]
 8006992:	0148      	lsls	r0, r1, #5
 8006994:	69f9      	ldr	r1, [r7, #28]
 8006996:	4401      	add	r1, r0
 8006998:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800699c:	4313      	orrs	r3, r2
 800699e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80069a0:	79fb      	ldrb	r3, [r7, #7]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d10d      	bne.n	80069c2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d009      	beq.n	80069c2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	68d9      	ldr	r1, [r3, #12]
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	015a      	lsls	r2, r3, #5
 80069b6:	69fb      	ldr	r3, [r7, #28]
 80069b8:	4413      	add	r3, r2
 80069ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069be:	460a      	mov	r2, r1
 80069c0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	791b      	ldrb	r3, [r3, #4]
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d128      	bne.n	8006a1c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d110      	bne.n	80069fc <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	015a      	lsls	r2, r3, #5
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	4413      	add	r3, r2
 80069e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	69ba      	ldr	r2, [r7, #24]
 80069ea:	0151      	lsls	r1, r2, #5
 80069ec:	69fa      	ldr	r2, [r7, #28]
 80069ee:	440a      	add	r2, r1
 80069f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80069f8:	6013      	str	r3, [r2, #0]
 80069fa:	e00f      	b.n	8006a1c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	015a      	lsls	r2, r3, #5
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	4413      	add	r3, r2
 8006a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	69ba      	ldr	r2, [r7, #24]
 8006a0c:	0151      	lsls	r1, r2, #5
 8006a0e:	69fa      	ldr	r2, [r7, #28]
 8006a10:	440a      	add	r2, r1
 8006a12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a1a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	015a      	lsls	r2, r3, #5
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	4413      	add	r3, r2
 8006a24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	69ba      	ldr	r2, [r7, #24]
 8006a2c:	0151      	lsls	r1, r2, #5
 8006a2e:	69fa      	ldr	r2, [r7, #28]
 8006a30:	440a      	add	r2, r1
 8006a32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a36:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006a3a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006a3c:	2300      	movs	r3, #0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3720      	adds	r7, #32
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	1ff80000 	.word	0x1ff80000

08006a4c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b087      	sub	sp, #28
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006a56:	2300      	movs	r3, #0
 8006a58:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	785b      	ldrb	r3, [r3, #1]
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d14a      	bne.n	8006b00 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	015a      	lsls	r2, r3, #5
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	4413      	add	r3, r2
 8006a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a82:	f040 8086 	bne.w	8006b92 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	015a      	lsls	r2, r3, #5
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	4413      	add	r3, r2
 8006a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	683a      	ldr	r2, [r7, #0]
 8006a98:	7812      	ldrb	r2, [r2, #0]
 8006a9a:	0151      	lsls	r1, r2, #5
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	440a      	add	r2, r1
 8006aa0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006aa4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006aa8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	781b      	ldrb	r3, [r3, #0]
 8006aae:	015a      	lsls	r2, r3, #5
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	4413      	add	r3, r2
 8006ab4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	7812      	ldrb	r2, [r2, #0]
 8006abe:	0151      	lsls	r1, r2, #5
 8006ac0:	693a      	ldr	r2, [r7, #16]
 8006ac2:	440a      	add	r2, r1
 8006ac4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ac8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006acc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d902      	bls.n	8006ae4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	75fb      	strb	r3, [r7, #23]
          break;
 8006ae2:	e056      	b.n	8006b92 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	015a      	lsls	r2, r3, #5
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	4413      	add	r3, r2
 8006aee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006af8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006afc:	d0e7      	beq.n	8006ace <USB_EPStopXfer+0x82>
 8006afe:	e048      	b.n	8006b92 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	015a      	lsls	r2, r3, #5
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	4413      	add	r3, r2
 8006b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b18:	d13b      	bne.n	8006b92 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	781b      	ldrb	r3, [r3, #0]
 8006b1e:	015a      	lsls	r2, r3, #5
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	4413      	add	r3, r2
 8006b24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	683a      	ldr	r2, [r7, #0]
 8006b2c:	7812      	ldrb	r2, [r2, #0]
 8006b2e:	0151      	lsls	r1, r2, #5
 8006b30:	693a      	ldr	r2, [r7, #16]
 8006b32:	440a      	add	r2, r1
 8006b34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b38:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006b3c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	7812      	ldrb	r2, [r2, #0]
 8006b52:	0151      	lsls	r1, r2, #5
 8006b54:	693a      	ldr	r2, [r7, #16]
 8006b56:	440a      	add	r2, r1
 8006b58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b5c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b60:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	3301      	adds	r3, #1
 8006b66:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d902      	bls.n	8006b78 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	75fb      	strb	r3, [r7, #23]
          break;
 8006b76:	e00c      	b.n	8006b92 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	015a      	lsls	r2, r3, #5
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	4413      	add	r3, r2
 8006b82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b90:	d0e7      	beq.n	8006b62 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	371c      	adds	r7, #28
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b089      	sub	sp, #36	@ 0x24
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	4611      	mov	r1, r2
 8006bac:	461a      	mov	r2, r3
 8006bae:	460b      	mov	r3, r1
 8006bb0:	71fb      	strb	r3, [r7, #7]
 8006bb2:	4613      	mov	r3, r2
 8006bb4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006bbe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d123      	bne.n	8006c0e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006bc6:	88bb      	ldrh	r3, [r7, #4]
 8006bc8:	3303      	adds	r3, #3
 8006bca:	089b      	lsrs	r3, r3, #2
 8006bcc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006bce:	2300      	movs	r3, #0
 8006bd0:	61bb      	str	r3, [r7, #24]
 8006bd2:	e018      	b.n	8006c06 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006bd4:	79fb      	ldrb	r3, [r7, #7]
 8006bd6:	031a      	lsls	r2, r3, #12
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	4413      	add	r3, r2
 8006bdc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006be0:	461a      	mov	r2, r3
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	3301      	adds	r3, #1
 8006bec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	3301      	adds	r3, #1
 8006bf2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	3301      	adds	r3, #1
 8006c04:	61bb      	str	r3, [r7, #24]
 8006c06:	69ba      	ldr	r2, [r7, #24]
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d3e2      	bcc.n	8006bd4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3724      	adds	r7, #36	@ 0x24
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b08b      	sub	sp, #44	@ 0x2c
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	4613      	mov	r3, r2
 8006c28:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006c32:	88fb      	ldrh	r3, [r7, #6]
 8006c34:	089b      	lsrs	r3, r3, #2
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006c3a:	88fb      	ldrh	r3, [r7, #6]
 8006c3c:	f003 0303 	and.w	r3, r3, #3
 8006c40:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006c42:	2300      	movs	r3, #0
 8006c44:	623b      	str	r3, [r7, #32]
 8006c46:	e014      	b.n	8006c72 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006c48:	69bb      	ldr	r3, [r7, #24]
 8006c4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c52:	601a      	str	r2, [r3, #0]
    pDest++;
 8006c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c56:	3301      	adds	r3, #1
 8006c58:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c62:	3301      	adds	r3, #1
 8006c64:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c68:	3301      	adds	r3, #1
 8006c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006c6c:	6a3b      	ldr	r3, [r7, #32]
 8006c6e:	3301      	adds	r3, #1
 8006c70:	623b      	str	r3, [r7, #32]
 8006c72:	6a3a      	ldr	r2, [r7, #32]
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d3e6      	bcc.n	8006c48 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006c7a:	8bfb      	ldrh	r3, [r7, #30]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d01e      	beq.n	8006cbe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006c80:	2300      	movs	r3, #0
 8006c82:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006c84:	69bb      	ldr	r3, [r7, #24]
 8006c86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	f107 0310 	add.w	r3, r7, #16
 8006c90:	6812      	ldr	r2, [r2, #0]
 8006c92:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	6a3b      	ldr	r3, [r7, #32]
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	00db      	lsls	r3, r3, #3
 8006c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca4:	701a      	strb	r2, [r3, #0]
      i++;
 8006ca6:	6a3b      	ldr	r3, [r7, #32]
 8006ca8:	3301      	adds	r3, #1
 8006caa:	623b      	str	r3, [r7, #32]
      pDest++;
 8006cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cae:	3301      	adds	r3, #1
 8006cb0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006cb2:	8bfb      	ldrh	r3, [r7, #30]
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006cb8:	8bfb      	ldrh	r3, [r7, #30]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1ea      	bne.n	8006c94 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	372c      	adds	r7, #44	@ 0x2c
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b085      	sub	sp, #20
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	781b      	ldrb	r3, [r3, #0]
 8006cde:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	785b      	ldrb	r3, [r3, #1]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d12c      	bne.n	8006d42 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	015a      	lsls	r2, r3, #5
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	4413      	add	r3, r2
 8006cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	db12      	blt.n	8006d20 <USB_EPSetStall+0x54>
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d00f      	beq.n	8006d20 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	015a      	lsls	r2, r3, #5
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	4413      	add	r3, r2
 8006d08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	0151      	lsls	r1, r2, #5
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	440a      	add	r2, r1
 8006d16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006d1e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	015a      	lsls	r2, r3, #5
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	4413      	add	r3, r2
 8006d28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68ba      	ldr	r2, [r7, #8]
 8006d30:	0151      	lsls	r1, r2, #5
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	440a      	add	r2, r1
 8006d36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d3a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006d3e:	6013      	str	r3, [r2, #0]
 8006d40:	e02b      	b.n	8006d9a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	015a      	lsls	r2, r3, #5
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	4413      	add	r3, r2
 8006d4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	db12      	blt.n	8006d7a <USB_EPSetStall+0xae>
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00f      	beq.n	8006d7a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	015a      	lsls	r2, r3, #5
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	4413      	add	r3, r2
 8006d62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	0151      	lsls	r1, r2, #5
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	440a      	add	r2, r1
 8006d70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d74:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006d78:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	015a      	lsls	r2, r3, #5
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	4413      	add	r3, r2
 8006d82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68ba      	ldr	r2, [r7, #8]
 8006d8a:	0151      	lsls	r1, r2, #5
 8006d8c:	68fa      	ldr	r2, [r7, #12]
 8006d8e:	440a      	add	r2, r1
 8006d90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006d98:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006d9a:	2300      	movs	r3, #0
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3714      	adds	r7, #20
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr

08006da8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b085      	sub	sp, #20
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	785b      	ldrb	r3, [r3, #1]
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d128      	bne.n	8006e16 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	015a      	lsls	r2, r3, #5
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	0151      	lsls	r1, r2, #5
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	440a      	add	r2, r1
 8006dda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006dde:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006de2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	791b      	ldrb	r3, [r3, #4]
 8006de8:	2b03      	cmp	r3, #3
 8006dea:	d003      	beq.n	8006df4 <USB_EPClearStall+0x4c>
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	791b      	ldrb	r3, [r3, #4]
 8006df0:	2b02      	cmp	r3, #2
 8006df2:	d138      	bne.n	8006e66 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	015a      	lsls	r2, r3, #5
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	4413      	add	r3, r2
 8006dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	68ba      	ldr	r2, [r7, #8]
 8006e04:	0151      	lsls	r1, r2, #5
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	440a      	add	r2, r1
 8006e0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e12:	6013      	str	r3, [r2, #0]
 8006e14:	e027      	b.n	8006e66 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	015a      	lsls	r2, r3, #5
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	0151      	lsls	r1, r2, #5
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	440a      	add	r2, r1
 8006e2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e30:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006e34:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	791b      	ldrb	r3, [r3, #4]
 8006e3a:	2b03      	cmp	r3, #3
 8006e3c:	d003      	beq.n	8006e46 <USB_EPClearStall+0x9e>
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	791b      	ldrb	r3, [r3, #4]
 8006e42:	2b02      	cmp	r3, #2
 8006e44:	d10f      	bne.n	8006e66 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	015a      	lsls	r2, r3, #5
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	4413      	add	r3, r2
 8006e4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68ba      	ldr	r2, [r7, #8]
 8006e56:	0151      	lsls	r1, r2, #5
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	440a      	add	r2, r1
 8006e5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e64:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006e66:	2300      	movs	r3, #0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3714      	adds	r7, #20
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e92:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006e96:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	78fb      	ldrb	r3, [r7, #3]
 8006ea2:	011b      	lsls	r3, r3, #4
 8006ea4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006ea8:	68f9      	ldr	r1, [r7, #12]
 8006eaa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3714      	adds	r7, #20
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b085      	sub	sp, #20
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006eda:	f023 0303 	bic.w	r3, r3, #3
 8006ede:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006eee:	f023 0302 	bic.w	r3, r3, #2
 8006ef2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3714      	adds	r7, #20
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr

08006f02 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f02:	b480      	push	{r7}
 8006f04:	b085      	sub	sp, #20
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006f1c:	f023 0303 	bic.w	r3, r3, #3
 8006f20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	68fa      	ldr	r2, [r7, #12]
 8006f2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f30:	f043 0302 	orr.w	r3, r3, #2
 8006f34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3714      	adds	r7, #20
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr

08006f44 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	4013      	ands	r3, r2
 8006f5a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3714      	adds	r7, #20
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr

08006f6a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b085      	sub	sp, #20
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f7c:	699b      	ldr	r3, [r3, #24]
 8006f7e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f86:	69db      	ldr	r3, [r3, #28]
 8006f88:	68ba      	ldr	r2, [r7, #8]
 8006f8a:	4013      	ands	r3, r2
 8006f8c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	0c1b      	lsrs	r3, r3, #16
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3714      	adds	r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr

08006f9e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b085      	sub	sp, #20
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fb0:	699b      	ldr	r3, [r3, #24]
 8006fb2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fba:	69db      	ldr	r3, [r3, #28]
 8006fbc:	68ba      	ldr	r2, [r7, #8]
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	b29b      	uxth	r3, r3
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3714      	adds	r7, #20
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr

08006fd2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006fd2:	b480      	push	{r7}
 8006fd4:	b085      	sub	sp, #20
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
 8006fda:	460b      	mov	r3, r1
 8006fdc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006fe2:	78fb      	ldrb	r3, [r7, #3]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ff8:	695b      	ldr	r3, [r3, #20]
 8006ffa:	68ba      	ldr	r2, [r7, #8]
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007000:	68bb      	ldr	r3, [r7, #8]
}
 8007002:	4618      	mov	r0, r3
 8007004:	3714      	adds	r7, #20
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr

0800700e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800700e:	b480      	push	{r7}
 8007010:	b087      	sub	sp, #28
 8007012:	af00      	add	r7, sp, #0
 8007014:	6078      	str	r0, [r7, #4]
 8007016:	460b      	mov	r3, r1
 8007018:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800702e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007030:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007032:	78fb      	ldrb	r3, [r7, #3]
 8007034:	f003 030f 	and.w	r3, r3, #15
 8007038:	68fa      	ldr	r2, [r7, #12]
 800703a:	fa22 f303 	lsr.w	r3, r2, r3
 800703e:	01db      	lsls	r3, r3, #7
 8007040:	b2db      	uxtb	r3, r3
 8007042:	693a      	ldr	r2, [r7, #16]
 8007044:	4313      	orrs	r3, r2
 8007046:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007048:	78fb      	ldrb	r3, [r7, #3]
 800704a:	015a      	lsls	r2, r3, #5
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	4413      	add	r3, r2
 8007050:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	693a      	ldr	r2, [r7, #16]
 8007058:	4013      	ands	r3, r2
 800705a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800705c:	68bb      	ldr	r3, [r7, #8]
}
 800705e:	4618      	mov	r0, r3
 8007060:	371c      	adds	r7, #28
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr

0800706a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800706a:	b480      	push	{r7}
 800706c:	b083      	sub	sp, #12
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	695b      	ldr	r3, [r3, #20]
 8007076:	f003 0301 	and.w	r3, r3, #1
}
 800707a:	4618      	mov	r0, r3
 800707c:	370c      	adds	r7, #12
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr

08007086 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007086:	b480      	push	{r7}
 8007088:	b085      	sub	sp, #20
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070a0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80070a4:	f023 0307 	bic.w	r3, r3, #7
 80070a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	68fa      	ldr	r2, [r7, #12]
 80070b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80070b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80070be:	2300      	movs	r3, #0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3714      	adds	r7, #20
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b087      	sub	sp, #28
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	460b      	mov	r3, r1
 80070d6:	607a      	str	r2, [r7, #4]
 80070d8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	333c      	adds	r3, #60	@ 0x3c
 80070e2:	3304      	adds	r3, #4
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	4a26      	ldr	r2, [pc, #152]	@ (8007184 <USB_EP0_OutStart+0xb8>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d90a      	bls.n	8007106 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007100:	d101      	bne.n	8007106 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007102:	2300      	movs	r3, #0
 8007104:	e037      	b.n	8007176 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800710c:	461a      	mov	r2, r3
 800710e:	2300      	movs	r3, #0
 8007110:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007118:	691b      	ldr	r3, [r3, #16]
 800711a:	697a      	ldr	r2, [r7, #20]
 800711c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007120:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007124:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	697a      	ldr	r2, [r7, #20]
 8007130:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007134:	f043 0318 	orr.w	r3, r3, #24
 8007138:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	697a      	ldr	r2, [r7, #20]
 8007144:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007148:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800714c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800714e:	7afb      	ldrb	r3, [r7, #11]
 8007150:	2b01      	cmp	r3, #1
 8007152:	d10f      	bne.n	8007174 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800715a:	461a      	mov	r2, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	697a      	ldr	r2, [r7, #20]
 800716a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800716e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007172:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	371c      	adds	r7, #28
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	4f54300a 	.word	0x4f54300a

08007188 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007190:	2300      	movs	r3, #0
 8007192:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	3301      	adds	r3, #1
 8007198:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071a0:	d901      	bls.n	80071a6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80071a2:	2303      	movs	r3, #3
 80071a4:	e022      	b.n	80071ec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	691b      	ldr	r3, [r3, #16]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	daf2      	bge.n	8007194 <USB_CoreReset+0xc>

  count = 10U;
 80071ae:	230a      	movs	r3, #10
 80071b0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80071b2:	e002      	b.n	80071ba <USB_CoreReset+0x32>
  {
    count--;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	3b01      	subs	r3, #1
 80071b8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1f9      	bne.n	80071b4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	691b      	ldr	r3, [r3, #16]
 80071c4:	f043 0201 	orr.w	r2, r3, #1
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	3301      	adds	r3, #1
 80071d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071d8:	d901      	bls.n	80071de <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	e006      	b.n	80071ec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	691b      	ldr	r3, [r3, #16]
 80071e2:	f003 0301 	and.w	r3, r3, #1
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d0f0      	beq.n	80071cc <USB_CoreReset+0x44>

  return HAL_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3714      	adds	r7, #20
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	460b      	mov	r3, r1
 8007202:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007204:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007208:	f002 fcca 	bl	8009ba0 <USBD_static_malloc>
 800720c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d109      	bne.n	8007228 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	32b0      	adds	r2, #176	@ 0xb0
 800721e:	2100      	movs	r1, #0
 8007220:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007224:	2302      	movs	r3, #2
 8007226:	e0d4      	b.n	80073d2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007228:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800722c:	2100      	movs	r1, #0
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f002 fcfa 	bl	8009c28 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	32b0      	adds	r2, #176	@ 0xb0
 800723e:	68f9      	ldr	r1, [r7, #12]
 8007240:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	32b0      	adds	r2, #176	@ 0xb0
 800724e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	7c1b      	ldrb	r3, [r3, #16]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d138      	bne.n	80072d2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007260:	4b5e      	ldr	r3, [pc, #376]	@ (80073dc <USBD_CDC_Init+0x1e4>)
 8007262:	7819      	ldrb	r1, [r3, #0]
 8007264:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007268:	2202      	movs	r2, #2
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f002 fb75 	bl	800995a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007270:	4b5a      	ldr	r3, [pc, #360]	@ (80073dc <USBD_CDC_Init+0x1e4>)
 8007272:	781b      	ldrb	r3, [r3, #0]
 8007274:	f003 020f 	and.w	r2, r3, #15
 8007278:	6879      	ldr	r1, [r7, #4]
 800727a:	4613      	mov	r3, r2
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	4413      	add	r3, r2
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	440b      	add	r3, r1
 8007284:	3323      	adds	r3, #35	@ 0x23
 8007286:	2201      	movs	r2, #1
 8007288:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800728a:	4b55      	ldr	r3, [pc, #340]	@ (80073e0 <USBD_CDC_Init+0x1e8>)
 800728c:	7819      	ldrb	r1, [r3, #0]
 800728e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007292:	2202      	movs	r2, #2
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f002 fb60 	bl	800995a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800729a:	4b51      	ldr	r3, [pc, #324]	@ (80073e0 <USBD_CDC_Init+0x1e8>)
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	f003 020f 	and.w	r2, r3, #15
 80072a2:	6879      	ldr	r1, [r7, #4]
 80072a4:	4613      	mov	r3, r2
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	4413      	add	r3, r2
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	440b      	add	r3, r1
 80072ae:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80072b2:	2201      	movs	r2, #1
 80072b4:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80072b6:	4b4b      	ldr	r3, [pc, #300]	@ (80073e4 <USBD_CDC_Init+0x1ec>)
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	f003 020f 	and.w	r2, r3, #15
 80072be:	6879      	ldr	r1, [r7, #4]
 80072c0:	4613      	mov	r3, r2
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	4413      	add	r3, r2
 80072c6:	009b      	lsls	r3, r3, #2
 80072c8:	440b      	add	r3, r1
 80072ca:	331c      	adds	r3, #28
 80072cc:	2210      	movs	r2, #16
 80072ce:	601a      	str	r2, [r3, #0]
 80072d0:	e035      	b.n	800733e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80072d2:	4b42      	ldr	r3, [pc, #264]	@ (80073dc <USBD_CDC_Init+0x1e4>)
 80072d4:	7819      	ldrb	r1, [r3, #0]
 80072d6:	2340      	movs	r3, #64	@ 0x40
 80072d8:	2202      	movs	r2, #2
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f002 fb3d 	bl	800995a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80072e0:	4b3e      	ldr	r3, [pc, #248]	@ (80073dc <USBD_CDC_Init+0x1e4>)
 80072e2:	781b      	ldrb	r3, [r3, #0]
 80072e4:	f003 020f 	and.w	r2, r3, #15
 80072e8:	6879      	ldr	r1, [r7, #4]
 80072ea:	4613      	mov	r3, r2
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	4413      	add	r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	440b      	add	r3, r1
 80072f4:	3323      	adds	r3, #35	@ 0x23
 80072f6:	2201      	movs	r2, #1
 80072f8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80072fa:	4b39      	ldr	r3, [pc, #228]	@ (80073e0 <USBD_CDC_Init+0x1e8>)
 80072fc:	7819      	ldrb	r1, [r3, #0]
 80072fe:	2340      	movs	r3, #64	@ 0x40
 8007300:	2202      	movs	r2, #2
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f002 fb29 	bl	800995a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007308:	4b35      	ldr	r3, [pc, #212]	@ (80073e0 <USBD_CDC_Init+0x1e8>)
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	f003 020f 	and.w	r2, r3, #15
 8007310:	6879      	ldr	r1, [r7, #4]
 8007312:	4613      	mov	r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	4413      	add	r3, r2
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	440b      	add	r3, r1
 800731c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007320:	2201      	movs	r2, #1
 8007322:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007324:	4b2f      	ldr	r3, [pc, #188]	@ (80073e4 <USBD_CDC_Init+0x1ec>)
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	f003 020f 	and.w	r2, r3, #15
 800732c:	6879      	ldr	r1, [r7, #4]
 800732e:	4613      	mov	r3, r2
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	4413      	add	r3, r2
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	440b      	add	r3, r1
 8007338:	331c      	adds	r3, #28
 800733a:	2210      	movs	r2, #16
 800733c:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800733e:	4b29      	ldr	r3, [pc, #164]	@ (80073e4 <USBD_CDC_Init+0x1ec>)
 8007340:	7819      	ldrb	r1, [r3, #0]
 8007342:	2308      	movs	r3, #8
 8007344:	2203      	movs	r2, #3
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f002 fb07 	bl	800995a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800734c:	4b25      	ldr	r3, [pc, #148]	@ (80073e4 <USBD_CDC_Init+0x1ec>)
 800734e:	781b      	ldrb	r3, [r3, #0]
 8007350:	f003 020f 	and.w	r2, r3, #15
 8007354:	6879      	ldr	r1, [r7, #4]
 8007356:	4613      	mov	r3, r2
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4413      	add	r3, r2
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	440b      	add	r3, r1
 8007360:	3323      	adds	r3, #35	@ 0x23
 8007362:	2201      	movs	r2, #1
 8007364:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2200      	movs	r2, #0
 800736a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	33b0      	adds	r3, #176	@ 0xb0
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	4413      	add	r3, r2
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2200      	movs	r2, #0
 800738e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007398:	2b00      	cmp	r3, #0
 800739a:	d101      	bne.n	80073a0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800739c:	2302      	movs	r3, #2
 800739e:	e018      	b.n	80073d2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	7c1b      	ldrb	r3, [r3, #16]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10a      	bne.n	80073be <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80073a8:	4b0d      	ldr	r3, [pc, #52]	@ (80073e0 <USBD_CDC_Init+0x1e8>)
 80073aa:	7819      	ldrb	r1, [r3, #0]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80073b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f002 fbbe 	bl	8009b38 <USBD_LL_PrepareReceive>
 80073bc:	e008      	b.n	80073d0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80073be:	4b08      	ldr	r3, [pc, #32]	@ (80073e0 <USBD_CDC_Init+0x1e8>)
 80073c0:	7819      	ldrb	r1, [r3, #0]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80073c8:	2340      	movs	r3, #64	@ 0x40
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f002 fbb4 	bl	8009b38 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80073d0:	2300      	movs	r3, #0
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3710      	adds	r7, #16
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop
 80073dc:	20000093 	.word	0x20000093
 80073e0:	20000094 	.word	0x20000094
 80073e4:	20000095 	.word	0x20000095

080073e8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	460b      	mov	r3, r1
 80073f2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80073f4:	4b3a      	ldr	r3, [pc, #232]	@ (80074e0 <USBD_CDC_DeInit+0xf8>)
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	4619      	mov	r1, r3
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f002 fad3 	bl	80099a6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007400:	4b37      	ldr	r3, [pc, #220]	@ (80074e0 <USBD_CDC_DeInit+0xf8>)
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	f003 020f 	and.w	r2, r3, #15
 8007408:	6879      	ldr	r1, [r7, #4]
 800740a:	4613      	mov	r3, r2
 800740c:	009b      	lsls	r3, r3, #2
 800740e:	4413      	add	r3, r2
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	440b      	add	r3, r1
 8007414:	3323      	adds	r3, #35	@ 0x23
 8007416:	2200      	movs	r2, #0
 8007418:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800741a:	4b32      	ldr	r3, [pc, #200]	@ (80074e4 <USBD_CDC_DeInit+0xfc>)
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	4619      	mov	r1, r3
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f002 fac0 	bl	80099a6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007426:	4b2f      	ldr	r3, [pc, #188]	@ (80074e4 <USBD_CDC_DeInit+0xfc>)
 8007428:	781b      	ldrb	r3, [r3, #0]
 800742a:	f003 020f 	and.w	r2, r3, #15
 800742e:	6879      	ldr	r1, [r7, #4]
 8007430:	4613      	mov	r3, r2
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4413      	add	r3, r2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	440b      	add	r3, r1
 800743a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800743e:	2200      	movs	r2, #0
 8007440:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007442:	4b29      	ldr	r3, [pc, #164]	@ (80074e8 <USBD_CDC_DeInit+0x100>)
 8007444:	781b      	ldrb	r3, [r3, #0]
 8007446:	4619      	mov	r1, r3
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f002 faac 	bl	80099a6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800744e:	4b26      	ldr	r3, [pc, #152]	@ (80074e8 <USBD_CDC_DeInit+0x100>)
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	f003 020f 	and.w	r2, r3, #15
 8007456:	6879      	ldr	r1, [r7, #4]
 8007458:	4613      	mov	r3, r2
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	4413      	add	r3, r2
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	440b      	add	r3, r1
 8007462:	3323      	adds	r3, #35	@ 0x23
 8007464:	2200      	movs	r2, #0
 8007466:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007468:	4b1f      	ldr	r3, [pc, #124]	@ (80074e8 <USBD_CDC_DeInit+0x100>)
 800746a:	781b      	ldrb	r3, [r3, #0]
 800746c:	f003 020f 	and.w	r2, r3, #15
 8007470:	6879      	ldr	r1, [r7, #4]
 8007472:	4613      	mov	r3, r2
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	4413      	add	r3, r2
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	440b      	add	r3, r1
 800747c:	331c      	adds	r3, #28
 800747e:	2200      	movs	r2, #0
 8007480:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	32b0      	adds	r2, #176	@ 0xb0
 800748c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d01f      	beq.n	80074d4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	33b0      	adds	r3, #176	@ 0xb0
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	4413      	add	r3, r2
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	32b0      	adds	r2, #176	@ 0xb0
 80074b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074b6:	4618      	mov	r0, r3
 80074b8:	f002 fb80 	bl	8009bbc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	32b0      	adds	r2, #176	@ 0xb0
 80074c6:	2100      	movs	r1, #0
 80074c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3708      	adds	r7, #8
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	20000093 	.word	0x20000093
 80074e4:	20000094 	.word	0x20000094
 80074e8:	20000095 	.word	0x20000095

080074ec <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b086      	sub	sp, #24
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	32b0      	adds	r2, #176	@ 0xb0
 8007500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007504:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007506:	2300      	movs	r3, #0
 8007508:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800750a:	2300      	movs	r3, #0
 800750c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800750e:	2300      	movs	r3, #0
 8007510:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d101      	bne.n	800751c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007518:	2303      	movs	r3, #3
 800751a:	e0bf      	b.n	800769c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007524:	2b00      	cmp	r3, #0
 8007526:	d050      	beq.n	80075ca <USBD_CDC_Setup+0xde>
 8007528:	2b20      	cmp	r3, #32
 800752a:	f040 80af 	bne.w	800768c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	88db      	ldrh	r3, [r3, #6]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d03a      	beq.n	80075ac <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	781b      	ldrb	r3, [r3, #0]
 800753a:	b25b      	sxtb	r3, r3
 800753c:	2b00      	cmp	r3, #0
 800753e:	da1b      	bge.n	8007578 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	33b0      	adds	r3, #176	@ 0xb0
 800754a:	009b      	lsls	r3, r3, #2
 800754c:	4413      	add	r3, r2
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	683a      	ldr	r2, [r7, #0]
 8007554:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007556:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007558:	683a      	ldr	r2, [r7, #0]
 800755a:	88d2      	ldrh	r2, [r2, #6]
 800755c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	88db      	ldrh	r3, [r3, #6]
 8007562:	2b07      	cmp	r3, #7
 8007564:	bf28      	it	cs
 8007566:	2307      	movcs	r3, #7
 8007568:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	89fa      	ldrh	r2, [r7, #14]
 800756e:	4619      	mov	r1, r3
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f001 fda9 	bl	80090c8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007576:	e090      	b.n	800769a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	785a      	ldrb	r2, [r3, #1]
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	88db      	ldrh	r3, [r3, #6]
 8007586:	2b3f      	cmp	r3, #63	@ 0x3f
 8007588:	d803      	bhi.n	8007592 <USBD_CDC_Setup+0xa6>
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	88db      	ldrh	r3, [r3, #6]
 800758e:	b2da      	uxtb	r2, r3
 8007590:	e000      	b.n	8007594 <USBD_CDC_Setup+0xa8>
 8007592:	2240      	movs	r2, #64	@ 0x40
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800759a:	6939      	ldr	r1, [r7, #16]
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80075a2:	461a      	mov	r2, r3
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f001 fdbe 	bl	8009126 <USBD_CtlPrepareRx>
      break;
 80075aa:	e076      	b.n	800769a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	33b0      	adds	r3, #176	@ 0xb0
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	4413      	add	r3, r2
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	683a      	ldr	r2, [r7, #0]
 80075c0:	7850      	ldrb	r0, [r2, #1]
 80075c2:	2200      	movs	r2, #0
 80075c4:	6839      	ldr	r1, [r7, #0]
 80075c6:	4798      	blx	r3
      break;
 80075c8:	e067      	b.n	800769a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	785b      	ldrb	r3, [r3, #1]
 80075ce:	2b0b      	cmp	r3, #11
 80075d0:	d851      	bhi.n	8007676 <USBD_CDC_Setup+0x18a>
 80075d2:	a201      	add	r2, pc, #4	@ (adr r2, 80075d8 <USBD_CDC_Setup+0xec>)
 80075d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d8:	08007609 	.word	0x08007609
 80075dc:	08007685 	.word	0x08007685
 80075e0:	08007677 	.word	0x08007677
 80075e4:	08007677 	.word	0x08007677
 80075e8:	08007677 	.word	0x08007677
 80075ec:	08007677 	.word	0x08007677
 80075f0:	08007677 	.word	0x08007677
 80075f4:	08007677 	.word	0x08007677
 80075f8:	08007677 	.word	0x08007677
 80075fc:	08007677 	.word	0x08007677
 8007600:	08007633 	.word	0x08007633
 8007604:	0800765d 	.word	0x0800765d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800760e:	b2db      	uxtb	r3, r3
 8007610:	2b03      	cmp	r3, #3
 8007612:	d107      	bne.n	8007624 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007614:	f107 030a 	add.w	r3, r7, #10
 8007618:	2202      	movs	r2, #2
 800761a:	4619      	mov	r1, r3
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f001 fd53 	bl	80090c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007622:	e032      	b.n	800768a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007624:	6839      	ldr	r1, [r7, #0]
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f001 fcd1 	bl	8008fce <USBD_CtlError>
            ret = USBD_FAIL;
 800762c:	2303      	movs	r3, #3
 800762e:	75fb      	strb	r3, [r7, #23]
          break;
 8007630:	e02b      	b.n	800768a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007638:	b2db      	uxtb	r3, r3
 800763a:	2b03      	cmp	r3, #3
 800763c:	d107      	bne.n	800764e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800763e:	f107 030d 	add.w	r3, r7, #13
 8007642:	2201      	movs	r2, #1
 8007644:	4619      	mov	r1, r3
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f001 fd3e 	bl	80090c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800764c:	e01d      	b.n	800768a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800764e:	6839      	ldr	r1, [r7, #0]
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f001 fcbc 	bl	8008fce <USBD_CtlError>
            ret = USBD_FAIL;
 8007656:	2303      	movs	r3, #3
 8007658:	75fb      	strb	r3, [r7, #23]
          break;
 800765a:	e016      	b.n	800768a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007662:	b2db      	uxtb	r3, r3
 8007664:	2b03      	cmp	r3, #3
 8007666:	d00f      	beq.n	8007688 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007668:	6839      	ldr	r1, [r7, #0]
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f001 fcaf 	bl	8008fce <USBD_CtlError>
            ret = USBD_FAIL;
 8007670:	2303      	movs	r3, #3
 8007672:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007674:	e008      	b.n	8007688 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007676:	6839      	ldr	r1, [r7, #0]
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f001 fca8 	bl	8008fce <USBD_CtlError>
          ret = USBD_FAIL;
 800767e:	2303      	movs	r3, #3
 8007680:	75fb      	strb	r3, [r7, #23]
          break;
 8007682:	e002      	b.n	800768a <USBD_CDC_Setup+0x19e>
          break;
 8007684:	bf00      	nop
 8007686:	e008      	b.n	800769a <USBD_CDC_Setup+0x1ae>
          break;
 8007688:	bf00      	nop
      }
      break;
 800768a:	e006      	b.n	800769a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800768c:	6839      	ldr	r1, [r7, #0]
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f001 fc9d 	bl	8008fce <USBD_CtlError>
      ret = USBD_FAIL;
 8007694:	2303      	movs	r3, #3
 8007696:	75fb      	strb	r3, [r7, #23]
      break;
 8007698:	bf00      	nop
  }

  return (uint8_t)ret;
 800769a:	7dfb      	ldrb	r3, [r7, #23]
}
 800769c:	4618      	mov	r0, r3
 800769e:	3718      	adds	r7, #24
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b084      	sub	sp, #16
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	460b      	mov	r3, r1
 80076ae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80076b6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	32b0      	adds	r2, #176	@ 0xb0
 80076c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d101      	bne.n	80076ce <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e065      	b.n	800779a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	32b0      	adds	r2, #176	@ 0xb0
 80076d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076dc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80076de:	78fb      	ldrb	r3, [r7, #3]
 80076e0:	f003 020f 	and.w	r2, r3, #15
 80076e4:	6879      	ldr	r1, [r7, #4]
 80076e6:	4613      	mov	r3, r2
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	4413      	add	r3, r2
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	440b      	add	r3, r1
 80076f0:	3314      	adds	r3, #20
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d02f      	beq.n	8007758 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80076f8:	78fb      	ldrb	r3, [r7, #3]
 80076fa:	f003 020f 	and.w	r2, r3, #15
 80076fe:	6879      	ldr	r1, [r7, #4]
 8007700:	4613      	mov	r3, r2
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	440b      	add	r3, r1
 800770a:	3314      	adds	r3, #20
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	78fb      	ldrb	r3, [r7, #3]
 8007710:	f003 010f 	and.w	r1, r3, #15
 8007714:	68f8      	ldr	r0, [r7, #12]
 8007716:	460b      	mov	r3, r1
 8007718:	00db      	lsls	r3, r3, #3
 800771a:	440b      	add	r3, r1
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	4403      	add	r3, r0
 8007720:	331c      	adds	r3, #28
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	fbb2 f1f3 	udiv	r1, r2, r3
 8007728:	fb01 f303 	mul.w	r3, r1, r3
 800772c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800772e:	2b00      	cmp	r3, #0
 8007730:	d112      	bne.n	8007758 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007732:	78fb      	ldrb	r3, [r7, #3]
 8007734:	f003 020f 	and.w	r2, r3, #15
 8007738:	6879      	ldr	r1, [r7, #4]
 800773a:	4613      	mov	r3, r2
 800773c:	009b      	lsls	r3, r3, #2
 800773e:	4413      	add	r3, r2
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	440b      	add	r3, r1
 8007744:	3314      	adds	r3, #20
 8007746:	2200      	movs	r2, #0
 8007748:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800774a:	78f9      	ldrb	r1, [r7, #3]
 800774c:	2300      	movs	r3, #0
 800774e:	2200      	movs	r2, #0
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f002 f9d0 	bl	8009af6 <USBD_LL_Transmit>
 8007756:	e01f      	b.n	8007798 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	2200      	movs	r2, #0
 800775c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	33b0      	adds	r3, #176	@ 0xb0
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	4413      	add	r3, r2
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	691b      	ldr	r3, [r3, #16]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d010      	beq.n	8007798 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	33b0      	adds	r3, #176	@ 0xb0
 8007780:	009b      	lsls	r3, r3, #2
 8007782:	4413      	add	r3, r2
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	691b      	ldr	r3, [r3, #16]
 8007788:	68ba      	ldr	r2, [r7, #8]
 800778a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800778e:	68ba      	ldr	r2, [r7, #8]
 8007790:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007794:	78fa      	ldrb	r2, [r7, #3]
 8007796:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007798:	2300      	movs	r3, #0
}
 800779a:	4618      	mov	r0, r3
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b084      	sub	sp, #16
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
 80077aa:	460b      	mov	r3, r1
 80077ac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	32b0      	adds	r2, #176	@ 0xb0
 80077b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077bc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	32b0      	adds	r2, #176	@ 0xb0
 80077c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d101      	bne.n	80077d4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80077d0:	2303      	movs	r3, #3
 80077d2:	e01a      	b.n	800780a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80077d4:	78fb      	ldrb	r3, [r7, #3]
 80077d6:	4619      	mov	r1, r3
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f002 f9ce 	bl	8009b7a <USBD_LL_GetRxDataSize>
 80077de:	4602      	mov	r2, r0
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	33b0      	adds	r3, #176	@ 0xb0
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	4413      	add	r3, r2
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	68db      	ldr	r3, [r3, #12]
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80077fe:	68fa      	ldr	r2, [r7, #12]
 8007800:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007804:	4611      	mov	r1, r2
 8007806:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}

08007812 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007812:	b580      	push	{r7, lr}
 8007814:	b084      	sub	sp, #16
 8007816:	af00      	add	r7, sp, #0
 8007818:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	32b0      	adds	r2, #176	@ 0xb0
 8007824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007828:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d101      	bne.n	8007834 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007830:	2303      	movs	r3, #3
 8007832:	e024      	b.n	800787e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	33b0      	adds	r3, #176	@ 0xb0
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	4413      	add	r3, r2
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d019      	beq.n	800787c <USBD_CDC_EP0_RxReady+0x6a>
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800784e:	2bff      	cmp	r3, #255	@ 0xff
 8007850:	d014      	beq.n	800787c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	33b0      	adds	r3, #176	@ 0xb0
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	68fa      	ldr	r2, [r7, #12]
 8007866:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800786a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007872:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	22ff      	movs	r2, #255	@ 0xff
 8007878:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800787c:	2300      	movs	r3, #0
}
 800787e:	4618      	mov	r0, r3
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
	...

08007888 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b086      	sub	sp, #24
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007890:	2182      	movs	r1, #130	@ 0x82
 8007892:	4818      	ldr	r0, [pc, #96]	@ (80078f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007894:	f000 fd62 	bl	800835c <USBD_GetEpDesc>
 8007898:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800789a:	2101      	movs	r1, #1
 800789c:	4815      	ldr	r0, [pc, #84]	@ (80078f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800789e:	f000 fd5d 	bl	800835c <USBD_GetEpDesc>
 80078a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80078a4:	2181      	movs	r1, #129	@ 0x81
 80078a6:	4813      	ldr	r0, [pc, #76]	@ (80078f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80078a8:	f000 fd58 	bl	800835c <USBD_GetEpDesc>
 80078ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d002      	beq.n	80078ba <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	2210      	movs	r2, #16
 80078b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d006      	beq.n	80078ce <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078c8:	711a      	strb	r2, [r3, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d006      	beq.n	80078e2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078dc:	711a      	strb	r2, [r3, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2243      	movs	r2, #67	@ 0x43
 80078e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80078e8:	4b02      	ldr	r3, [pc, #8]	@ (80078f4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3718      	adds	r7, #24
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	20000050 	.word	0x20000050

080078f8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b086      	sub	sp, #24
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007900:	2182      	movs	r1, #130	@ 0x82
 8007902:	4818      	ldr	r0, [pc, #96]	@ (8007964 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007904:	f000 fd2a 	bl	800835c <USBD_GetEpDesc>
 8007908:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800790a:	2101      	movs	r1, #1
 800790c:	4815      	ldr	r0, [pc, #84]	@ (8007964 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800790e:	f000 fd25 	bl	800835c <USBD_GetEpDesc>
 8007912:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007914:	2181      	movs	r1, #129	@ 0x81
 8007916:	4813      	ldr	r0, [pc, #76]	@ (8007964 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007918:	f000 fd20 	bl	800835c <USBD_GetEpDesc>
 800791c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d002      	beq.n	800792a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	2210      	movs	r2, #16
 8007928:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d006      	beq.n	800793e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	2200      	movs	r2, #0
 8007934:	711a      	strb	r2, [r3, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	f042 0202 	orr.w	r2, r2, #2
 800793c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d006      	beq.n	8007952 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2200      	movs	r2, #0
 8007948:	711a      	strb	r2, [r3, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	f042 0202 	orr.w	r2, r2, #2
 8007950:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2243      	movs	r2, #67	@ 0x43
 8007956:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007958:	4b02      	ldr	r3, [pc, #8]	@ (8007964 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800795a:	4618      	mov	r0, r3
 800795c:	3718      	adds	r7, #24
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	20000050 	.word	0x20000050

08007968 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b086      	sub	sp, #24
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007970:	2182      	movs	r1, #130	@ 0x82
 8007972:	4818      	ldr	r0, [pc, #96]	@ (80079d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007974:	f000 fcf2 	bl	800835c <USBD_GetEpDesc>
 8007978:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800797a:	2101      	movs	r1, #1
 800797c:	4815      	ldr	r0, [pc, #84]	@ (80079d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800797e:	f000 fced 	bl	800835c <USBD_GetEpDesc>
 8007982:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007984:	2181      	movs	r1, #129	@ 0x81
 8007986:	4813      	ldr	r0, [pc, #76]	@ (80079d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007988:	f000 fce8 	bl	800835c <USBD_GetEpDesc>
 800798c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d002      	beq.n	800799a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	2210      	movs	r2, #16
 8007998:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d006      	beq.n	80079ae <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079a8:	711a      	strb	r2, [r3, #4]
 80079aa:	2200      	movs	r2, #0
 80079ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d006      	beq.n	80079c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079bc:	711a      	strb	r2, [r3, #4]
 80079be:	2200      	movs	r2, #0
 80079c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2243      	movs	r2, #67	@ 0x43
 80079c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80079c8:	4b02      	ldr	r3, [pc, #8]	@ (80079d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3718      	adds	r7, #24
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop
 80079d4:	20000050 	.word	0x20000050

080079d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	220a      	movs	r2, #10
 80079e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80079e6:	4b03      	ldr	r3, [pc, #12]	@ (80079f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	370c      	adds	r7, #12
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr
 80079f4:	2000000c 	.word	0x2000000c

080079f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d101      	bne.n	8007a0c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007a08:	2303      	movs	r3, #3
 8007a0a:	e009      	b.n	8007a20 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	33b0      	adds	r3, #176	@ 0xb0
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4413      	add	r3, r2
 8007a1a:	683a      	ldr	r2, [r7, #0]
 8007a1c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007a1e:	2300      	movs	r3, #0
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b087      	sub	sp, #28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	32b0      	adds	r2, #176	@ 0xb0
 8007a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a46:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d101      	bne.n	8007a52 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e008      	b.n	8007a64 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	68ba      	ldr	r2, [r7, #8]
 8007a56:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	371c      	adds	r7, #28
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b085      	sub	sp, #20
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	32b0      	adds	r2, #176	@ 0xb0
 8007a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a88:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d101      	bne.n	8007a94 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007a90:	2303      	movs	r3, #3
 8007a92:	e004      	b.n	8007a9e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	683a      	ldr	r2, [r7, #0]
 8007a98:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3714      	adds	r7, #20
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
	...

08007aac <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	32b0      	adds	r2, #176	@ 0xb0
 8007abe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ac2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d101      	bne.n	8007ad2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e025      	b.n	8007b1e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d11f      	bne.n	8007b1c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007ae4:	4b10      	ldr	r3, [pc, #64]	@ (8007b28 <USBD_CDC_TransmitPacket+0x7c>)
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	f003 020f 	and.w	r2, r3, #15
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	4613      	mov	r3, r2
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	4413      	add	r3, r2
 8007afa:	009b      	lsls	r3, r3, #2
 8007afc:	4403      	add	r3, r0
 8007afe:	3314      	adds	r3, #20
 8007b00:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007b02:	4b09      	ldr	r3, [pc, #36]	@ (8007b28 <USBD_CDC_TransmitPacket+0x7c>)
 8007b04:	7819      	ldrb	r1, [r3, #0]
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f001 ffef 	bl	8009af6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3710      	adds	r7, #16
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
 8007b26:	bf00      	nop
 8007b28:	20000093 	.word	0x20000093

08007b2c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	32b0      	adds	r2, #176	@ 0xb0
 8007b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b42:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	32b0      	adds	r2, #176	@ 0xb0
 8007b4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d101      	bne.n	8007b5a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007b56:	2303      	movs	r3, #3
 8007b58:	e018      	b.n	8007b8c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	7c1b      	ldrb	r3, [r3, #16]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d10a      	bne.n	8007b78 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007b62:	4b0c      	ldr	r3, [pc, #48]	@ (8007b94 <USBD_CDC_ReceivePacket+0x68>)
 8007b64:	7819      	ldrb	r1, [r3, #0]
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007b6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f001 ffe1 	bl	8009b38 <USBD_LL_PrepareReceive>
 8007b76:	e008      	b.n	8007b8a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007b78:	4b06      	ldr	r3, [pc, #24]	@ (8007b94 <USBD_CDC_ReceivePacket+0x68>)
 8007b7a:	7819      	ldrb	r1, [r3, #0]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007b82:	2340      	movs	r3, #64	@ 0x40
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f001 ffd7 	bl	8009b38 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3710      	adds	r7, #16
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}
 8007b94:	20000094 	.word	0x20000094

08007b98 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b086      	sub	sp, #24
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d101      	bne.n	8007bb0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007bac:	2303      	movs	r3, #3
 8007bae:	e01f      	b.n	8007bf0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d003      	beq.n	8007bd6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	68ba      	ldr	r2, [r7, #8]
 8007bd2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2201      	movs	r2, #1
 8007bda:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	79fa      	ldrb	r2, [r7, #7]
 8007be2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	f001 fe51 	bl	800988c <USBD_LL_Init>
 8007bea:	4603      	mov	r3, r0
 8007bec:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007bee:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3718      	adds	r7, #24
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b084      	sub	sp, #16
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007c02:	2300      	movs	r3, #0
 8007c04:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d101      	bne.n	8007c10 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007c0c:	2303      	movs	r3, #3
 8007c0e:	e025      	b.n	8007c5c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	683a      	ldr	r2, [r7, #0]
 8007c14:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	32ae      	adds	r2, #174	@ 0xae
 8007c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d00f      	beq.n	8007c4c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	32ae      	adds	r2, #174	@ 0xae
 8007c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c3c:	f107 020e 	add.w	r2, r7, #14
 8007c40:	4610      	mov	r0, r2
 8007c42:	4798      	blx	r3
 8007c44:	4602      	mov	r2, r0
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007c52:	1c5a      	adds	r2, r3, #1
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007c5a:	2300      	movs	r3, #0
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3710      	adds	r7, #16
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f001 fe59 	bl	8009924 <USBD_LL_Start>
 8007c72:	4603      	mov	r3, r0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3708      	adds	r7, #8
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007c84:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	370c      	adds	r7, #12
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c90:	4770      	bx	lr

08007c92 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007c92:	b580      	push	{r7, lr}
 8007c94:	b084      	sub	sp, #16
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	6078      	str	r0, [r7, #4]
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d009      	beq.n	8007cc0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	78fa      	ldrb	r2, [r7, #3]
 8007cb6:	4611      	mov	r1, r2
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	4798      	blx	r3
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3710      	adds	r7, #16
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007cca:	b580      	push	{r7, lr}
 8007ccc:	b084      	sub	sp, #16
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
 8007cd2:	460b      	mov	r3, r1
 8007cd4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	78fa      	ldrb	r2, [r7, #3]
 8007ce4:	4611      	mov	r1, r2
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	4798      	blx	r3
 8007cea:	4603      	mov	r3, r0
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d001      	beq.n	8007cf4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007cf0:	2303      	movs	r3, #3
 8007cf2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3710      	adds	r7, #16
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}

08007cfe <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007cfe:	b580      	push	{r7, lr}
 8007d00:	b084      	sub	sp, #16
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	6078      	str	r0, [r7, #4]
 8007d06:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007d0e:	6839      	ldr	r1, [r7, #0]
 8007d10:	4618      	mov	r0, r3
 8007d12:	f001 f922 	bl	8008f5a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007d24:	461a      	mov	r2, r3
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007d32:	f003 031f 	and.w	r3, r3, #31
 8007d36:	2b02      	cmp	r3, #2
 8007d38:	d01a      	beq.n	8007d70 <USBD_LL_SetupStage+0x72>
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d822      	bhi.n	8007d84 <USBD_LL_SetupStage+0x86>
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d002      	beq.n	8007d48 <USBD_LL_SetupStage+0x4a>
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d00a      	beq.n	8007d5c <USBD_LL_SetupStage+0x5e>
 8007d46:	e01d      	b.n	8007d84 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007d4e:	4619      	mov	r1, r3
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f000 fb77 	bl	8008444 <USBD_StdDevReq>
 8007d56:	4603      	mov	r3, r0
 8007d58:	73fb      	strb	r3, [r7, #15]
      break;
 8007d5a:	e020      	b.n	8007d9e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007d62:	4619      	mov	r1, r3
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f000 fbdf 	bl	8008528 <USBD_StdItfReq>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	73fb      	strb	r3, [r7, #15]
      break;
 8007d6e:	e016      	b.n	8007d9e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007d76:	4619      	mov	r1, r3
 8007d78:	6878      	ldr	r0, [r7, #4]
 8007d7a:	f000 fc41 	bl	8008600 <USBD_StdEPReq>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	73fb      	strb	r3, [r7, #15]
      break;
 8007d82:	e00c      	b.n	8007d9e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007d8a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	4619      	mov	r1, r3
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f001 fe26 	bl	80099e4 <USBD_LL_StallEP>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8007d9c:	bf00      	nop
  }

  return ret;
 8007d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	60f8      	str	r0, [r7, #12]
 8007db0:	460b      	mov	r3, r1
 8007db2:	607a      	str	r2, [r7, #4]
 8007db4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007db6:	2300      	movs	r3, #0
 8007db8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007dba:	7afb      	ldrb	r3, [r7, #11]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d177      	bne.n	8007eb0 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007dc6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007dce:	2b03      	cmp	r3, #3
 8007dd0:	f040 80a1 	bne.w	8007f16 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	693a      	ldr	r2, [r7, #16]
 8007dda:	8992      	ldrh	r2, [r2, #12]
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d91c      	bls.n	8007e1a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	693a      	ldr	r2, [r7, #16]
 8007de6:	8992      	ldrh	r2, [r2, #12]
 8007de8:	1a9a      	subs	r2, r3, r2
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	691b      	ldr	r3, [r3, #16]
 8007df2:	693a      	ldr	r2, [r7, #16]
 8007df4:	8992      	ldrh	r2, [r2, #12]
 8007df6:	441a      	add	r2, r3
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	6919      	ldr	r1, [r3, #16]
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	899b      	ldrh	r3, [r3, #12]
 8007e04:	461a      	mov	r2, r3
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	bf38      	it	cc
 8007e0e:	4613      	movcc	r3, r2
 8007e10:	461a      	mov	r2, r3
 8007e12:	68f8      	ldr	r0, [r7, #12]
 8007e14:	f001 f9a8 	bl	8009168 <USBD_CtlContinueRx>
 8007e18:	e07d      	b.n	8007f16 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007e20:	f003 031f 	and.w	r3, r3, #31
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d014      	beq.n	8007e52 <USBD_LL_DataOutStage+0xaa>
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	d81d      	bhi.n	8007e68 <USBD_LL_DataOutStage+0xc0>
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d002      	beq.n	8007e36 <USBD_LL_DataOutStage+0x8e>
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d003      	beq.n	8007e3c <USBD_LL_DataOutStage+0x94>
 8007e34:	e018      	b.n	8007e68 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007e36:	2300      	movs	r3, #0
 8007e38:	75bb      	strb	r3, [r7, #22]
            break;
 8007e3a:	e018      	b.n	8007e6e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	4619      	mov	r1, r3
 8007e46:	68f8      	ldr	r0, [r7, #12]
 8007e48:	f000 fa6e 	bl	8008328 <USBD_CoreFindIF>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	75bb      	strb	r3, [r7, #22]
            break;
 8007e50:	e00d      	b.n	8007e6e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	68f8      	ldr	r0, [r7, #12]
 8007e5e:	f000 fa70 	bl	8008342 <USBD_CoreFindEP>
 8007e62:	4603      	mov	r3, r0
 8007e64:	75bb      	strb	r3, [r7, #22]
            break;
 8007e66:	e002      	b.n	8007e6e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	75bb      	strb	r3, [r7, #22]
            break;
 8007e6c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007e6e:	7dbb      	ldrb	r3, [r7, #22]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d119      	bne.n	8007ea8 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	2b03      	cmp	r3, #3
 8007e7e:	d113      	bne.n	8007ea8 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007e80:	7dba      	ldrb	r2, [r7, #22]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	32ae      	adds	r2, #174	@ 0xae
 8007e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e8a:	691b      	ldr	r3, [r3, #16]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d00b      	beq.n	8007ea8 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007e90:	7dba      	ldrb	r2, [r7, #22]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007e98:	7dba      	ldrb	r2, [r7, #22]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	32ae      	adds	r2, #174	@ 0xae
 8007e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ea2:	691b      	ldr	r3, [r3, #16]
 8007ea4:	68f8      	ldr	r0, [r7, #12]
 8007ea6:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007ea8:	68f8      	ldr	r0, [r7, #12]
 8007eaa:	f001 f96e 	bl	800918a <USBD_CtlSendStatus>
 8007eae:	e032      	b.n	8007f16 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007eb0:	7afb      	ldrb	r3, [r7, #11]
 8007eb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007eb6:	b2db      	uxtb	r3, r3
 8007eb8:	4619      	mov	r1, r3
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	f000 fa41 	bl	8008342 <USBD_CoreFindEP>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007ec4:	7dbb      	ldrb	r3, [r7, #22]
 8007ec6:	2bff      	cmp	r3, #255	@ 0xff
 8007ec8:	d025      	beq.n	8007f16 <USBD_LL_DataOutStage+0x16e>
 8007eca:	7dbb      	ldrb	r3, [r7, #22]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d122      	bne.n	8007f16 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	2b03      	cmp	r3, #3
 8007eda:	d117      	bne.n	8007f0c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007edc:	7dba      	ldrb	r2, [r7, #22]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	32ae      	adds	r2, #174	@ 0xae
 8007ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ee6:	699b      	ldr	r3, [r3, #24]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d00f      	beq.n	8007f0c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007eec:	7dba      	ldrb	r2, [r7, #22]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007ef4:	7dba      	ldrb	r2, [r7, #22]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	32ae      	adds	r2, #174	@ 0xae
 8007efa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007efe:	699b      	ldr	r3, [r3, #24]
 8007f00:	7afa      	ldrb	r2, [r7, #11]
 8007f02:	4611      	mov	r1, r2
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	4798      	blx	r3
 8007f08:	4603      	mov	r3, r0
 8007f0a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007f0c:	7dfb      	ldrb	r3, [r7, #23]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d001      	beq.n	8007f16 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007f12:	7dfb      	ldrb	r3, [r7, #23]
 8007f14:	e000      	b.n	8007f18 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3718      	adds	r7, #24
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b086      	sub	sp, #24
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	60f8      	str	r0, [r7, #12]
 8007f28:	460b      	mov	r3, r1
 8007f2a:	607a      	str	r2, [r7, #4]
 8007f2c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007f2e:	7afb      	ldrb	r3, [r7, #11]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d178      	bne.n	8008026 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	3314      	adds	r3, #20
 8007f38:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007f40:	2b02      	cmp	r3, #2
 8007f42:	d163      	bne.n	800800c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	693a      	ldr	r2, [r7, #16]
 8007f4a:	8992      	ldrh	r2, [r2, #12]
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d91c      	bls.n	8007f8a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	693a      	ldr	r2, [r7, #16]
 8007f56:	8992      	ldrh	r2, [r2, #12]
 8007f58:	1a9a      	subs	r2, r3, r2
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	691b      	ldr	r3, [r3, #16]
 8007f62:	693a      	ldr	r2, [r7, #16]
 8007f64:	8992      	ldrh	r2, [r2, #12]
 8007f66:	441a      	add	r2, r3
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	6919      	ldr	r1, [r3, #16]
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	461a      	mov	r2, r3
 8007f76:	68f8      	ldr	r0, [r7, #12]
 8007f78:	f001 f8c4 	bl	8009104 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	2200      	movs	r2, #0
 8007f80:	2100      	movs	r1, #0
 8007f82:	68f8      	ldr	r0, [r7, #12]
 8007f84:	f001 fdd8 	bl	8009b38 <USBD_LL_PrepareReceive>
 8007f88:	e040      	b.n	800800c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	899b      	ldrh	r3, [r3, #12]
 8007f8e:	461a      	mov	r2, r3
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d11c      	bne.n	8007fd2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	693a      	ldr	r2, [r7, #16]
 8007f9e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d316      	bcc.n	8007fd2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d20f      	bcs.n	8007fd2 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	68f8      	ldr	r0, [r7, #12]
 8007fb8:	f001 f8a4 	bl	8009104 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	2100      	movs	r1, #0
 8007fca:	68f8      	ldr	r0, [r7, #12]
 8007fcc:	f001 fdb4 	bl	8009b38 <USBD_LL_PrepareReceive>
 8007fd0:	e01c      	b.n	800800c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	2b03      	cmp	r3, #3
 8007fdc:	d10f      	bne.n	8007ffe <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d009      	beq.n	8007ffe <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2200      	movs	r2, #0
 8007fee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ff8:	68db      	ldr	r3, [r3, #12]
 8007ffa:	68f8      	ldr	r0, [r7, #12]
 8007ffc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007ffe:	2180      	movs	r1, #128	@ 0x80
 8008000:	68f8      	ldr	r0, [r7, #12]
 8008002:	f001 fcef 	bl	80099e4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008006:	68f8      	ldr	r0, [r7, #12]
 8008008:	f001 f8d2 	bl	80091b0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d03a      	beq.n	800808c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008016:	68f8      	ldr	r0, [r7, #12]
 8008018:	f7ff fe30 	bl	8007c7c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2200      	movs	r2, #0
 8008020:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008024:	e032      	b.n	800808c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008026:	7afb      	ldrb	r3, [r7, #11]
 8008028:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800802c:	b2db      	uxtb	r3, r3
 800802e:	4619      	mov	r1, r3
 8008030:	68f8      	ldr	r0, [r7, #12]
 8008032:	f000 f986 	bl	8008342 <USBD_CoreFindEP>
 8008036:	4603      	mov	r3, r0
 8008038:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800803a:	7dfb      	ldrb	r3, [r7, #23]
 800803c:	2bff      	cmp	r3, #255	@ 0xff
 800803e:	d025      	beq.n	800808c <USBD_LL_DataInStage+0x16c>
 8008040:	7dfb      	ldrb	r3, [r7, #23]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d122      	bne.n	800808c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800804c:	b2db      	uxtb	r3, r3
 800804e:	2b03      	cmp	r3, #3
 8008050:	d11c      	bne.n	800808c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008052:	7dfa      	ldrb	r2, [r7, #23]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	32ae      	adds	r2, #174	@ 0xae
 8008058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800805c:	695b      	ldr	r3, [r3, #20]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d014      	beq.n	800808c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008062:	7dfa      	ldrb	r2, [r7, #23]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800806a:	7dfa      	ldrb	r2, [r7, #23]
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	32ae      	adds	r2, #174	@ 0xae
 8008070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008074:	695b      	ldr	r3, [r3, #20]
 8008076:	7afa      	ldrb	r2, [r7, #11]
 8008078:	4611      	mov	r1, r2
 800807a:	68f8      	ldr	r0, [r7, #12]
 800807c:	4798      	blx	r3
 800807e:	4603      	mov	r3, r0
 8008080:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008082:	7dbb      	ldrb	r3, [r7, #22]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d001      	beq.n	800808c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008088:	7dbb      	ldrb	r3, [r7, #22]
 800808a:	e000      	b.n	800808e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800808c:	2300      	movs	r3, #0
}
 800808e:	4618      	mov	r0, r3
 8008090:	3718      	adds	r7, #24
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}

08008096 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008096:	b580      	push	{r7, lr}
 8008098:	b084      	sub	sp, #16
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800809e:	2300      	movs	r3, #0
 80080a0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2201      	movs	r2, #1
 80080a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2200      	movs	r2, #0
 80080b6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2200      	movs	r2, #0
 80080bc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d014      	beq.n	80080fc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00e      	beq.n	80080fc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	6852      	ldr	r2, [r2, #4]
 80080ea:	b2d2      	uxtb	r2, r2
 80080ec:	4611      	mov	r1, r2
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	4798      	blx	r3
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d001      	beq.n	80080fc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80080f8:	2303      	movs	r3, #3
 80080fa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80080fc:	2340      	movs	r3, #64	@ 0x40
 80080fe:	2200      	movs	r2, #0
 8008100:	2100      	movs	r1, #0
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f001 fc29 	bl	800995a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2240      	movs	r2, #64	@ 0x40
 8008114:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008118:	2340      	movs	r3, #64	@ 0x40
 800811a:	2200      	movs	r2, #0
 800811c:	2180      	movs	r1, #128	@ 0x80
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f001 fc1b 	bl	800995a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2240      	movs	r2, #64	@ 0x40
 8008130:	841a      	strh	r2, [r3, #32]

  return ret;
 8008132:	7bfb      	ldrb	r3, [r7, #15]
}
 8008134:	4618      	mov	r0, r3
 8008136:	3710      	adds	r7, #16
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800813c:	b480      	push	{r7}
 800813e:	b083      	sub	sp, #12
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	460b      	mov	r3, r1
 8008146:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	78fa      	ldrb	r2, [r7, #3]
 800814c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800814e:	2300      	movs	r3, #0
}
 8008150:	4618      	mov	r0, r3
 8008152:	370c      	adds	r7, #12
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800816a:	b2db      	uxtb	r3, r3
 800816c:	2b04      	cmp	r3, #4
 800816e:	d006      	beq.n	800817e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008176:	b2da      	uxtb	r2, r3
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2204      	movs	r2, #4
 8008182:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008186:	2300      	movs	r3, #0
}
 8008188:	4618      	mov	r0, r3
 800818a:	370c      	adds	r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	2b04      	cmp	r3, #4
 80081a6:	d106      	bne.n	80081b6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80081ae:	b2da      	uxtb	r2, r3
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80081b6:	2300      	movs	r3, #0
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	370c      	adds	r7, #12
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	2b03      	cmp	r3, #3
 80081d6:	d110      	bne.n	80081fa <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00b      	beq.n	80081fa <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081e8:	69db      	ldr	r3, [r3, #28]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d005      	beq.n	80081fa <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081f4:	69db      	ldr	r3, [r3, #28]
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80081fa:	2300      	movs	r3, #0
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3708      	adds	r7, #8
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b082      	sub	sp, #8
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	460b      	mov	r3, r1
 800820e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	32ae      	adds	r2, #174	@ 0xae
 800821a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d101      	bne.n	8008226 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008222:	2303      	movs	r3, #3
 8008224:	e01c      	b.n	8008260 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800822c:	b2db      	uxtb	r3, r3
 800822e:	2b03      	cmp	r3, #3
 8008230:	d115      	bne.n	800825e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	32ae      	adds	r2, #174	@ 0xae
 800823c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008240:	6a1b      	ldr	r3, [r3, #32]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00b      	beq.n	800825e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	32ae      	adds	r2, #174	@ 0xae
 8008250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008254:	6a1b      	ldr	r3, [r3, #32]
 8008256:	78fa      	ldrb	r2, [r7, #3]
 8008258:	4611      	mov	r1, r2
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800825e:	2300      	movs	r3, #0
}
 8008260:	4618      	mov	r0, r3
 8008262:	3708      	adds	r7, #8
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b082      	sub	sp, #8
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	460b      	mov	r3, r1
 8008272:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	32ae      	adds	r2, #174	@ 0xae
 800827e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d101      	bne.n	800828a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008286:	2303      	movs	r3, #3
 8008288:	e01c      	b.n	80082c4 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008290:	b2db      	uxtb	r3, r3
 8008292:	2b03      	cmp	r3, #3
 8008294:	d115      	bne.n	80082c2 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	32ae      	adds	r2, #174	@ 0xae
 80082a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00b      	beq.n	80082c2 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	32ae      	adds	r2, #174	@ 0xae
 80082b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ba:	78fa      	ldrb	r2, [r7, #3]
 80082bc:	4611      	mov	r1, r2
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80082c2:	2300      	movs	r3, #0
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3708      	adds	r7, #8
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80082d4:	2300      	movs	r3, #0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	370c      	adds	r7, #12
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr

080082e2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b084      	sub	sp, #16
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80082ea:	2300      	movs	r3, #0
 80082ec:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2201      	movs	r2, #1
 80082f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00e      	beq.n	800831e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	6852      	ldr	r2, [r2, #4]
 800830c:	b2d2      	uxtb	r2, r2
 800830e:	4611      	mov	r1, r2
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	4798      	blx	r3
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d001      	beq.n	800831e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800831a:	2303      	movs	r3, #3
 800831c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800831e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008320:	4618      	mov	r0, r3
 8008322:	3710      	adds	r7, #16
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	460b      	mov	r3, r1
 8008332:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008334:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008336:	4618      	mov	r0, r3
 8008338:	370c      	adds	r7, #12
 800833a:	46bd      	mov	sp, r7
 800833c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008340:	4770      	bx	lr

08008342 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008342:	b480      	push	{r7}
 8008344:	b083      	sub	sp, #12
 8008346:	af00      	add	r7, sp, #0
 8008348:	6078      	str	r0, [r7, #4]
 800834a:	460b      	mov	r3, r1
 800834c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800834e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008350:	4618      	mov	r0, r3
 8008352:	370c      	adds	r7, #12
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr

0800835c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b086      	sub	sp, #24
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
 8008364:	460b      	mov	r3, r1
 8008366:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008370:	2300      	movs	r3, #0
 8008372:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	885b      	ldrh	r3, [r3, #2]
 8008378:	b29b      	uxth	r3, r3
 800837a:	68fa      	ldr	r2, [r7, #12]
 800837c:	7812      	ldrb	r2, [r2, #0]
 800837e:	4293      	cmp	r3, r2
 8008380:	d91f      	bls.n	80083c2 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008388:	e013      	b.n	80083b2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800838a:	f107 030a 	add.w	r3, r7, #10
 800838e:	4619      	mov	r1, r3
 8008390:	6978      	ldr	r0, [r7, #20]
 8008392:	f000 f81b 	bl	80083cc <USBD_GetNextDesc>
 8008396:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	785b      	ldrb	r3, [r3, #1]
 800839c:	2b05      	cmp	r3, #5
 800839e:	d108      	bne.n	80083b2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	789b      	ldrb	r3, [r3, #2]
 80083a8:	78fa      	ldrb	r2, [r7, #3]
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d008      	beq.n	80083c0 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80083ae:	2300      	movs	r3, #0
 80083b0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	885b      	ldrh	r3, [r3, #2]
 80083b6:	b29a      	uxth	r2, r3
 80083b8:	897b      	ldrh	r3, [r7, #10]
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d8e5      	bhi.n	800838a <USBD_GetEpDesc+0x2e>
 80083be:	e000      	b.n	80083c2 <USBD_GetEpDesc+0x66>
          break;
 80083c0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80083c2:	693b      	ldr	r3, [r7, #16]
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3718      	adds	r7, #24
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b085      	sub	sp, #20
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
 80083d4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	881b      	ldrh	r3, [r3, #0]
 80083de:	68fa      	ldr	r2, [r7, #12]
 80083e0:	7812      	ldrb	r2, [r2, #0]
 80083e2:	4413      	add	r3, r2
 80083e4:	b29a      	uxth	r2, r3
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	461a      	mov	r2, r3
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	4413      	add	r3, r2
 80083f4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80083f6:	68fb      	ldr	r3, [r7, #12]
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3714      	adds	r7, #20
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr

08008404 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008404:	b480      	push	{r7}
 8008406:	b087      	sub	sp, #28
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	3301      	adds	r3, #1
 800841a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	781b      	ldrb	r3, [r3, #0]
 8008420:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008422:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008426:	021b      	lsls	r3, r3, #8
 8008428:	b21a      	sxth	r2, r3
 800842a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800842e:	4313      	orrs	r3, r2
 8008430:	b21b      	sxth	r3, r3
 8008432:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008434:	89fb      	ldrh	r3, [r7, #14]
}
 8008436:	4618      	mov	r0, r3
 8008438:	371c      	adds	r7, #28
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr
	...

08008444 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800844e:	2300      	movs	r3, #0
 8008450:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800845a:	2b40      	cmp	r3, #64	@ 0x40
 800845c:	d005      	beq.n	800846a <USBD_StdDevReq+0x26>
 800845e:	2b40      	cmp	r3, #64	@ 0x40
 8008460:	d857      	bhi.n	8008512 <USBD_StdDevReq+0xce>
 8008462:	2b00      	cmp	r3, #0
 8008464:	d00f      	beq.n	8008486 <USBD_StdDevReq+0x42>
 8008466:	2b20      	cmp	r3, #32
 8008468:	d153      	bne.n	8008512 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	32ae      	adds	r2, #174	@ 0xae
 8008474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	6839      	ldr	r1, [r7, #0]
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	4798      	blx	r3
 8008480:	4603      	mov	r3, r0
 8008482:	73fb      	strb	r3, [r7, #15]
      break;
 8008484:	e04a      	b.n	800851c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	785b      	ldrb	r3, [r3, #1]
 800848a:	2b09      	cmp	r3, #9
 800848c:	d83b      	bhi.n	8008506 <USBD_StdDevReq+0xc2>
 800848e:	a201      	add	r2, pc, #4	@ (adr r2, 8008494 <USBD_StdDevReq+0x50>)
 8008490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008494:	080084e9 	.word	0x080084e9
 8008498:	080084fd 	.word	0x080084fd
 800849c:	08008507 	.word	0x08008507
 80084a0:	080084f3 	.word	0x080084f3
 80084a4:	08008507 	.word	0x08008507
 80084a8:	080084c7 	.word	0x080084c7
 80084ac:	080084bd 	.word	0x080084bd
 80084b0:	08008507 	.word	0x08008507
 80084b4:	080084df 	.word	0x080084df
 80084b8:	080084d1 	.word	0x080084d1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80084bc:	6839      	ldr	r1, [r7, #0]
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 fa3e 	bl	8008940 <USBD_GetDescriptor>
          break;
 80084c4:	e024      	b.n	8008510 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80084c6:	6839      	ldr	r1, [r7, #0]
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f000 fba3 	bl	8008c14 <USBD_SetAddress>
          break;
 80084ce:	e01f      	b.n	8008510 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80084d0:	6839      	ldr	r1, [r7, #0]
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 fbe2 	bl	8008c9c <USBD_SetConfig>
 80084d8:	4603      	mov	r3, r0
 80084da:	73fb      	strb	r3, [r7, #15]
          break;
 80084dc:	e018      	b.n	8008510 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80084de:	6839      	ldr	r1, [r7, #0]
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 fc85 	bl	8008df0 <USBD_GetConfig>
          break;
 80084e6:	e013      	b.n	8008510 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80084e8:	6839      	ldr	r1, [r7, #0]
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 fcb6 	bl	8008e5c <USBD_GetStatus>
          break;
 80084f0:	e00e      	b.n	8008510 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80084f2:	6839      	ldr	r1, [r7, #0]
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 fce5 	bl	8008ec4 <USBD_SetFeature>
          break;
 80084fa:	e009      	b.n	8008510 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80084fc:	6839      	ldr	r1, [r7, #0]
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 fd09 	bl	8008f16 <USBD_ClrFeature>
          break;
 8008504:	e004      	b.n	8008510 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008506:	6839      	ldr	r1, [r7, #0]
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 fd60 	bl	8008fce <USBD_CtlError>
          break;
 800850e:	bf00      	nop
      }
      break;
 8008510:	e004      	b.n	800851c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008512:	6839      	ldr	r1, [r7, #0]
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 fd5a 	bl	8008fce <USBD_CtlError>
      break;
 800851a:	bf00      	nop
  }

  return ret;
 800851c:	7bfb      	ldrb	r3, [r7, #15]
}
 800851e:	4618      	mov	r0, r3
 8008520:	3710      	adds	r7, #16
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
 8008526:	bf00      	nop

08008528 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008532:	2300      	movs	r3, #0
 8008534:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800853e:	2b40      	cmp	r3, #64	@ 0x40
 8008540:	d005      	beq.n	800854e <USBD_StdItfReq+0x26>
 8008542:	2b40      	cmp	r3, #64	@ 0x40
 8008544:	d852      	bhi.n	80085ec <USBD_StdItfReq+0xc4>
 8008546:	2b00      	cmp	r3, #0
 8008548:	d001      	beq.n	800854e <USBD_StdItfReq+0x26>
 800854a:	2b20      	cmp	r3, #32
 800854c:	d14e      	bne.n	80085ec <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008554:	b2db      	uxtb	r3, r3
 8008556:	3b01      	subs	r3, #1
 8008558:	2b02      	cmp	r3, #2
 800855a:	d840      	bhi.n	80085de <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	889b      	ldrh	r3, [r3, #4]
 8008560:	b2db      	uxtb	r3, r3
 8008562:	2b01      	cmp	r3, #1
 8008564:	d836      	bhi.n	80085d4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	889b      	ldrh	r3, [r3, #4]
 800856a:	b2db      	uxtb	r3, r3
 800856c:	4619      	mov	r1, r3
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f7ff feda 	bl	8008328 <USBD_CoreFindIF>
 8008574:	4603      	mov	r3, r0
 8008576:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008578:	7bbb      	ldrb	r3, [r7, #14]
 800857a:	2bff      	cmp	r3, #255	@ 0xff
 800857c:	d01d      	beq.n	80085ba <USBD_StdItfReq+0x92>
 800857e:	7bbb      	ldrb	r3, [r7, #14]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d11a      	bne.n	80085ba <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008584:	7bba      	ldrb	r2, [r7, #14]
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	32ae      	adds	r2, #174	@ 0xae
 800858a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d00f      	beq.n	80085b4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008594:	7bba      	ldrb	r2, [r7, #14]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800859c:	7bba      	ldrb	r2, [r7, #14]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	32ae      	adds	r2, #174	@ 0xae
 80085a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	6839      	ldr	r1, [r7, #0]
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	4798      	blx	r3
 80085ae:	4603      	mov	r3, r0
 80085b0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80085b2:	e004      	b.n	80085be <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80085b4:	2303      	movs	r3, #3
 80085b6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80085b8:	e001      	b.n	80085be <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80085ba:	2303      	movs	r3, #3
 80085bc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	88db      	ldrh	r3, [r3, #6]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d110      	bne.n	80085e8 <USBD_StdItfReq+0xc0>
 80085c6:	7bfb      	ldrb	r3, [r7, #15]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d10d      	bne.n	80085e8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 fddc 	bl	800918a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80085d2:	e009      	b.n	80085e8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80085d4:	6839      	ldr	r1, [r7, #0]
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f000 fcf9 	bl	8008fce <USBD_CtlError>
          break;
 80085dc:	e004      	b.n	80085e8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80085de:	6839      	ldr	r1, [r7, #0]
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f000 fcf4 	bl	8008fce <USBD_CtlError>
          break;
 80085e6:	e000      	b.n	80085ea <USBD_StdItfReq+0xc2>
          break;
 80085e8:	bf00      	nop
      }
      break;
 80085ea:	e004      	b.n	80085f6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80085ec:	6839      	ldr	r1, [r7, #0]
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f000 fced 	bl	8008fce <USBD_CtlError>
      break;
 80085f4:	bf00      	nop
  }

  return ret;
 80085f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80085f8:	4618      	mov	r0, r3
 80085fa:	3710      	adds	r7, #16
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bd80      	pop	{r7, pc}

08008600 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b084      	sub	sp, #16
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
 8008608:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800860a:	2300      	movs	r3, #0
 800860c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	889b      	ldrh	r3, [r3, #4]
 8008612:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800861c:	2b40      	cmp	r3, #64	@ 0x40
 800861e:	d007      	beq.n	8008630 <USBD_StdEPReq+0x30>
 8008620:	2b40      	cmp	r3, #64	@ 0x40
 8008622:	f200 8181 	bhi.w	8008928 <USBD_StdEPReq+0x328>
 8008626:	2b00      	cmp	r3, #0
 8008628:	d02a      	beq.n	8008680 <USBD_StdEPReq+0x80>
 800862a:	2b20      	cmp	r3, #32
 800862c:	f040 817c 	bne.w	8008928 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008630:	7bbb      	ldrb	r3, [r7, #14]
 8008632:	4619      	mov	r1, r3
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f7ff fe84 	bl	8008342 <USBD_CoreFindEP>
 800863a:	4603      	mov	r3, r0
 800863c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800863e:	7b7b      	ldrb	r3, [r7, #13]
 8008640:	2bff      	cmp	r3, #255	@ 0xff
 8008642:	f000 8176 	beq.w	8008932 <USBD_StdEPReq+0x332>
 8008646:	7b7b      	ldrb	r3, [r7, #13]
 8008648:	2b00      	cmp	r3, #0
 800864a:	f040 8172 	bne.w	8008932 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800864e:	7b7a      	ldrb	r2, [r7, #13]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008656:	7b7a      	ldrb	r2, [r7, #13]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	32ae      	adds	r2, #174	@ 0xae
 800865c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008660:	689b      	ldr	r3, [r3, #8]
 8008662:	2b00      	cmp	r3, #0
 8008664:	f000 8165 	beq.w	8008932 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008668:	7b7a      	ldrb	r2, [r7, #13]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	32ae      	adds	r2, #174	@ 0xae
 800866e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	6839      	ldr	r1, [r7, #0]
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	4798      	blx	r3
 800867a:	4603      	mov	r3, r0
 800867c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800867e:	e158      	b.n	8008932 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	785b      	ldrb	r3, [r3, #1]
 8008684:	2b03      	cmp	r3, #3
 8008686:	d008      	beq.n	800869a <USBD_StdEPReq+0x9a>
 8008688:	2b03      	cmp	r3, #3
 800868a:	f300 8147 	bgt.w	800891c <USBD_StdEPReq+0x31c>
 800868e:	2b00      	cmp	r3, #0
 8008690:	f000 809b 	beq.w	80087ca <USBD_StdEPReq+0x1ca>
 8008694:	2b01      	cmp	r3, #1
 8008696:	d03c      	beq.n	8008712 <USBD_StdEPReq+0x112>
 8008698:	e140      	b.n	800891c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	2b02      	cmp	r3, #2
 80086a4:	d002      	beq.n	80086ac <USBD_StdEPReq+0xac>
 80086a6:	2b03      	cmp	r3, #3
 80086a8:	d016      	beq.n	80086d8 <USBD_StdEPReq+0xd8>
 80086aa:	e02c      	b.n	8008706 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80086ac:	7bbb      	ldrb	r3, [r7, #14]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d00d      	beq.n	80086ce <USBD_StdEPReq+0xce>
 80086b2:	7bbb      	ldrb	r3, [r7, #14]
 80086b4:	2b80      	cmp	r3, #128	@ 0x80
 80086b6:	d00a      	beq.n	80086ce <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80086b8:	7bbb      	ldrb	r3, [r7, #14]
 80086ba:	4619      	mov	r1, r3
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f001 f991 	bl	80099e4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80086c2:	2180      	movs	r1, #128	@ 0x80
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f001 f98d 	bl	80099e4 <USBD_LL_StallEP>
 80086ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80086cc:	e020      	b.n	8008710 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80086ce:	6839      	ldr	r1, [r7, #0]
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f000 fc7c 	bl	8008fce <USBD_CtlError>
              break;
 80086d6:	e01b      	b.n	8008710 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	885b      	ldrh	r3, [r3, #2]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d10e      	bne.n	80086fe <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80086e0:	7bbb      	ldrb	r3, [r7, #14]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d00b      	beq.n	80086fe <USBD_StdEPReq+0xfe>
 80086e6:	7bbb      	ldrb	r3, [r7, #14]
 80086e8:	2b80      	cmp	r3, #128	@ 0x80
 80086ea:	d008      	beq.n	80086fe <USBD_StdEPReq+0xfe>
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	88db      	ldrh	r3, [r3, #6]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d104      	bne.n	80086fe <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80086f4:	7bbb      	ldrb	r3, [r7, #14]
 80086f6:	4619      	mov	r1, r3
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f001 f973 	bl	80099e4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 fd43 	bl	800918a <USBD_CtlSendStatus>

              break;
 8008704:	e004      	b.n	8008710 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008706:	6839      	ldr	r1, [r7, #0]
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f000 fc60 	bl	8008fce <USBD_CtlError>
              break;
 800870e:	bf00      	nop
          }
          break;
 8008710:	e109      	b.n	8008926 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008718:	b2db      	uxtb	r3, r3
 800871a:	2b02      	cmp	r3, #2
 800871c:	d002      	beq.n	8008724 <USBD_StdEPReq+0x124>
 800871e:	2b03      	cmp	r3, #3
 8008720:	d016      	beq.n	8008750 <USBD_StdEPReq+0x150>
 8008722:	e04b      	b.n	80087bc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008724:	7bbb      	ldrb	r3, [r7, #14]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d00d      	beq.n	8008746 <USBD_StdEPReq+0x146>
 800872a:	7bbb      	ldrb	r3, [r7, #14]
 800872c:	2b80      	cmp	r3, #128	@ 0x80
 800872e:	d00a      	beq.n	8008746 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008730:	7bbb      	ldrb	r3, [r7, #14]
 8008732:	4619      	mov	r1, r3
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f001 f955 	bl	80099e4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800873a:	2180      	movs	r1, #128	@ 0x80
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f001 f951 	bl	80099e4 <USBD_LL_StallEP>
 8008742:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008744:	e040      	b.n	80087c8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008746:	6839      	ldr	r1, [r7, #0]
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 fc40 	bl	8008fce <USBD_CtlError>
              break;
 800874e:	e03b      	b.n	80087c8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	885b      	ldrh	r3, [r3, #2]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d136      	bne.n	80087c6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008758:	7bbb      	ldrb	r3, [r7, #14]
 800875a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800875e:	2b00      	cmp	r3, #0
 8008760:	d004      	beq.n	800876c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008762:	7bbb      	ldrb	r3, [r7, #14]
 8008764:	4619      	mov	r1, r3
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f001 f95b 	bl	8009a22 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f000 fd0c 	bl	800918a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008772:	7bbb      	ldrb	r3, [r7, #14]
 8008774:	4619      	mov	r1, r3
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f7ff fde3 	bl	8008342 <USBD_CoreFindEP>
 800877c:	4603      	mov	r3, r0
 800877e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008780:	7b7b      	ldrb	r3, [r7, #13]
 8008782:	2bff      	cmp	r3, #255	@ 0xff
 8008784:	d01f      	beq.n	80087c6 <USBD_StdEPReq+0x1c6>
 8008786:	7b7b      	ldrb	r3, [r7, #13]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d11c      	bne.n	80087c6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800878c:	7b7a      	ldrb	r2, [r7, #13]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008794:	7b7a      	ldrb	r2, [r7, #13]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	32ae      	adds	r2, #174	@ 0xae
 800879a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d010      	beq.n	80087c6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80087a4:	7b7a      	ldrb	r2, [r7, #13]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	32ae      	adds	r2, #174	@ 0xae
 80087aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	6839      	ldr	r1, [r7, #0]
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	4798      	blx	r3
 80087b6:	4603      	mov	r3, r0
 80087b8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80087ba:	e004      	b.n	80087c6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80087bc:	6839      	ldr	r1, [r7, #0]
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 fc05 	bl	8008fce <USBD_CtlError>
              break;
 80087c4:	e000      	b.n	80087c8 <USBD_StdEPReq+0x1c8>
              break;
 80087c6:	bf00      	nop
          }
          break;
 80087c8:	e0ad      	b.n	8008926 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	2b02      	cmp	r3, #2
 80087d4:	d002      	beq.n	80087dc <USBD_StdEPReq+0x1dc>
 80087d6:	2b03      	cmp	r3, #3
 80087d8:	d033      	beq.n	8008842 <USBD_StdEPReq+0x242>
 80087da:	e099      	b.n	8008910 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80087dc:	7bbb      	ldrb	r3, [r7, #14]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d007      	beq.n	80087f2 <USBD_StdEPReq+0x1f2>
 80087e2:	7bbb      	ldrb	r3, [r7, #14]
 80087e4:	2b80      	cmp	r3, #128	@ 0x80
 80087e6:	d004      	beq.n	80087f2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80087e8:	6839      	ldr	r1, [r7, #0]
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 fbef 	bl	8008fce <USBD_CtlError>
                break;
 80087f0:	e093      	b.n	800891a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	da0b      	bge.n	8008812 <USBD_StdEPReq+0x212>
 80087fa:	7bbb      	ldrb	r3, [r7, #14]
 80087fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008800:	4613      	mov	r3, r2
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	4413      	add	r3, r2
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	3310      	adds	r3, #16
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	4413      	add	r3, r2
 800880e:	3304      	adds	r3, #4
 8008810:	e00b      	b.n	800882a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008812:	7bbb      	ldrb	r3, [r7, #14]
 8008814:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008818:	4613      	mov	r3, r2
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	4413      	add	r3, r2
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	4413      	add	r3, r2
 8008828:	3304      	adds	r3, #4
 800882a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	2200      	movs	r2, #0
 8008830:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	330e      	adds	r3, #14
 8008836:	2202      	movs	r2, #2
 8008838:	4619      	mov	r1, r3
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 fc44 	bl	80090c8 <USBD_CtlSendData>
              break;
 8008840:	e06b      	b.n	800891a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008842:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008846:	2b00      	cmp	r3, #0
 8008848:	da11      	bge.n	800886e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800884a:	7bbb      	ldrb	r3, [r7, #14]
 800884c:	f003 020f 	and.w	r2, r3, #15
 8008850:	6879      	ldr	r1, [r7, #4]
 8008852:	4613      	mov	r3, r2
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	4413      	add	r3, r2
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	440b      	add	r3, r1
 800885c:	3323      	adds	r3, #35	@ 0x23
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d117      	bne.n	8008894 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008864:	6839      	ldr	r1, [r7, #0]
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 fbb1 	bl	8008fce <USBD_CtlError>
                  break;
 800886c:	e055      	b.n	800891a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800886e:	7bbb      	ldrb	r3, [r7, #14]
 8008870:	f003 020f 	and.w	r2, r3, #15
 8008874:	6879      	ldr	r1, [r7, #4]
 8008876:	4613      	mov	r3, r2
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	4413      	add	r3, r2
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	440b      	add	r3, r1
 8008880:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d104      	bne.n	8008894 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800888a:	6839      	ldr	r1, [r7, #0]
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f000 fb9e 	bl	8008fce <USBD_CtlError>
                  break;
 8008892:	e042      	b.n	800891a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008894:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008898:	2b00      	cmp	r3, #0
 800889a:	da0b      	bge.n	80088b4 <USBD_StdEPReq+0x2b4>
 800889c:	7bbb      	ldrb	r3, [r7, #14]
 800889e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80088a2:	4613      	mov	r3, r2
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	4413      	add	r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	3310      	adds	r3, #16
 80088ac:	687a      	ldr	r2, [r7, #4]
 80088ae:	4413      	add	r3, r2
 80088b0:	3304      	adds	r3, #4
 80088b2:	e00b      	b.n	80088cc <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80088b4:	7bbb      	ldrb	r3, [r7, #14]
 80088b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088ba:	4613      	mov	r3, r2
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	4413      	add	r3, r2
 80088c0:	009b      	lsls	r3, r3, #2
 80088c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80088c6:	687a      	ldr	r2, [r7, #4]
 80088c8:	4413      	add	r3, r2
 80088ca:	3304      	adds	r3, #4
 80088cc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80088ce:	7bbb      	ldrb	r3, [r7, #14]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d002      	beq.n	80088da <USBD_StdEPReq+0x2da>
 80088d4:	7bbb      	ldrb	r3, [r7, #14]
 80088d6:	2b80      	cmp	r3, #128	@ 0x80
 80088d8:	d103      	bne.n	80088e2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	2200      	movs	r2, #0
 80088de:	739a      	strb	r2, [r3, #14]
 80088e0:	e00e      	b.n	8008900 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80088e2:	7bbb      	ldrb	r3, [r7, #14]
 80088e4:	4619      	mov	r1, r3
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f001 f8ba 	bl	8009a60 <USBD_LL_IsStallEP>
 80088ec:	4603      	mov	r3, r0
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d003      	beq.n	80088fa <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	2201      	movs	r2, #1
 80088f6:	739a      	strb	r2, [r3, #14]
 80088f8:	e002      	b.n	8008900 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	2200      	movs	r2, #0
 80088fe:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	330e      	adds	r3, #14
 8008904:	2202      	movs	r2, #2
 8008906:	4619      	mov	r1, r3
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f000 fbdd 	bl	80090c8 <USBD_CtlSendData>
              break;
 800890e:	e004      	b.n	800891a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008910:	6839      	ldr	r1, [r7, #0]
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f000 fb5b 	bl	8008fce <USBD_CtlError>
              break;
 8008918:	bf00      	nop
          }
          break;
 800891a:	e004      	b.n	8008926 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800891c:	6839      	ldr	r1, [r7, #0]
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 fb55 	bl	8008fce <USBD_CtlError>
          break;
 8008924:	bf00      	nop
      }
      break;
 8008926:	e005      	b.n	8008934 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008928:	6839      	ldr	r1, [r7, #0]
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 fb4f 	bl	8008fce <USBD_CtlError>
      break;
 8008930:	e000      	b.n	8008934 <USBD_StdEPReq+0x334>
      break;
 8008932:	bf00      	nop
  }

  return ret;
 8008934:	7bfb      	ldrb	r3, [r7, #15]
}
 8008936:	4618      	mov	r0, r3
 8008938:	3710      	adds	r7, #16
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
	...

08008940 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b084      	sub	sp, #16
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800894a:	2300      	movs	r3, #0
 800894c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800894e:	2300      	movs	r3, #0
 8008950:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008952:	2300      	movs	r3, #0
 8008954:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	885b      	ldrh	r3, [r3, #2]
 800895a:	0a1b      	lsrs	r3, r3, #8
 800895c:	b29b      	uxth	r3, r3
 800895e:	3b01      	subs	r3, #1
 8008960:	2b06      	cmp	r3, #6
 8008962:	f200 8128 	bhi.w	8008bb6 <USBD_GetDescriptor+0x276>
 8008966:	a201      	add	r2, pc, #4	@ (adr r2, 800896c <USBD_GetDescriptor+0x2c>)
 8008968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800896c:	08008989 	.word	0x08008989
 8008970:	080089a1 	.word	0x080089a1
 8008974:	080089e1 	.word	0x080089e1
 8008978:	08008bb7 	.word	0x08008bb7
 800897c:	08008bb7 	.word	0x08008bb7
 8008980:	08008b57 	.word	0x08008b57
 8008984:	08008b83 	.word	0x08008b83
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	687a      	ldr	r2, [r7, #4]
 8008992:	7c12      	ldrb	r2, [r2, #16]
 8008994:	f107 0108 	add.w	r1, r7, #8
 8008998:	4610      	mov	r0, r2
 800899a:	4798      	blx	r3
 800899c:	60f8      	str	r0, [r7, #12]
      break;
 800899e:	e112      	b.n	8008bc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	7c1b      	ldrb	r3, [r3, #16]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d10d      	bne.n	80089c4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089b0:	f107 0208 	add.w	r2, r7, #8
 80089b4:	4610      	mov	r0, r2
 80089b6:	4798      	blx	r3
 80089b8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	3301      	adds	r3, #1
 80089be:	2202      	movs	r2, #2
 80089c0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80089c2:	e100      	b.n	8008bc6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089cc:	f107 0208 	add.w	r2, r7, #8
 80089d0:	4610      	mov	r0, r2
 80089d2:	4798      	blx	r3
 80089d4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	3301      	adds	r3, #1
 80089da:	2202      	movs	r2, #2
 80089dc:	701a      	strb	r2, [r3, #0]
      break;
 80089de:	e0f2      	b.n	8008bc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	885b      	ldrh	r3, [r3, #2]
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	2b05      	cmp	r3, #5
 80089e8:	f200 80ac 	bhi.w	8008b44 <USBD_GetDescriptor+0x204>
 80089ec:	a201      	add	r2, pc, #4	@ (adr r2, 80089f4 <USBD_GetDescriptor+0xb4>)
 80089ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089f2:	bf00      	nop
 80089f4:	08008a0d 	.word	0x08008a0d
 80089f8:	08008a41 	.word	0x08008a41
 80089fc:	08008a75 	.word	0x08008a75
 8008a00:	08008aa9 	.word	0x08008aa9
 8008a04:	08008add 	.word	0x08008add
 8008a08:	08008b11 	.word	0x08008b11
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d00b      	beq.n	8008a30 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	7c12      	ldrb	r2, [r2, #16]
 8008a24:	f107 0108 	add.w	r1, r7, #8
 8008a28:	4610      	mov	r0, r2
 8008a2a:	4798      	blx	r3
 8008a2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a2e:	e091      	b.n	8008b54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 facb 	bl	8008fce <USBD_CtlError>
            err++;
 8008a38:	7afb      	ldrb	r3, [r7, #11]
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	72fb      	strb	r3, [r7, #11]
          break;
 8008a3e:	e089      	b.n	8008b54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a46:	689b      	ldr	r3, [r3, #8]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00b      	beq.n	8008a64 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	687a      	ldr	r2, [r7, #4]
 8008a56:	7c12      	ldrb	r2, [r2, #16]
 8008a58:	f107 0108 	add.w	r1, r7, #8
 8008a5c:	4610      	mov	r0, r2
 8008a5e:	4798      	blx	r3
 8008a60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a62:	e077      	b.n	8008b54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a64:	6839      	ldr	r1, [r7, #0]
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 fab1 	bl	8008fce <USBD_CtlError>
            err++;
 8008a6c:	7afb      	ldrb	r3, [r7, #11]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	72fb      	strb	r3, [r7, #11]
          break;
 8008a72:	e06f      	b.n	8008b54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d00b      	beq.n	8008a98 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	7c12      	ldrb	r2, [r2, #16]
 8008a8c:	f107 0108 	add.w	r1, r7, #8
 8008a90:	4610      	mov	r0, r2
 8008a92:	4798      	blx	r3
 8008a94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a96:	e05d      	b.n	8008b54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a98:	6839      	ldr	r1, [r7, #0]
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 fa97 	bl	8008fce <USBD_CtlError>
            err++;
 8008aa0:	7afb      	ldrb	r3, [r7, #11]
 8008aa2:	3301      	adds	r3, #1
 8008aa4:	72fb      	strb	r3, [r7, #11]
          break;
 8008aa6:	e055      	b.n	8008b54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d00b      	beq.n	8008acc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	7c12      	ldrb	r2, [r2, #16]
 8008ac0:	f107 0108 	add.w	r1, r7, #8
 8008ac4:	4610      	mov	r0, r2
 8008ac6:	4798      	blx	r3
 8008ac8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008aca:	e043      	b.n	8008b54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008acc:	6839      	ldr	r1, [r7, #0]
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 fa7d 	bl	8008fce <USBD_CtlError>
            err++;
 8008ad4:	7afb      	ldrb	r3, [r7, #11]
 8008ad6:	3301      	adds	r3, #1
 8008ad8:	72fb      	strb	r3, [r7, #11]
          break;
 8008ada:	e03b      	b.n	8008b54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ae2:	695b      	ldr	r3, [r3, #20]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d00b      	beq.n	8008b00 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008aee:	695b      	ldr	r3, [r3, #20]
 8008af0:	687a      	ldr	r2, [r7, #4]
 8008af2:	7c12      	ldrb	r2, [r2, #16]
 8008af4:	f107 0108 	add.w	r1, r7, #8
 8008af8:	4610      	mov	r0, r2
 8008afa:	4798      	blx	r3
 8008afc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008afe:	e029      	b.n	8008b54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b00:	6839      	ldr	r1, [r7, #0]
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 fa63 	bl	8008fce <USBD_CtlError>
            err++;
 8008b08:	7afb      	ldrb	r3, [r7, #11]
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	72fb      	strb	r3, [r7, #11]
          break;
 8008b0e:	e021      	b.n	8008b54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b16:	699b      	ldr	r3, [r3, #24]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d00b      	beq.n	8008b34 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b22:	699b      	ldr	r3, [r3, #24]
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	7c12      	ldrb	r2, [r2, #16]
 8008b28:	f107 0108 	add.w	r1, r7, #8
 8008b2c:	4610      	mov	r0, r2
 8008b2e:	4798      	blx	r3
 8008b30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b32:	e00f      	b.n	8008b54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b34:	6839      	ldr	r1, [r7, #0]
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 fa49 	bl	8008fce <USBD_CtlError>
            err++;
 8008b3c:	7afb      	ldrb	r3, [r7, #11]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	72fb      	strb	r3, [r7, #11]
          break;
 8008b42:	e007      	b.n	8008b54 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008b44:	6839      	ldr	r1, [r7, #0]
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f000 fa41 	bl	8008fce <USBD_CtlError>
          err++;
 8008b4c:	7afb      	ldrb	r3, [r7, #11]
 8008b4e:	3301      	adds	r3, #1
 8008b50:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008b52:	bf00      	nop
      }
      break;
 8008b54:	e037      	b.n	8008bc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	7c1b      	ldrb	r3, [r3, #16]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d109      	bne.n	8008b72 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b66:	f107 0208 	add.w	r2, r7, #8
 8008b6a:	4610      	mov	r0, r2
 8008b6c:	4798      	blx	r3
 8008b6e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008b70:	e029      	b.n	8008bc6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008b72:	6839      	ldr	r1, [r7, #0]
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 fa2a 	bl	8008fce <USBD_CtlError>
        err++;
 8008b7a:	7afb      	ldrb	r3, [r7, #11]
 8008b7c:	3301      	adds	r3, #1
 8008b7e:	72fb      	strb	r3, [r7, #11]
      break;
 8008b80:	e021      	b.n	8008bc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	7c1b      	ldrb	r3, [r3, #16]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d10d      	bne.n	8008ba6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b92:	f107 0208 	add.w	r2, r7, #8
 8008b96:	4610      	mov	r0, r2
 8008b98:	4798      	blx	r3
 8008b9a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	2207      	movs	r2, #7
 8008ba2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ba4:	e00f      	b.n	8008bc6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ba6:	6839      	ldr	r1, [r7, #0]
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f000 fa10 	bl	8008fce <USBD_CtlError>
        err++;
 8008bae:	7afb      	ldrb	r3, [r7, #11]
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	72fb      	strb	r3, [r7, #11]
      break;
 8008bb4:	e007      	b.n	8008bc6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008bb6:	6839      	ldr	r1, [r7, #0]
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f000 fa08 	bl	8008fce <USBD_CtlError>
      err++;
 8008bbe:	7afb      	ldrb	r3, [r7, #11]
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	72fb      	strb	r3, [r7, #11]
      break;
 8008bc4:	bf00      	nop
  }

  if (err != 0U)
 8008bc6:	7afb      	ldrb	r3, [r7, #11]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d11e      	bne.n	8008c0a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	88db      	ldrh	r3, [r3, #6]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d016      	beq.n	8008c02 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008bd4:	893b      	ldrh	r3, [r7, #8]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d00e      	beq.n	8008bf8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	88da      	ldrh	r2, [r3, #6]
 8008bde:	893b      	ldrh	r3, [r7, #8]
 8008be0:	4293      	cmp	r3, r2
 8008be2:	bf28      	it	cs
 8008be4:	4613      	movcs	r3, r2
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008bea:	893b      	ldrh	r3, [r7, #8]
 8008bec:	461a      	mov	r2, r3
 8008bee:	68f9      	ldr	r1, [r7, #12]
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f000 fa69 	bl	80090c8 <USBD_CtlSendData>
 8008bf6:	e009      	b.n	8008c0c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008bf8:	6839      	ldr	r1, [r7, #0]
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f000 f9e7 	bl	8008fce <USBD_CtlError>
 8008c00:	e004      	b.n	8008c0c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 fac1 	bl	800918a <USBD_CtlSendStatus>
 8008c08:	e000      	b.n	8008c0c <USBD_GetDescriptor+0x2cc>
    return;
 8008c0a:	bf00      	nop
  }
}
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
 8008c12:	bf00      	nop

08008c14 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b084      	sub	sp, #16
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	889b      	ldrh	r3, [r3, #4]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d131      	bne.n	8008c8a <USBD_SetAddress+0x76>
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	88db      	ldrh	r3, [r3, #6]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d12d      	bne.n	8008c8a <USBD_SetAddress+0x76>
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	885b      	ldrh	r3, [r3, #2]
 8008c32:	2b7f      	cmp	r3, #127	@ 0x7f
 8008c34:	d829      	bhi.n	8008c8a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	885b      	ldrh	r3, [r3, #2]
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c40:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c48:	b2db      	uxtb	r3, r3
 8008c4a:	2b03      	cmp	r3, #3
 8008c4c:	d104      	bne.n	8008c58 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008c4e:	6839      	ldr	r1, [r7, #0]
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f000 f9bc 	bl	8008fce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c56:	e01d      	b.n	8008c94 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	7bfa      	ldrb	r2, [r7, #15]
 8008c5c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008c60:	7bfb      	ldrb	r3, [r7, #15]
 8008c62:	4619      	mov	r1, r3
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 ff27 	bl	8009ab8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 fa8d 	bl	800918a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008c70:	7bfb      	ldrb	r3, [r7, #15]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d004      	beq.n	8008c80 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2202      	movs	r2, #2
 8008c7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c7e:	e009      	b.n	8008c94 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c88:	e004      	b.n	8008c94 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008c8a:	6839      	ldr	r1, [r7, #0]
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 f99e 	bl	8008fce <USBD_CtlError>
  }
}
 8008c92:	bf00      	nop
 8008c94:	bf00      	nop
 8008c96:	3710      	adds	r7, #16
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b084      	sub	sp, #16
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	885b      	ldrh	r3, [r3, #2]
 8008cae:	b2da      	uxtb	r2, r3
 8008cb0:	4b4e      	ldr	r3, [pc, #312]	@ (8008dec <USBD_SetConfig+0x150>)
 8008cb2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008cb4:	4b4d      	ldr	r3, [pc, #308]	@ (8008dec <USBD_SetConfig+0x150>)
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d905      	bls.n	8008cc8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008cbc:	6839      	ldr	r1, [r7, #0]
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 f985 	bl	8008fce <USBD_CtlError>
    return USBD_FAIL;
 8008cc4:	2303      	movs	r3, #3
 8008cc6:	e08c      	b.n	8008de2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cce:	b2db      	uxtb	r3, r3
 8008cd0:	2b02      	cmp	r3, #2
 8008cd2:	d002      	beq.n	8008cda <USBD_SetConfig+0x3e>
 8008cd4:	2b03      	cmp	r3, #3
 8008cd6:	d029      	beq.n	8008d2c <USBD_SetConfig+0x90>
 8008cd8:	e075      	b.n	8008dc6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008cda:	4b44      	ldr	r3, [pc, #272]	@ (8008dec <USBD_SetConfig+0x150>)
 8008cdc:	781b      	ldrb	r3, [r3, #0]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d020      	beq.n	8008d24 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008ce2:	4b42      	ldr	r3, [pc, #264]	@ (8008dec <USBD_SetConfig+0x150>)
 8008ce4:	781b      	ldrb	r3, [r3, #0]
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008cec:	4b3f      	ldr	r3, [pc, #252]	@ (8008dec <USBD_SetConfig+0x150>)
 8008cee:	781b      	ldrb	r3, [r3, #0]
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f7fe ffcd 	bl	8007c92 <USBD_SetClassConfig>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008cfc:	7bfb      	ldrb	r3, [r7, #15]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d008      	beq.n	8008d14 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008d02:	6839      	ldr	r1, [r7, #0]
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 f962 	bl	8008fce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2202      	movs	r2, #2
 8008d0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008d12:	e065      	b.n	8008de0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f000 fa38 	bl	800918a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2203      	movs	r2, #3
 8008d1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008d22:	e05d      	b.n	8008de0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 fa30 	bl	800918a <USBD_CtlSendStatus>
      break;
 8008d2a:	e059      	b.n	8008de0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008d2c:	4b2f      	ldr	r3, [pc, #188]	@ (8008dec <USBD_SetConfig+0x150>)
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d112      	bne.n	8008d5a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2202      	movs	r2, #2
 8008d38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008d3c:	4b2b      	ldr	r3, [pc, #172]	@ (8008dec <USBD_SetConfig+0x150>)
 8008d3e:	781b      	ldrb	r3, [r3, #0]
 8008d40:	461a      	mov	r2, r3
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008d46:	4b29      	ldr	r3, [pc, #164]	@ (8008dec <USBD_SetConfig+0x150>)
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f7fe ffbc 	bl	8007cca <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 fa19 	bl	800918a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008d58:	e042      	b.n	8008de0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008d5a:	4b24      	ldr	r3, [pc, #144]	@ (8008dec <USBD_SetConfig+0x150>)
 8008d5c:	781b      	ldrb	r3, [r3, #0]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d02a      	beq.n	8008dbe <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	4619      	mov	r1, r3
 8008d70:	6878      	ldr	r0, [r7, #4]
 8008d72:	f7fe ffaa 	bl	8007cca <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008d76:	4b1d      	ldr	r3, [pc, #116]	@ (8008dec <USBD_SetConfig+0x150>)
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008d80:	4b1a      	ldr	r3, [pc, #104]	@ (8008dec <USBD_SetConfig+0x150>)
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	4619      	mov	r1, r3
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f7fe ff83 	bl	8007c92 <USBD_SetClassConfig>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008d90:	7bfb      	ldrb	r3, [r7, #15]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d00f      	beq.n	8008db6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008d96:	6839      	ldr	r1, [r7, #0]
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 f918 	bl	8008fce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	4619      	mov	r1, r3
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f7fe ff8f 	bl	8007cca <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2202      	movs	r2, #2
 8008db0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008db4:	e014      	b.n	8008de0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 f9e7 	bl	800918a <USBD_CtlSendStatus>
      break;
 8008dbc:	e010      	b.n	8008de0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 f9e3 	bl	800918a <USBD_CtlSendStatus>
      break;
 8008dc4:	e00c      	b.n	8008de0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008dc6:	6839      	ldr	r1, [r7, #0]
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 f900 	bl	8008fce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008dce:	4b07      	ldr	r3, [pc, #28]	@ (8008dec <USBD_SetConfig+0x150>)
 8008dd0:	781b      	ldrb	r3, [r3, #0]
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f7fe ff78 	bl	8007cca <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008dda:	2303      	movs	r3, #3
 8008ddc:	73fb      	strb	r3, [r7, #15]
      break;
 8008dde:	bf00      	nop
  }

  return ret;
 8008de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3710      	adds	r7, #16
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}
 8008dea:	bf00      	nop
 8008dec:	20000270 	.word	0x20000270

08008df0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b082      	sub	sp, #8
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
 8008df8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	88db      	ldrh	r3, [r3, #6]
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	d004      	beq.n	8008e0c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008e02:	6839      	ldr	r1, [r7, #0]
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f000 f8e2 	bl	8008fce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008e0a:	e023      	b.n	8008e54 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	2b02      	cmp	r3, #2
 8008e16:	dc02      	bgt.n	8008e1e <USBD_GetConfig+0x2e>
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	dc03      	bgt.n	8008e24 <USBD_GetConfig+0x34>
 8008e1c:	e015      	b.n	8008e4a <USBD_GetConfig+0x5a>
 8008e1e:	2b03      	cmp	r3, #3
 8008e20:	d00b      	beq.n	8008e3a <USBD_GetConfig+0x4a>
 8008e22:	e012      	b.n	8008e4a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	3308      	adds	r3, #8
 8008e2e:	2201      	movs	r2, #1
 8008e30:	4619      	mov	r1, r3
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 f948 	bl	80090c8 <USBD_CtlSendData>
        break;
 8008e38:	e00c      	b.n	8008e54 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	3304      	adds	r3, #4
 8008e3e:	2201      	movs	r2, #1
 8008e40:	4619      	mov	r1, r3
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 f940 	bl	80090c8 <USBD_CtlSendData>
        break;
 8008e48:	e004      	b.n	8008e54 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008e4a:	6839      	ldr	r1, [r7, #0]
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 f8be 	bl	8008fce <USBD_CtlError>
        break;
 8008e52:	bf00      	nop
}
 8008e54:	bf00      	nop
 8008e56:	3708      	adds	r7, #8
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}

08008e5c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b082      	sub	sp, #8
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	3b01      	subs	r3, #1
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	d81e      	bhi.n	8008eb2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	88db      	ldrh	r3, [r3, #6]
 8008e78:	2b02      	cmp	r3, #2
 8008e7a:	d004      	beq.n	8008e86 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008e7c:	6839      	ldr	r1, [r7, #0]
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 f8a5 	bl	8008fce <USBD_CtlError>
        break;
 8008e84:	e01a      	b.n	8008ebc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d005      	beq.n	8008ea2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	f043 0202 	orr.w	r2, r3, #2
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	330c      	adds	r3, #12
 8008ea6:	2202      	movs	r2, #2
 8008ea8:	4619      	mov	r1, r3
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f000 f90c 	bl	80090c8 <USBD_CtlSendData>
      break;
 8008eb0:	e004      	b.n	8008ebc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008eb2:	6839      	ldr	r1, [r7, #0]
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 f88a 	bl	8008fce <USBD_CtlError>
      break;
 8008eba:	bf00      	nop
  }
}
 8008ebc:	bf00      	nop
 8008ebe:	3708      	adds	r7, #8
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	885b      	ldrh	r3, [r3, #2]
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d107      	bne.n	8008ee6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 f953 	bl	800918a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008ee4:	e013      	b.n	8008f0e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	885b      	ldrh	r3, [r3, #2]
 8008eea:	2b02      	cmp	r3, #2
 8008eec:	d10b      	bne.n	8008f06 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	889b      	ldrh	r3, [r3, #4]
 8008ef2:	0a1b      	lsrs	r3, r3, #8
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	b2da      	uxtb	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 f943 	bl	800918a <USBD_CtlSendStatus>
}
 8008f04:	e003      	b.n	8008f0e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008f06:	6839      	ldr	r1, [r7, #0]
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 f860 	bl	8008fce <USBD_CtlError>
}
 8008f0e:	bf00      	nop
 8008f10:	3708      	adds	r7, #8
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}

08008f16 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f16:	b580      	push	{r7, lr}
 8008f18:	b082      	sub	sp, #8
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	6078      	str	r0, [r7, #4]
 8008f1e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f26:	b2db      	uxtb	r3, r3
 8008f28:	3b01      	subs	r3, #1
 8008f2a:	2b02      	cmp	r3, #2
 8008f2c:	d80b      	bhi.n	8008f46 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	885b      	ldrh	r3, [r3, #2]
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d10c      	bne.n	8008f50 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 f923 	bl	800918a <USBD_CtlSendStatus>
      }
      break;
 8008f44:	e004      	b.n	8008f50 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008f46:	6839      	ldr	r1, [r7, #0]
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f000 f840 	bl	8008fce <USBD_CtlError>
      break;
 8008f4e:	e000      	b.n	8008f52 <USBD_ClrFeature+0x3c>
      break;
 8008f50:	bf00      	nop
  }
}
 8008f52:	bf00      	nop
 8008f54:	3708      	adds	r7, #8
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}

08008f5a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b084      	sub	sp, #16
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]
 8008f62:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	781a      	ldrb	r2, [r3, #0]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	3301      	adds	r3, #1
 8008f74:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	781a      	ldrb	r2, [r3, #0]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	3301      	adds	r3, #1
 8008f82:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008f84:	68f8      	ldr	r0, [r7, #12]
 8008f86:	f7ff fa3d 	bl	8008404 <SWAPBYTE>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	3301      	adds	r3, #1
 8008f96:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	3301      	adds	r3, #1
 8008f9c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008f9e:	68f8      	ldr	r0, [r7, #12]
 8008fa0:	f7ff fa30 	bl	8008404 <SWAPBYTE>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	3301      	adds	r3, #1
 8008fb0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	3301      	adds	r3, #1
 8008fb6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008fb8:	68f8      	ldr	r0, [r7, #12]
 8008fba:	f7ff fa23 	bl	8008404 <SWAPBYTE>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	80da      	strh	r2, [r3, #6]
}
 8008fc6:	bf00      	nop
 8008fc8:	3710      	adds	r7, #16
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b082      	sub	sp, #8
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
 8008fd6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fd8:	2180      	movs	r1, #128	@ 0x80
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 fd02 	bl	80099e4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008fe0:	2100      	movs	r1, #0
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 fcfe 	bl	80099e4 <USBD_LL_StallEP>
}
 8008fe8:	bf00      	nop
 8008fea:	3708      	adds	r7, #8
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}

08008ff0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b086      	sub	sp, #24
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d042      	beq.n	800908c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800900a:	6938      	ldr	r0, [r7, #16]
 800900c:	f000 f842 	bl	8009094 <USBD_GetLen>
 8009010:	4603      	mov	r3, r0
 8009012:	3301      	adds	r3, #1
 8009014:	005b      	lsls	r3, r3, #1
 8009016:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800901a:	d808      	bhi.n	800902e <USBD_GetString+0x3e>
 800901c:	6938      	ldr	r0, [r7, #16]
 800901e:	f000 f839 	bl	8009094 <USBD_GetLen>
 8009022:	4603      	mov	r3, r0
 8009024:	3301      	adds	r3, #1
 8009026:	b29b      	uxth	r3, r3
 8009028:	005b      	lsls	r3, r3, #1
 800902a:	b29a      	uxth	r2, r3
 800902c:	e001      	b.n	8009032 <USBD_GetString+0x42>
 800902e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009036:	7dfb      	ldrb	r3, [r7, #23]
 8009038:	68ba      	ldr	r2, [r7, #8]
 800903a:	4413      	add	r3, r2
 800903c:	687a      	ldr	r2, [r7, #4]
 800903e:	7812      	ldrb	r2, [r2, #0]
 8009040:	701a      	strb	r2, [r3, #0]
  idx++;
 8009042:	7dfb      	ldrb	r3, [r7, #23]
 8009044:	3301      	adds	r3, #1
 8009046:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009048:	7dfb      	ldrb	r3, [r7, #23]
 800904a:	68ba      	ldr	r2, [r7, #8]
 800904c:	4413      	add	r3, r2
 800904e:	2203      	movs	r2, #3
 8009050:	701a      	strb	r2, [r3, #0]
  idx++;
 8009052:	7dfb      	ldrb	r3, [r7, #23]
 8009054:	3301      	adds	r3, #1
 8009056:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009058:	e013      	b.n	8009082 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800905a:	7dfb      	ldrb	r3, [r7, #23]
 800905c:	68ba      	ldr	r2, [r7, #8]
 800905e:	4413      	add	r3, r2
 8009060:	693a      	ldr	r2, [r7, #16]
 8009062:	7812      	ldrb	r2, [r2, #0]
 8009064:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	3301      	adds	r3, #1
 800906a:	613b      	str	r3, [r7, #16]
    idx++;
 800906c:	7dfb      	ldrb	r3, [r7, #23]
 800906e:	3301      	adds	r3, #1
 8009070:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009072:	7dfb      	ldrb	r3, [r7, #23]
 8009074:	68ba      	ldr	r2, [r7, #8]
 8009076:	4413      	add	r3, r2
 8009078:	2200      	movs	r2, #0
 800907a:	701a      	strb	r2, [r3, #0]
    idx++;
 800907c:	7dfb      	ldrb	r3, [r7, #23]
 800907e:	3301      	adds	r3, #1
 8009080:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	781b      	ldrb	r3, [r3, #0]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d1e7      	bne.n	800905a <USBD_GetString+0x6a>
 800908a:	e000      	b.n	800908e <USBD_GetString+0x9e>
    return;
 800908c:	bf00      	nop
  }
}
 800908e:	3718      	adds	r7, #24
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009094:	b480      	push	{r7}
 8009096:	b085      	sub	sp, #20
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800909c:	2300      	movs	r3, #0
 800909e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80090a4:	e005      	b.n	80090b2 <USBD_GetLen+0x1e>
  {
    len++;
 80090a6:	7bfb      	ldrb	r3, [r7, #15]
 80090a8:	3301      	adds	r3, #1
 80090aa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	3301      	adds	r3, #1
 80090b0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	781b      	ldrb	r3, [r3, #0]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d1f5      	bne.n	80090a6 <USBD_GetLen+0x12>
  }

  return len;
 80090ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3714      	adds	r7, #20
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b084      	sub	sp, #16
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2202      	movs	r2, #2
 80090d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	687a      	ldr	r2, [r7, #4]
 80090e0:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	68ba      	ldr	r2, [r7, #8]
 80090e6:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	687a      	ldr	r2, [r7, #4]
 80090ec:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	68ba      	ldr	r2, [r7, #8]
 80090f2:	2100      	movs	r1, #0
 80090f4:	68f8      	ldr	r0, [r7, #12]
 80090f6:	f000 fcfe 	bl	8009af6 <USBD_LL_Transmit>

  return USBD_OK;
 80090fa:	2300      	movs	r3, #0
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3710      	adds	r7, #16
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}

08009104 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	68ba      	ldr	r2, [r7, #8]
 8009114:	2100      	movs	r1, #0
 8009116:	68f8      	ldr	r0, [r7, #12]
 8009118:	f000 fced 	bl	8009af6 <USBD_LL_Transmit>

  return USBD_OK;
 800911c:	2300      	movs	r3, #0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3710      	adds	r7, #16
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}

08009126 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009126:	b580      	push	{r7, lr}
 8009128:	b084      	sub	sp, #16
 800912a:	af00      	add	r7, sp, #0
 800912c:	60f8      	str	r0, [r7, #12]
 800912e:	60b9      	str	r1, [r7, #8]
 8009130:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	2203      	movs	r2, #3
 8009136:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	68ba      	ldr	r2, [r7, #8]
 8009146:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	687a      	ldr	r2, [r7, #4]
 800914e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	68ba      	ldr	r2, [r7, #8]
 8009156:	2100      	movs	r1, #0
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	f000 fced 	bl	8009b38 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3710      	adds	r7, #16
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b084      	sub	sp, #16
 800916c:	af00      	add	r7, sp, #0
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	68ba      	ldr	r2, [r7, #8]
 8009178:	2100      	movs	r1, #0
 800917a:	68f8      	ldr	r0, [r7, #12]
 800917c:	f000 fcdc 	bl	8009b38 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009180:	2300      	movs	r3, #0
}
 8009182:	4618      	mov	r0, r3
 8009184:	3710      	adds	r7, #16
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}

0800918a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800918a:	b580      	push	{r7, lr}
 800918c:	b082      	sub	sp, #8
 800918e:	af00      	add	r7, sp, #0
 8009190:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2204      	movs	r2, #4
 8009196:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800919a:	2300      	movs	r3, #0
 800919c:	2200      	movs	r2, #0
 800919e:	2100      	movs	r1, #0
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f000 fca8 	bl	8009af6 <USBD_LL_Transmit>

  return USBD_OK;
 80091a6:	2300      	movs	r3, #0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3708      	adds	r7, #8
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}

080091b0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b082      	sub	sp, #8
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2205      	movs	r2, #5
 80091bc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80091c0:	2300      	movs	r3, #0
 80091c2:	2200      	movs	r2, #0
 80091c4:	2100      	movs	r1, #0
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f000 fcb6 	bl	8009b38 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80091cc:	2300      	movs	r3, #0
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3708      	adds	r7, #8
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
	...

080091d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80091dc:	2200      	movs	r2, #0
 80091de:	4912      	ldr	r1, [pc, #72]	@ (8009228 <MX_USB_DEVICE_Init+0x50>)
 80091e0:	4812      	ldr	r0, [pc, #72]	@ (800922c <MX_USB_DEVICE_Init+0x54>)
 80091e2:	f7fe fcd9 	bl	8007b98 <USBD_Init>
 80091e6:	4603      	mov	r3, r0
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d001      	beq.n	80091f0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80091ec:	f7f8 fbbc 	bl	8001968 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80091f0:	490f      	ldr	r1, [pc, #60]	@ (8009230 <MX_USB_DEVICE_Init+0x58>)
 80091f2:	480e      	ldr	r0, [pc, #56]	@ (800922c <MX_USB_DEVICE_Init+0x54>)
 80091f4:	f7fe fd00 	bl	8007bf8 <USBD_RegisterClass>
 80091f8:	4603      	mov	r3, r0
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d001      	beq.n	8009202 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80091fe:	f7f8 fbb3 	bl	8001968 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009202:	490c      	ldr	r1, [pc, #48]	@ (8009234 <MX_USB_DEVICE_Init+0x5c>)
 8009204:	4809      	ldr	r0, [pc, #36]	@ (800922c <MX_USB_DEVICE_Init+0x54>)
 8009206:	f7fe fbf7 	bl	80079f8 <USBD_CDC_RegisterInterface>
 800920a:	4603      	mov	r3, r0
 800920c:	2b00      	cmp	r3, #0
 800920e:	d001      	beq.n	8009214 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009210:	f7f8 fbaa 	bl	8001968 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009214:	4805      	ldr	r0, [pc, #20]	@ (800922c <MX_USB_DEVICE_Init+0x54>)
 8009216:	f7fe fd25 	bl	8007c64 <USBD_Start>
 800921a:	4603      	mov	r3, r0
 800921c:	2b00      	cmp	r3, #0
 800921e:	d001      	beq.n	8009224 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009220:	f7f8 fba2 	bl	8001968 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009224:	bf00      	nop
 8009226:	bd80      	pop	{r7, pc}
 8009228:	200000ac 	.word	0x200000ac
 800922c:	20000274 	.word	0x20000274
 8009230:	20000018 	.word	0x20000018
 8009234:	20000098 	.word	0x20000098

08009238 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800923c:	2200      	movs	r2, #0
 800923e:	4905      	ldr	r1, [pc, #20]	@ (8009254 <CDC_Init_FS+0x1c>)
 8009240:	4805      	ldr	r0, [pc, #20]	@ (8009258 <CDC_Init_FS+0x20>)
 8009242:	f7fe fbf3 	bl	8007a2c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009246:	4905      	ldr	r1, [pc, #20]	@ (800925c <CDC_Init_FS+0x24>)
 8009248:	4803      	ldr	r0, [pc, #12]	@ (8009258 <CDC_Init_FS+0x20>)
 800924a:	f7fe fc11 	bl	8007a70 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800924e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009250:	4618      	mov	r0, r3
 8009252:	bd80      	pop	{r7, pc}
 8009254:	20000d50 	.word	0x20000d50
 8009258:	20000274 	.word	0x20000274
 800925c:	20000550 	.word	0x20000550

08009260 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009260:	b480      	push	{r7}
 8009262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009264:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009266:	4618      	mov	r0, r3
 8009268:	46bd      	mov	sp, r7
 800926a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926e:	4770      	bx	lr

08009270 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009270:	b480      	push	{r7}
 8009272:	b083      	sub	sp, #12
 8009274:	af00      	add	r7, sp, #0
 8009276:	4603      	mov	r3, r0
 8009278:	6039      	str	r1, [r7, #0]
 800927a:	71fb      	strb	r3, [r7, #7]
 800927c:	4613      	mov	r3, r2
 800927e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009280:	79fb      	ldrb	r3, [r7, #7]
 8009282:	2b23      	cmp	r3, #35	@ 0x23
 8009284:	d84a      	bhi.n	800931c <CDC_Control_FS+0xac>
 8009286:	a201      	add	r2, pc, #4	@ (adr r2, 800928c <CDC_Control_FS+0x1c>)
 8009288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800928c:	0800931d 	.word	0x0800931d
 8009290:	0800931d 	.word	0x0800931d
 8009294:	0800931d 	.word	0x0800931d
 8009298:	0800931d 	.word	0x0800931d
 800929c:	0800931d 	.word	0x0800931d
 80092a0:	0800931d 	.word	0x0800931d
 80092a4:	0800931d 	.word	0x0800931d
 80092a8:	0800931d 	.word	0x0800931d
 80092ac:	0800931d 	.word	0x0800931d
 80092b0:	0800931d 	.word	0x0800931d
 80092b4:	0800931d 	.word	0x0800931d
 80092b8:	0800931d 	.word	0x0800931d
 80092bc:	0800931d 	.word	0x0800931d
 80092c0:	0800931d 	.word	0x0800931d
 80092c4:	0800931d 	.word	0x0800931d
 80092c8:	0800931d 	.word	0x0800931d
 80092cc:	0800931d 	.word	0x0800931d
 80092d0:	0800931d 	.word	0x0800931d
 80092d4:	0800931d 	.word	0x0800931d
 80092d8:	0800931d 	.word	0x0800931d
 80092dc:	0800931d 	.word	0x0800931d
 80092e0:	0800931d 	.word	0x0800931d
 80092e4:	0800931d 	.word	0x0800931d
 80092e8:	0800931d 	.word	0x0800931d
 80092ec:	0800931d 	.word	0x0800931d
 80092f0:	0800931d 	.word	0x0800931d
 80092f4:	0800931d 	.word	0x0800931d
 80092f8:	0800931d 	.word	0x0800931d
 80092fc:	0800931d 	.word	0x0800931d
 8009300:	0800931d 	.word	0x0800931d
 8009304:	0800931d 	.word	0x0800931d
 8009308:	0800931d 	.word	0x0800931d
 800930c:	0800931d 	.word	0x0800931d
 8009310:	0800931d 	.word	0x0800931d
 8009314:	0800931d 	.word	0x0800931d
 8009318:	0800931d 	.word	0x0800931d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800931c:	bf00      	nop
  }

  return (USBD_OK);
 800931e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009320:	4618      	mov	r0, r3
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr

0800932c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b082      	sub	sp, #8
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009336:	6879      	ldr	r1, [r7, #4]
 8009338:	4805      	ldr	r0, [pc, #20]	@ (8009350 <CDC_Receive_FS+0x24>)
 800933a:	f7fe fb99 	bl	8007a70 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800933e:	4804      	ldr	r0, [pc, #16]	@ (8009350 <CDC_Receive_FS+0x24>)
 8009340:	f7fe fbf4 	bl	8007b2c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009344:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009346:	4618      	mov	r0, r3
 8009348:	3708      	adds	r7, #8
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}
 800934e:	bf00      	nop
 8009350:	20000274 	.word	0x20000274

08009354 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b084      	sub	sp, #16
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	460b      	mov	r3, r1
 800935e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009360:	2300      	movs	r3, #0
 8009362:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009364:	4b0d      	ldr	r3, [pc, #52]	@ (800939c <CDC_Transmit_FS+0x48>)
 8009366:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800936a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009372:	2b00      	cmp	r3, #0
 8009374:	d001      	beq.n	800937a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009376:	2301      	movs	r3, #1
 8009378:	e00b      	b.n	8009392 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800937a:	887b      	ldrh	r3, [r7, #2]
 800937c:	461a      	mov	r2, r3
 800937e:	6879      	ldr	r1, [r7, #4]
 8009380:	4806      	ldr	r0, [pc, #24]	@ (800939c <CDC_Transmit_FS+0x48>)
 8009382:	f7fe fb53 	bl	8007a2c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009386:	4805      	ldr	r0, [pc, #20]	@ (800939c <CDC_Transmit_FS+0x48>)
 8009388:	f7fe fb90 	bl	8007aac <USBD_CDC_TransmitPacket>
 800938c:	4603      	mov	r3, r0
 800938e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009390:	7bfb      	ldrb	r3, [r7, #15]
}
 8009392:	4618      	mov	r0, r3
 8009394:	3710      	adds	r7, #16
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}
 800939a:	bf00      	nop
 800939c:	20000274 	.word	0x20000274

080093a0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b087      	sub	sp, #28
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	4613      	mov	r3, r2
 80093ac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80093ae:	2300      	movs	r3, #0
 80093b0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80093b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	371c      	adds	r7, #28
 80093ba:	46bd      	mov	sp, r7
 80093bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c0:	4770      	bx	lr
	...

080093c4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b083      	sub	sp, #12
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	4603      	mov	r3, r0
 80093cc:	6039      	str	r1, [r7, #0]
 80093ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	2212      	movs	r2, #18
 80093d4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80093d6:	4b03      	ldr	r3, [pc, #12]	@ (80093e4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80093d8:	4618      	mov	r0, r3
 80093da:	370c      	adds	r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr
 80093e4:	200000c8 	.word	0x200000c8

080093e8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	4603      	mov	r3, r0
 80093f0:	6039      	str	r1, [r7, #0]
 80093f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	2204      	movs	r2, #4
 80093f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80093fa:	4b03      	ldr	r3, [pc, #12]	@ (8009408 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr
 8009408:	200000dc 	.word	0x200000dc

0800940c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b082      	sub	sp, #8
 8009410:	af00      	add	r7, sp, #0
 8009412:	4603      	mov	r3, r0
 8009414:	6039      	str	r1, [r7, #0]
 8009416:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009418:	79fb      	ldrb	r3, [r7, #7]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d105      	bne.n	800942a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800941e:	683a      	ldr	r2, [r7, #0]
 8009420:	4907      	ldr	r1, [pc, #28]	@ (8009440 <USBD_FS_ProductStrDescriptor+0x34>)
 8009422:	4808      	ldr	r0, [pc, #32]	@ (8009444 <USBD_FS_ProductStrDescriptor+0x38>)
 8009424:	f7ff fde4 	bl	8008ff0 <USBD_GetString>
 8009428:	e004      	b.n	8009434 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800942a:	683a      	ldr	r2, [r7, #0]
 800942c:	4904      	ldr	r1, [pc, #16]	@ (8009440 <USBD_FS_ProductStrDescriptor+0x34>)
 800942e:	4805      	ldr	r0, [pc, #20]	@ (8009444 <USBD_FS_ProductStrDescriptor+0x38>)
 8009430:	f7ff fdde 	bl	8008ff0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009434:	4b02      	ldr	r3, [pc, #8]	@ (8009440 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009436:	4618      	mov	r0, r3
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	20001550 	.word	0x20001550
 8009444:	08009cb4 	.word	0x08009cb4

08009448 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b082      	sub	sp, #8
 800944c:	af00      	add	r7, sp, #0
 800944e:	4603      	mov	r3, r0
 8009450:	6039      	str	r1, [r7, #0]
 8009452:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009454:	683a      	ldr	r2, [r7, #0]
 8009456:	4904      	ldr	r1, [pc, #16]	@ (8009468 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009458:	4804      	ldr	r0, [pc, #16]	@ (800946c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800945a:	f7ff fdc9 	bl	8008ff0 <USBD_GetString>
  return USBD_StrDesc;
 800945e:	4b02      	ldr	r3, [pc, #8]	@ (8009468 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009460:	4618      	mov	r0, r3
 8009462:	3708      	adds	r7, #8
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}
 8009468:	20001550 	.word	0x20001550
 800946c:	08009ccc 	.word	0x08009ccc

08009470 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b082      	sub	sp, #8
 8009474:	af00      	add	r7, sp, #0
 8009476:	4603      	mov	r3, r0
 8009478:	6039      	str	r1, [r7, #0]
 800947a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	221a      	movs	r2, #26
 8009480:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009482:	f000 f843 	bl	800950c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009486:	4b02      	ldr	r3, [pc, #8]	@ (8009490 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009488:	4618      	mov	r0, r3
 800948a:	3708      	adds	r7, #8
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}
 8009490:	200000e0 	.word	0x200000e0

08009494 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b082      	sub	sp, #8
 8009498:	af00      	add	r7, sp, #0
 800949a:	4603      	mov	r3, r0
 800949c:	6039      	str	r1, [r7, #0]
 800949e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80094a0:	79fb      	ldrb	r3, [r7, #7]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d105      	bne.n	80094b2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80094a6:	683a      	ldr	r2, [r7, #0]
 80094a8:	4907      	ldr	r1, [pc, #28]	@ (80094c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80094aa:	4808      	ldr	r0, [pc, #32]	@ (80094cc <USBD_FS_ConfigStrDescriptor+0x38>)
 80094ac:	f7ff fda0 	bl	8008ff0 <USBD_GetString>
 80094b0:	e004      	b.n	80094bc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80094b2:	683a      	ldr	r2, [r7, #0]
 80094b4:	4904      	ldr	r1, [pc, #16]	@ (80094c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80094b6:	4805      	ldr	r0, [pc, #20]	@ (80094cc <USBD_FS_ConfigStrDescriptor+0x38>)
 80094b8:	f7ff fd9a 	bl	8008ff0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80094bc:	4b02      	ldr	r3, [pc, #8]	@ (80094c8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80094be:	4618      	mov	r0, r3
 80094c0:	3708      	adds	r7, #8
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bd80      	pop	{r7, pc}
 80094c6:	bf00      	nop
 80094c8:	20001550 	.word	0x20001550
 80094cc:	08009ce0 	.word	0x08009ce0

080094d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	4603      	mov	r3, r0
 80094d8:	6039      	str	r1, [r7, #0]
 80094da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80094dc:	79fb      	ldrb	r3, [r7, #7]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d105      	bne.n	80094ee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80094e2:	683a      	ldr	r2, [r7, #0]
 80094e4:	4907      	ldr	r1, [pc, #28]	@ (8009504 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80094e6:	4808      	ldr	r0, [pc, #32]	@ (8009508 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80094e8:	f7ff fd82 	bl	8008ff0 <USBD_GetString>
 80094ec:	e004      	b.n	80094f8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80094ee:	683a      	ldr	r2, [r7, #0]
 80094f0:	4904      	ldr	r1, [pc, #16]	@ (8009504 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80094f2:	4805      	ldr	r0, [pc, #20]	@ (8009508 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80094f4:	f7ff fd7c 	bl	8008ff0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80094f8:	4b02      	ldr	r3, [pc, #8]	@ (8009504 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3708      	adds	r7, #8
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
 8009502:	bf00      	nop
 8009504:	20001550 	.word	0x20001550
 8009508:	08009cec 	.word	0x08009cec

0800950c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009512:	4b0f      	ldr	r3, [pc, #60]	@ (8009550 <Get_SerialNum+0x44>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009518:	4b0e      	ldr	r3, [pc, #56]	@ (8009554 <Get_SerialNum+0x48>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800951e:	4b0e      	ldr	r3, [pc, #56]	@ (8009558 <Get_SerialNum+0x4c>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009524:	68fa      	ldr	r2, [r7, #12]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	4413      	add	r3, r2
 800952a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d009      	beq.n	8009546 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009532:	2208      	movs	r2, #8
 8009534:	4909      	ldr	r1, [pc, #36]	@ (800955c <Get_SerialNum+0x50>)
 8009536:	68f8      	ldr	r0, [r7, #12]
 8009538:	f000 f814 	bl	8009564 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800953c:	2204      	movs	r2, #4
 800953e:	4908      	ldr	r1, [pc, #32]	@ (8009560 <Get_SerialNum+0x54>)
 8009540:	68b8      	ldr	r0, [r7, #8]
 8009542:	f000 f80f 	bl	8009564 <IntToUnicode>
  }
}
 8009546:	bf00      	nop
 8009548:	3710      	adds	r7, #16
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}
 800954e:	bf00      	nop
 8009550:	1fff7a10 	.word	0x1fff7a10
 8009554:	1fff7a14 	.word	0x1fff7a14
 8009558:	1fff7a18 	.word	0x1fff7a18
 800955c:	200000e2 	.word	0x200000e2
 8009560:	200000f2 	.word	0x200000f2

08009564 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009564:	b480      	push	{r7}
 8009566:	b087      	sub	sp, #28
 8009568:	af00      	add	r7, sp, #0
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	4613      	mov	r3, r2
 8009570:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009572:	2300      	movs	r3, #0
 8009574:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009576:	2300      	movs	r3, #0
 8009578:	75fb      	strb	r3, [r7, #23]
 800957a:	e027      	b.n	80095cc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	0f1b      	lsrs	r3, r3, #28
 8009580:	2b09      	cmp	r3, #9
 8009582:	d80b      	bhi.n	800959c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	0f1b      	lsrs	r3, r3, #28
 8009588:	b2da      	uxtb	r2, r3
 800958a:	7dfb      	ldrb	r3, [r7, #23]
 800958c:	005b      	lsls	r3, r3, #1
 800958e:	4619      	mov	r1, r3
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	440b      	add	r3, r1
 8009594:	3230      	adds	r2, #48	@ 0x30
 8009596:	b2d2      	uxtb	r2, r2
 8009598:	701a      	strb	r2, [r3, #0]
 800959a:	e00a      	b.n	80095b2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	0f1b      	lsrs	r3, r3, #28
 80095a0:	b2da      	uxtb	r2, r3
 80095a2:	7dfb      	ldrb	r3, [r7, #23]
 80095a4:	005b      	lsls	r3, r3, #1
 80095a6:	4619      	mov	r1, r3
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	440b      	add	r3, r1
 80095ac:	3237      	adds	r2, #55	@ 0x37
 80095ae:	b2d2      	uxtb	r2, r2
 80095b0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	011b      	lsls	r3, r3, #4
 80095b6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80095b8:	7dfb      	ldrb	r3, [r7, #23]
 80095ba:	005b      	lsls	r3, r3, #1
 80095bc:	3301      	adds	r3, #1
 80095be:	68ba      	ldr	r2, [r7, #8]
 80095c0:	4413      	add	r3, r2
 80095c2:	2200      	movs	r2, #0
 80095c4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80095c6:	7dfb      	ldrb	r3, [r7, #23]
 80095c8:	3301      	adds	r3, #1
 80095ca:	75fb      	strb	r3, [r7, #23]
 80095cc:	7dfa      	ldrb	r2, [r7, #23]
 80095ce:	79fb      	ldrb	r3, [r7, #7]
 80095d0:	429a      	cmp	r2, r3
 80095d2:	d3d3      	bcc.n	800957c <IntToUnicode+0x18>
  }
}
 80095d4:	bf00      	nop
 80095d6:	bf00      	nop
 80095d8:	371c      	adds	r7, #28
 80095da:	46bd      	mov	sp, r7
 80095dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e0:	4770      	bx	lr
	...

080095e4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b08a      	sub	sp, #40	@ 0x28
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80095ec:	f107 0314 	add.w	r3, r7, #20
 80095f0:	2200      	movs	r2, #0
 80095f2:	601a      	str	r2, [r3, #0]
 80095f4:	605a      	str	r2, [r3, #4]
 80095f6:	609a      	str	r2, [r3, #8]
 80095f8:	60da      	str	r2, [r3, #12]
 80095fa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009604:	d147      	bne.n	8009696 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009606:	2300      	movs	r3, #0
 8009608:	613b      	str	r3, [r7, #16]
 800960a:	4b25      	ldr	r3, [pc, #148]	@ (80096a0 <HAL_PCD_MspInit+0xbc>)
 800960c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800960e:	4a24      	ldr	r2, [pc, #144]	@ (80096a0 <HAL_PCD_MspInit+0xbc>)
 8009610:	f043 0301 	orr.w	r3, r3, #1
 8009614:	6313      	str	r3, [r2, #48]	@ 0x30
 8009616:	4b22      	ldr	r3, [pc, #136]	@ (80096a0 <HAL_PCD_MspInit+0xbc>)
 8009618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800961a:	f003 0301 	and.w	r3, r3, #1
 800961e:	613b      	str	r3, [r7, #16]
 8009620:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009622:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009628:	2300      	movs	r3, #0
 800962a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800962c:	2300      	movs	r3, #0
 800962e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009630:	f107 0314 	add.w	r3, r7, #20
 8009634:	4619      	mov	r1, r3
 8009636:	481b      	ldr	r0, [pc, #108]	@ (80096a4 <HAL_PCD_MspInit+0xc0>)
 8009638:	f7f8 fcf2 	bl	8002020 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800963c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009642:	2302      	movs	r3, #2
 8009644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009646:	2300      	movs	r3, #0
 8009648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800964a:	2300      	movs	r3, #0
 800964c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800964e:	230a      	movs	r3, #10
 8009650:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009652:	f107 0314 	add.w	r3, r7, #20
 8009656:	4619      	mov	r1, r3
 8009658:	4812      	ldr	r0, [pc, #72]	@ (80096a4 <HAL_PCD_MspInit+0xc0>)
 800965a:	f7f8 fce1 	bl	8002020 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800965e:	4b10      	ldr	r3, [pc, #64]	@ (80096a0 <HAL_PCD_MspInit+0xbc>)
 8009660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009662:	4a0f      	ldr	r2, [pc, #60]	@ (80096a0 <HAL_PCD_MspInit+0xbc>)
 8009664:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009668:	6353      	str	r3, [r2, #52]	@ 0x34
 800966a:	2300      	movs	r3, #0
 800966c:	60fb      	str	r3, [r7, #12]
 800966e:	4b0c      	ldr	r3, [pc, #48]	@ (80096a0 <HAL_PCD_MspInit+0xbc>)
 8009670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009672:	4a0b      	ldr	r2, [pc, #44]	@ (80096a0 <HAL_PCD_MspInit+0xbc>)
 8009674:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009678:	6453      	str	r3, [r2, #68]	@ 0x44
 800967a:	4b09      	ldr	r3, [pc, #36]	@ (80096a0 <HAL_PCD_MspInit+0xbc>)
 800967c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800967e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009682:	60fb      	str	r3, [r7, #12]
 8009684:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009686:	2200      	movs	r2, #0
 8009688:	2100      	movs	r1, #0
 800968a:	2043      	movs	r0, #67	@ 0x43
 800968c:	f7f8 fc91 	bl	8001fb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009690:	2043      	movs	r0, #67	@ 0x43
 8009692:	f7f8 fcaa 	bl	8001fea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009696:	bf00      	nop
 8009698:	3728      	adds	r7, #40	@ 0x28
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
 800969e:	bf00      	nop
 80096a0:	40023800 	.word	0x40023800
 80096a4:	40020000 	.word	0x40020000

080096a8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80096bc:	4619      	mov	r1, r3
 80096be:	4610      	mov	r0, r2
 80096c0:	f7fe fb1d 	bl	8007cfe <USBD_LL_SetupStage>
}
 80096c4:	bf00      	nop
 80096c6:	3708      	adds	r7, #8
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}

080096cc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b082      	sub	sp, #8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	460b      	mov	r3, r1
 80096d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80096de:	78fa      	ldrb	r2, [r7, #3]
 80096e0:	6879      	ldr	r1, [r7, #4]
 80096e2:	4613      	mov	r3, r2
 80096e4:	00db      	lsls	r3, r3, #3
 80096e6:	4413      	add	r3, r2
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	440b      	add	r3, r1
 80096ec:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	78fb      	ldrb	r3, [r7, #3]
 80096f4:	4619      	mov	r1, r3
 80096f6:	f7fe fb57 	bl	8007da8 <USBD_LL_DataOutStage>
}
 80096fa:	bf00      	nop
 80096fc:	3708      	adds	r7, #8
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}

08009702 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009702:	b580      	push	{r7, lr}
 8009704:	b082      	sub	sp, #8
 8009706:	af00      	add	r7, sp, #0
 8009708:	6078      	str	r0, [r7, #4]
 800970a:	460b      	mov	r3, r1
 800970c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009714:	78fa      	ldrb	r2, [r7, #3]
 8009716:	6879      	ldr	r1, [r7, #4]
 8009718:	4613      	mov	r3, r2
 800971a:	00db      	lsls	r3, r3, #3
 800971c:	4413      	add	r3, r2
 800971e:	009b      	lsls	r3, r3, #2
 8009720:	440b      	add	r3, r1
 8009722:	3320      	adds	r3, #32
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	78fb      	ldrb	r3, [r7, #3]
 8009728:	4619      	mov	r1, r3
 800972a:	f7fe fbf9 	bl	8007f20 <USBD_LL_DataInStage>
}
 800972e:	bf00      	nop
 8009730:	3708      	adds	r7, #8
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}

08009736 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009736:	b580      	push	{r7, lr}
 8009738:	b082      	sub	sp, #8
 800973a:	af00      	add	r7, sp, #0
 800973c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009744:	4618      	mov	r0, r3
 8009746:	f7fe fd3d 	bl	80081c4 <USBD_LL_SOF>
}
 800974a:	bf00      	nop
 800974c:	3708      	adds	r7, #8
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}

08009752 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009752:	b580      	push	{r7, lr}
 8009754:	b084      	sub	sp, #16
 8009756:	af00      	add	r7, sp, #0
 8009758:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800975a:	2301      	movs	r3, #1
 800975c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	79db      	ldrb	r3, [r3, #7]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d102      	bne.n	800976c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009766:	2300      	movs	r3, #0
 8009768:	73fb      	strb	r3, [r7, #15]
 800976a:	e008      	b.n	800977e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	79db      	ldrb	r3, [r3, #7]
 8009770:	2b02      	cmp	r3, #2
 8009772:	d102      	bne.n	800977a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009774:	2301      	movs	r3, #1
 8009776:	73fb      	strb	r3, [r7, #15]
 8009778:	e001      	b.n	800977e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800977a:	f7f8 f8f5 	bl	8001968 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009784:	7bfa      	ldrb	r2, [r7, #15]
 8009786:	4611      	mov	r1, r2
 8009788:	4618      	mov	r0, r3
 800978a:	f7fe fcd7 	bl	800813c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009794:	4618      	mov	r0, r3
 8009796:	f7fe fc7e 	bl	8008096 <USBD_LL_Reset>
}
 800979a:	bf00      	nop
 800979c:	3710      	adds	r7, #16
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}
	...

080097a4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b082      	sub	sp, #8
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80097b2:	4618      	mov	r0, r3
 80097b4:	f7fe fcd2 	bl	800815c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	687a      	ldr	r2, [r7, #4]
 80097c4:	6812      	ldr	r2, [r2, #0]
 80097c6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80097ca:	f043 0301 	orr.w	r3, r3, #1
 80097ce:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	7adb      	ldrb	r3, [r3, #11]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d005      	beq.n	80097e4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80097d8:	4b04      	ldr	r3, [pc, #16]	@ (80097ec <HAL_PCD_SuspendCallback+0x48>)
 80097da:	691b      	ldr	r3, [r3, #16]
 80097dc:	4a03      	ldr	r2, [pc, #12]	@ (80097ec <HAL_PCD_SuspendCallback+0x48>)
 80097de:	f043 0306 	orr.w	r3, r3, #6
 80097e2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80097e4:	bf00      	nop
 80097e6:	3708      	adds	r7, #8
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}
 80097ec:	e000ed00 	.word	0xe000ed00

080097f0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80097fe:	4618      	mov	r0, r3
 8009800:	f7fe fcc8 	bl	8008194 <USBD_LL_Resume>
}
 8009804:	bf00      	nop
 8009806:	3708      	adds	r7, #8
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b082      	sub	sp, #8
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	460b      	mov	r3, r1
 8009816:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800981e:	78fa      	ldrb	r2, [r7, #3]
 8009820:	4611      	mov	r1, r2
 8009822:	4618      	mov	r0, r3
 8009824:	f7fe fd20 	bl	8008268 <USBD_LL_IsoOUTIncomplete>
}
 8009828:	bf00      	nop
 800982a:	3708      	adds	r7, #8
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}

08009830 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b082      	sub	sp, #8
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	460b      	mov	r3, r1
 800983a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009842:	78fa      	ldrb	r2, [r7, #3]
 8009844:	4611      	mov	r1, r2
 8009846:	4618      	mov	r0, r3
 8009848:	f7fe fcdc 	bl	8008204 <USBD_LL_IsoINIncomplete>
}
 800984c:	bf00      	nop
 800984e:	3708      	adds	r7, #8
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}

08009854 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b082      	sub	sp, #8
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009862:	4618      	mov	r0, r3
 8009864:	f7fe fd32 	bl	80082cc <USBD_LL_DevConnected>
}
 8009868:	bf00      	nop
 800986a:	3708      	adds	r7, #8
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}

08009870 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b082      	sub	sp, #8
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800987e:	4618      	mov	r0, r3
 8009880:	f7fe fd2f 	bl	80082e2 <USBD_LL_DevDisconnected>
}
 8009884:	bf00      	nop
 8009886:	3708      	adds	r7, #8
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b082      	sub	sp, #8
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	781b      	ldrb	r3, [r3, #0]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d13c      	bne.n	8009916 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800989c:	4a20      	ldr	r2, [pc, #128]	@ (8009920 <USBD_LL_Init+0x94>)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	4a1e      	ldr	r2, [pc, #120]	@ (8009920 <USBD_LL_Init+0x94>)
 80098a8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80098ac:	4b1c      	ldr	r3, [pc, #112]	@ (8009920 <USBD_LL_Init+0x94>)
 80098ae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80098b2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80098b4:	4b1a      	ldr	r3, [pc, #104]	@ (8009920 <USBD_LL_Init+0x94>)
 80098b6:	2204      	movs	r2, #4
 80098b8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80098ba:	4b19      	ldr	r3, [pc, #100]	@ (8009920 <USBD_LL_Init+0x94>)
 80098bc:	2202      	movs	r2, #2
 80098be:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80098c0:	4b17      	ldr	r3, [pc, #92]	@ (8009920 <USBD_LL_Init+0x94>)
 80098c2:	2200      	movs	r2, #0
 80098c4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80098c6:	4b16      	ldr	r3, [pc, #88]	@ (8009920 <USBD_LL_Init+0x94>)
 80098c8:	2202      	movs	r2, #2
 80098ca:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80098cc:	4b14      	ldr	r3, [pc, #80]	@ (8009920 <USBD_LL_Init+0x94>)
 80098ce:	2200      	movs	r2, #0
 80098d0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80098d2:	4b13      	ldr	r3, [pc, #76]	@ (8009920 <USBD_LL_Init+0x94>)
 80098d4:	2200      	movs	r2, #0
 80098d6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80098d8:	4b11      	ldr	r3, [pc, #68]	@ (8009920 <USBD_LL_Init+0x94>)
 80098da:	2200      	movs	r2, #0
 80098dc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80098de:	4b10      	ldr	r3, [pc, #64]	@ (8009920 <USBD_LL_Init+0x94>)
 80098e0:	2201      	movs	r2, #1
 80098e2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80098e4:	4b0e      	ldr	r3, [pc, #56]	@ (8009920 <USBD_LL_Init+0x94>)
 80098e6:	2200      	movs	r2, #0
 80098e8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80098ea:	480d      	ldr	r0, [pc, #52]	@ (8009920 <USBD_LL_Init+0x94>)
 80098ec:	f7f9 fb4c 	bl	8002f88 <HAL_PCD_Init>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d001      	beq.n	80098fa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80098f6:	f7f8 f837 	bl	8001968 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80098fa:	2180      	movs	r1, #128	@ 0x80
 80098fc:	4808      	ldr	r0, [pc, #32]	@ (8009920 <USBD_LL_Init+0x94>)
 80098fe:	f7fa fd78 	bl	80043f2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009902:	2240      	movs	r2, #64	@ 0x40
 8009904:	2100      	movs	r1, #0
 8009906:	4806      	ldr	r0, [pc, #24]	@ (8009920 <USBD_LL_Init+0x94>)
 8009908:	f7fa fd2c 	bl	8004364 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800990c:	2280      	movs	r2, #128	@ 0x80
 800990e:	2101      	movs	r1, #1
 8009910:	4803      	ldr	r0, [pc, #12]	@ (8009920 <USBD_LL_Init+0x94>)
 8009912:	f7fa fd27 	bl	8004364 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009916:	2300      	movs	r3, #0
}
 8009918:	4618      	mov	r0, r3
 800991a:	3708      	adds	r7, #8
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}
 8009920:	20001750 	.word	0x20001750

08009924 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b084      	sub	sp, #16
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800992c:	2300      	movs	r3, #0
 800992e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009930:	2300      	movs	r3, #0
 8009932:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800993a:	4618      	mov	r0, r3
 800993c:	f7f9 fc33 	bl	80031a6 <HAL_PCD_Start>
 8009940:	4603      	mov	r3, r0
 8009942:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009944:	7bfb      	ldrb	r3, [r7, #15]
 8009946:	4618      	mov	r0, r3
 8009948:	f000 f942 	bl	8009bd0 <USBD_Get_USB_Status>
 800994c:	4603      	mov	r3, r0
 800994e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009950:	7bbb      	ldrb	r3, [r7, #14]
}
 8009952:	4618      	mov	r0, r3
 8009954:	3710      	adds	r7, #16
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b084      	sub	sp, #16
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
 8009962:	4608      	mov	r0, r1
 8009964:	4611      	mov	r1, r2
 8009966:	461a      	mov	r2, r3
 8009968:	4603      	mov	r3, r0
 800996a:	70fb      	strb	r3, [r7, #3]
 800996c:	460b      	mov	r3, r1
 800996e:	70bb      	strb	r3, [r7, #2]
 8009970:	4613      	mov	r3, r2
 8009972:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009974:	2300      	movs	r3, #0
 8009976:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009978:	2300      	movs	r3, #0
 800997a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009982:	78bb      	ldrb	r3, [r7, #2]
 8009984:	883a      	ldrh	r2, [r7, #0]
 8009986:	78f9      	ldrb	r1, [r7, #3]
 8009988:	f7fa f907 	bl	8003b9a <HAL_PCD_EP_Open>
 800998c:	4603      	mov	r3, r0
 800998e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009990:	7bfb      	ldrb	r3, [r7, #15]
 8009992:	4618      	mov	r0, r3
 8009994:	f000 f91c 	bl	8009bd0 <USBD_Get_USB_Status>
 8009998:	4603      	mov	r3, r0
 800999a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800999c:	7bbb      	ldrb	r3, [r7, #14]
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3710      	adds	r7, #16
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}

080099a6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099a6:	b580      	push	{r7, lr}
 80099a8:	b084      	sub	sp, #16
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	6078      	str	r0, [r7, #4]
 80099ae:	460b      	mov	r3, r1
 80099b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099b2:	2300      	movs	r3, #0
 80099b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099b6:	2300      	movs	r3, #0
 80099b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80099c0:	78fa      	ldrb	r2, [r7, #3]
 80099c2:	4611      	mov	r1, r2
 80099c4:	4618      	mov	r0, r3
 80099c6:	f7fa f952 	bl	8003c6e <HAL_PCD_EP_Close>
 80099ca:	4603      	mov	r3, r0
 80099cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099ce:	7bfb      	ldrb	r3, [r7, #15]
 80099d0:	4618      	mov	r0, r3
 80099d2:	f000 f8fd 	bl	8009bd0 <USBD_Get_USB_Status>
 80099d6:	4603      	mov	r3, r0
 80099d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099da:	7bbb      	ldrb	r3, [r7, #14]
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3710      	adds	r7, #16
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd80      	pop	{r7, pc}

080099e4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b084      	sub	sp, #16
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	460b      	mov	r3, r1
 80099ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099f0:	2300      	movs	r3, #0
 80099f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099f4:	2300      	movs	r3, #0
 80099f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80099fe:	78fa      	ldrb	r2, [r7, #3]
 8009a00:	4611      	mov	r1, r2
 8009a02:	4618      	mov	r0, r3
 8009a04:	f7fa fa0a 	bl	8003e1c <HAL_PCD_EP_SetStall>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a0c:	7bfb      	ldrb	r3, [r7, #15]
 8009a0e:	4618      	mov	r0, r3
 8009a10:	f000 f8de 	bl	8009bd0 <USBD_Get_USB_Status>
 8009a14:	4603      	mov	r3, r0
 8009a16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a18:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	3710      	adds	r7, #16
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bd80      	pop	{r7, pc}

08009a22 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a22:	b580      	push	{r7, lr}
 8009a24:	b084      	sub	sp, #16
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
 8009a2a:	460b      	mov	r3, r1
 8009a2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a32:	2300      	movs	r3, #0
 8009a34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a3c:	78fa      	ldrb	r2, [r7, #3]
 8009a3e:	4611      	mov	r1, r2
 8009a40:	4618      	mov	r0, r3
 8009a42:	f7fa fa4e 	bl	8003ee2 <HAL_PCD_EP_ClrStall>
 8009a46:	4603      	mov	r3, r0
 8009a48:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a4a:	7bfb      	ldrb	r3, [r7, #15]
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	f000 f8bf 	bl	8009bd0 <USBD_Get_USB_Status>
 8009a52:	4603      	mov	r3, r0
 8009a54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a56:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3710      	adds	r7, #16
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a60:	b480      	push	{r7}
 8009a62:	b085      	sub	sp, #20
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	460b      	mov	r3, r1
 8009a6a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a72:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009a74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	da0b      	bge.n	8009a94 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009a7c:	78fb      	ldrb	r3, [r7, #3]
 8009a7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a82:	68f9      	ldr	r1, [r7, #12]
 8009a84:	4613      	mov	r3, r2
 8009a86:	00db      	lsls	r3, r3, #3
 8009a88:	4413      	add	r3, r2
 8009a8a:	009b      	lsls	r3, r3, #2
 8009a8c:	440b      	add	r3, r1
 8009a8e:	3316      	adds	r3, #22
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	e00b      	b.n	8009aac <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009a94:	78fb      	ldrb	r3, [r7, #3]
 8009a96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a9a:	68f9      	ldr	r1, [r7, #12]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	00db      	lsls	r3, r3, #3
 8009aa0:	4413      	add	r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	440b      	add	r3, r1
 8009aa6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009aaa:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3714      	adds	r7, #20
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b084      	sub	sp, #16
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	460b      	mov	r3, r1
 8009ac2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ac8:	2300      	movs	r3, #0
 8009aca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009ad2:	78fa      	ldrb	r2, [r7, #3]
 8009ad4:	4611      	mov	r1, r2
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f7fa f83b 	bl	8003b52 <HAL_PCD_SetAddress>
 8009adc:	4603      	mov	r3, r0
 8009ade:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ae0:	7bfb      	ldrb	r3, [r7, #15]
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	f000 f874 	bl	8009bd0 <USBD_Get_USB_Status>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009aec:	7bbb      	ldrb	r3, [r7, #14]
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3710      	adds	r7, #16
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bd80      	pop	{r7, pc}

08009af6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009af6:	b580      	push	{r7, lr}
 8009af8:	b086      	sub	sp, #24
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	60f8      	str	r0, [r7, #12]
 8009afe:	607a      	str	r2, [r7, #4]
 8009b00:	603b      	str	r3, [r7, #0]
 8009b02:	460b      	mov	r3, r1
 8009b04:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b06:	2300      	movs	r3, #0
 8009b08:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009b14:	7af9      	ldrb	r1, [r7, #11]
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	f7fa f945 	bl	8003da8 <HAL_PCD_EP_Transmit>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b22:	7dfb      	ldrb	r3, [r7, #23]
 8009b24:	4618      	mov	r0, r3
 8009b26:	f000 f853 	bl	8009bd0 <USBD_Get_USB_Status>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009b2e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3718      	adds	r7, #24
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}

08009b38 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b086      	sub	sp, #24
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	607a      	str	r2, [r7, #4]
 8009b42:	603b      	str	r3, [r7, #0]
 8009b44:	460b      	mov	r3, r1
 8009b46:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009b56:	7af9      	ldrb	r1, [r7, #11]
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	f7fa f8d1 	bl	8003d02 <HAL_PCD_EP_Receive>
 8009b60:	4603      	mov	r3, r0
 8009b62:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b64:	7dfb      	ldrb	r3, [r7, #23]
 8009b66:	4618      	mov	r0, r3
 8009b68:	f000 f832 	bl	8009bd0 <USBD_Get_USB_Status>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009b70:	7dbb      	ldrb	r3, [r7, #22]
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3718      	adds	r7, #24
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}

08009b7a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b7a:	b580      	push	{r7, lr}
 8009b7c:	b082      	sub	sp, #8
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	6078      	str	r0, [r7, #4]
 8009b82:	460b      	mov	r3, r1
 8009b84:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b8c:	78fa      	ldrb	r2, [r7, #3]
 8009b8e:	4611      	mov	r1, r2
 8009b90:	4618      	mov	r0, r3
 8009b92:	f7fa f8f1 	bl	8003d78 <HAL_PCD_EP_GetRxCount>
 8009b96:	4603      	mov	r3, r0
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3708      	adds	r7, #8
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b083      	sub	sp, #12
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009ba8:	4b03      	ldr	r3, [pc, #12]	@ (8009bb8 <USBD_static_malloc+0x18>)
}
 8009baa:	4618      	mov	r0, r3
 8009bac:	370c      	adds	r7, #12
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb4:	4770      	bx	lr
 8009bb6:	bf00      	nop
 8009bb8:	20001c34 	.word	0x20001c34

08009bbc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b083      	sub	sp, #12
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]

}
 8009bc4:	bf00      	nop
 8009bc6:	370c      	adds	r7, #12
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr

08009bd0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b085      	sub	sp, #20
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009bde:	79fb      	ldrb	r3, [r7, #7]
 8009be0:	2b03      	cmp	r3, #3
 8009be2:	d817      	bhi.n	8009c14 <USBD_Get_USB_Status+0x44>
 8009be4:	a201      	add	r2, pc, #4	@ (adr r2, 8009bec <USBD_Get_USB_Status+0x1c>)
 8009be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bea:	bf00      	nop
 8009bec:	08009bfd 	.word	0x08009bfd
 8009bf0:	08009c03 	.word	0x08009c03
 8009bf4:	08009c09 	.word	0x08009c09
 8009bf8:	08009c0f 	.word	0x08009c0f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	73fb      	strb	r3, [r7, #15]
    break;
 8009c00:	e00b      	b.n	8009c1a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009c02:	2303      	movs	r3, #3
 8009c04:	73fb      	strb	r3, [r7, #15]
    break;
 8009c06:	e008      	b.n	8009c1a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	73fb      	strb	r3, [r7, #15]
    break;
 8009c0c:	e005      	b.n	8009c1a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009c0e:	2303      	movs	r3, #3
 8009c10:	73fb      	strb	r3, [r7, #15]
    break;
 8009c12:	e002      	b.n	8009c1a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009c14:	2303      	movs	r3, #3
 8009c16:	73fb      	strb	r3, [r7, #15]
    break;
 8009c18:	bf00      	nop
  }
  return usb_status;
 8009c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3714      	adds	r7, #20
 8009c20:	46bd      	mov	sp, r7
 8009c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c26:	4770      	bx	lr

08009c28 <memset>:
 8009c28:	4402      	add	r2, r0
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d100      	bne.n	8009c32 <memset+0xa>
 8009c30:	4770      	bx	lr
 8009c32:	f803 1b01 	strb.w	r1, [r3], #1
 8009c36:	e7f9      	b.n	8009c2c <memset+0x4>

08009c38 <__libc_init_array>:
 8009c38:	b570      	push	{r4, r5, r6, lr}
 8009c3a:	4d0d      	ldr	r5, [pc, #52]	@ (8009c70 <__libc_init_array+0x38>)
 8009c3c:	4c0d      	ldr	r4, [pc, #52]	@ (8009c74 <__libc_init_array+0x3c>)
 8009c3e:	1b64      	subs	r4, r4, r5
 8009c40:	10a4      	asrs	r4, r4, #2
 8009c42:	2600      	movs	r6, #0
 8009c44:	42a6      	cmp	r6, r4
 8009c46:	d109      	bne.n	8009c5c <__libc_init_array+0x24>
 8009c48:	4d0b      	ldr	r5, [pc, #44]	@ (8009c78 <__libc_init_array+0x40>)
 8009c4a:	4c0c      	ldr	r4, [pc, #48]	@ (8009c7c <__libc_init_array+0x44>)
 8009c4c:	f000 f826 	bl	8009c9c <_init>
 8009c50:	1b64      	subs	r4, r4, r5
 8009c52:	10a4      	asrs	r4, r4, #2
 8009c54:	2600      	movs	r6, #0
 8009c56:	42a6      	cmp	r6, r4
 8009c58:	d105      	bne.n	8009c66 <__libc_init_array+0x2e>
 8009c5a:	bd70      	pop	{r4, r5, r6, pc}
 8009c5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c60:	4798      	blx	r3
 8009c62:	3601      	adds	r6, #1
 8009c64:	e7ee      	b.n	8009c44 <__libc_init_array+0xc>
 8009c66:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c6a:	4798      	blx	r3
 8009c6c:	3601      	adds	r6, #1
 8009c6e:	e7f2      	b.n	8009c56 <__libc_init_array+0x1e>
 8009c70:	08009e1c 	.word	0x08009e1c
 8009c74:	08009e1c 	.word	0x08009e1c
 8009c78:	08009e1c 	.word	0x08009e1c
 8009c7c:	08009e20 	.word	0x08009e20

08009c80 <memcpy>:
 8009c80:	440a      	add	r2, r1
 8009c82:	4291      	cmp	r1, r2
 8009c84:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c88:	d100      	bne.n	8009c8c <memcpy+0xc>
 8009c8a:	4770      	bx	lr
 8009c8c:	b510      	push	{r4, lr}
 8009c8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c96:	4291      	cmp	r1, r2
 8009c98:	d1f9      	bne.n	8009c8e <memcpy+0xe>
 8009c9a:	bd10      	pop	{r4, pc}

08009c9c <_init>:
 8009c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c9e:	bf00      	nop
 8009ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ca2:	bc08      	pop	{r3}
 8009ca4:	469e      	mov	lr, r3
 8009ca6:	4770      	bx	lr

08009ca8 <_fini>:
 8009ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009caa:	bf00      	nop
 8009cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cae:	bc08      	pop	{r3}
 8009cb0:	469e      	mov	lr, r3
 8009cb2:	4770      	bx	lr
