	component DCFIFO_10bit_64 is
		port (
			data  : in  std_logic_vector(9 downto 0) := (others => 'X'); -- datain
			wrreq : in  std_logic                    := 'X';             -- wrreq
			rdreq : in  std_logic                    := 'X';             -- rdreq
			wrclk : in  std_logic                    := 'X';             -- wrclk
			rdclk : in  std_logic                    := 'X';             -- rdclk
			aclr  : in  std_logic                    := 'X';             -- aclr
			q     : out std_logic_vector(9 downto 0)                     -- dataout
		);
	end component DCFIFO_10bit_64;

