Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Sep 22 18:28:30 2023
| Host         : Azathoth running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file fpga_basicIO_control_sets_placed.rpt
| Design       : fpga_basicIO
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              38 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                          Enable Signal                         |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  inst_circuito/inst_control/write_enable_reg_i_2_n_0 |                                                                |                                               |                1 |              1 |         1.00 |
|  inst_circuito/inst_control/write_to_reg_i_2_n_0     |                                                                |                                               |                1 |              1 |         1.00 |
|  inst_circuito/inst_control/op_code_reg[2]_i_2_n_0   |                                                                |                                               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                       | inst_circuito/inst_control/FSM_sequential_currstate[3]_i_1_n_0 | btnUreg                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | inst_circuito/inst_control/E[0]                                | btnUreg                                       |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG                                       | inst_circuito/inst_control/write_to_reg_0[0]                   | btnUreg                                       |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG                                       |                                                                | Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                                | Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                                |                                               |               19 |             40 |         2.11 |
+------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


