Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug  6 10:43:23 2025
| Host         : DESKTOP-S7TDGUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : 7z012s-clg485
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
SYNTH-10   Warning           Wide multiplier                                 88          
TIMING-18  Warning           Missing input or output delay                   98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    491.816        0.000                      0                36313        0.030        0.000                      0                36313      498.870        0.000                       0                 14018  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)             Period(ns)      Frequency(MHz)
-----         ------------             ----------      --------------
clk_output    {0.000 500.000}          1000.000        1.000           
clk_sampling  {0.000 31250.001}        62500.003       0.016           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_output        972.920        0.000                      0                36204        0.030        0.000                      0                36204      498.870        0.000                       0                 13984  
clk_sampling    62493.914        0.000                      0                  105        0.143        0.000                      0                  105    31249.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_sampling  clk_output        492.279        0.000                      0                  195        0.404        0.000                      0                  195  
clk_output    clk_sampling      491.816        0.000                      0                   68        0.556        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_output                  
(none)                      clk_output    
(none)                      clk_sampling  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_output
  To Clock:  clk_output

Setup :            0  Failing Endpoints,  Worst Slack      972.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             972.920ns  (required time - arrival time)
  Source:                 filterbank/write_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.014ns  (logic 10.066ns (37.262%)  route 16.948ns (62.738%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 1003.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.457     4.299    filterbank/clk_output_IBUF_BUFG
    SLICE_X81Y29         FDRE                                         r  filterbank/write_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.379     4.678 r  filterbank/write_pos_reg[0]/Q
                         net (fo=484, routed)         2.518     7.196    filterbank/write_pos_reg[0]
    SLICE_X87Y33         LUT6 (Prop_lut6_I3_O)        0.105     7.301 r  filterbank/multOp_i_70/O
                         net (fo=1, routed)           0.000     7.301    filterbank/multOp_i_70_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.741 r  filterbank/multOp_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.741    filterbank/multOp_i_62_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  filterbank/multOp_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.839    filterbank/multOp_i_31_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.029 r  filterbank/multOp_i_14/CO[2]
                         net (fo=63, routed)          3.472    11.501    pow_spectrum/output_valid4
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.261    11.762 r  pow_spectrum/multOp__0_i_16/O
                         net (fo=16, routed)          2.173    13.935    filterbank/processed_sample[18]
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.397    17.332 r  filterbank/multOp__49/PCOUT[47]
                         net (fo=1, routed)           0.002    17.334    filterbank/multOp__49_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.772 r  filterbank/multOp__50/PCOUT[47]
                         net (fo=1, routed)           0.002    18.774    filterbank/multOp__50_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    20.045 r  filterbank/multOp__51/P[1]
                         net (fo=3, routed)           1.425    21.470    filterbank/multOp__51_n_104
    SLICE_X74Y49         LUT3 (Prop_lut3_I2_O)        0.127    21.597 r  filterbank/coeffs[0][59]_i_10/O
                         net (fo=2, routed)           0.503    22.099    filterbank/coeffs[0][59]_i_10_n_0
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.286    22.385 r  filterbank/coeffs[0][59]_i_14/O
                         net (fo=1, routed)           0.000    22.385    filterbank/coeffs[0][59]_i_14_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    22.837 r  filterbank/coeffs_reg[0][59]_i_2/O[2]
                         net (fo=2, routed)           1.015    23.853    filterbank/coeffs_reg[0][59]_i_2_n_5
    SLICE_X72Y54         LUT4 (Prop_lut4_I3_O)        0.244    24.097 r  filterbank/coeffs[0][55]_i_3/O
                         net (fo=1, routed)           0.000    24.097    filterbank/coeffs[0][55]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.411 r  filterbank/coeffs_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.411    filterbank/coeffs_reg[0][55]_i_1_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.511 r  filterbank/coeffs_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.511    filterbank/coeffs_reg[0][59]_i_1_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    24.788 f  filterbank/coeffs_reg[0][63]_i_1/O[3]
                         net (fo=18, routed)          2.499    27.287    filterbank/p_0_out[63]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.250    27.537 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    27.537    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.869 f  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=56, routed)          3.339    31.208    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X74Y44         LUT2 (Prop_lut2_I1_O)        0.105    31.313 r  filterbank/coefficients[23]_i_1/O
                         net (fo=1, routed)           0.000    31.313    filterbank/p_7_out[23]
    SLICE_X74Y44         FDRE                                         r  filterbank/coefficients_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.254  1003.784    filterbank/clk_output_IBUF_BUFG
    SLICE_X74Y44         FDRE                                         r  filterbank/coefficients_reg[23]/C
                         clock pessimism              0.408  1004.192    
                         clock uncertainty           -0.035  1004.157    
    SLICE_X74Y44         FDRE (Setup_fdre_C_D)        0.076  1004.233    filterbank/coefficients_reg[23]
  -------------------------------------------------------------------
                         required time                       1004.233    
                         arrival time                         -31.313    
  -------------------------------------------------------------------
                         slack                                972.920    

Slack (MET) :             972.936ns  (required time - arrival time)
  Source:                 filterbank/write_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.027ns  (logic 10.079ns (37.292%)  route 16.948ns (62.708%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 1003.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.457     4.299    filterbank/clk_output_IBUF_BUFG
    SLICE_X81Y29         FDRE                                         r  filterbank/write_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.379     4.678 r  filterbank/write_pos_reg[0]/Q
                         net (fo=484, routed)         2.518     7.196    filterbank/write_pos_reg[0]
    SLICE_X87Y33         LUT6 (Prop_lut6_I3_O)        0.105     7.301 r  filterbank/multOp_i_70/O
                         net (fo=1, routed)           0.000     7.301    filterbank/multOp_i_70_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.741 r  filterbank/multOp_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.741    filterbank/multOp_i_62_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  filterbank/multOp_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.839    filterbank/multOp_i_31_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.029 r  filterbank/multOp_i_14/CO[2]
                         net (fo=63, routed)          3.472    11.501    pow_spectrum/output_valid4
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.261    11.762 r  pow_spectrum/multOp__0_i_16/O
                         net (fo=16, routed)          2.173    13.935    filterbank/processed_sample[18]
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.397    17.332 r  filterbank/multOp__49/PCOUT[47]
                         net (fo=1, routed)           0.002    17.334    filterbank/multOp__49_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.772 r  filterbank/multOp__50/PCOUT[47]
                         net (fo=1, routed)           0.002    18.774    filterbank/multOp__50_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    20.045 r  filterbank/multOp__51/P[1]
                         net (fo=3, routed)           1.425    21.470    filterbank/multOp__51_n_104
    SLICE_X74Y49         LUT3 (Prop_lut3_I2_O)        0.127    21.597 r  filterbank/coeffs[0][59]_i_10/O
                         net (fo=2, routed)           0.503    22.099    filterbank/coeffs[0][59]_i_10_n_0
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.286    22.385 r  filterbank/coeffs[0][59]_i_14/O
                         net (fo=1, routed)           0.000    22.385    filterbank/coeffs[0][59]_i_14_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    22.837 r  filterbank/coeffs_reg[0][59]_i_2/O[2]
                         net (fo=2, routed)           1.015    23.853    filterbank/coeffs_reg[0][59]_i_2_n_5
    SLICE_X72Y54         LUT4 (Prop_lut4_I3_O)        0.244    24.097 r  filterbank/coeffs[0][55]_i_3/O
                         net (fo=1, routed)           0.000    24.097    filterbank/coeffs[0][55]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.411 r  filterbank/coeffs_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.411    filterbank/coeffs_reg[0][55]_i_1_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.511 r  filterbank/coeffs_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.511    filterbank/coeffs_reg[0][59]_i_1_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    24.788 f  filterbank/coeffs_reg[0][63]_i_1/O[3]
                         net (fo=18, routed)          2.499    27.287    filterbank/p_0_out[63]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.250    27.537 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    27.537    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.869 f  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=56, routed)          3.339    31.208    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X74Y44         LUT2 (Prop_lut2_I1_O)        0.118    31.326 r  filterbank/coefficients[24]_i_1/O
                         net (fo=1, routed)           0.000    31.326    filterbank/p_7_out[24]
    SLICE_X74Y44         FDRE                                         r  filterbank/coefficients_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.254  1003.784    filterbank/clk_output_IBUF_BUFG
    SLICE_X74Y44         FDRE                                         r  filterbank/coefficients_reg[24]/C
                         clock pessimism              0.408  1004.192    
                         clock uncertainty           -0.035  1004.157    
    SLICE_X74Y44         FDRE (Setup_fdre_C_D)        0.106  1004.263    filterbank/coefficients_reg[24]
  -------------------------------------------------------------------
                         required time                       1004.263    
                         arrival time                         -31.326    
  -------------------------------------------------------------------
                         slack                                972.936    

Slack (MET) :             973.248ns  (required time - arrival time)
  Source:                 filterbank/write_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        26.681ns  (logic 10.066ns (37.727%)  route 16.615ns (62.273%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 1003.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.457     4.299    filterbank/clk_output_IBUF_BUFG
    SLICE_X81Y29         FDRE                                         r  filterbank/write_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.379     4.678 r  filterbank/write_pos_reg[0]/Q
                         net (fo=484, routed)         2.518     7.196    filterbank/write_pos_reg[0]
    SLICE_X87Y33         LUT6 (Prop_lut6_I3_O)        0.105     7.301 r  filterbank/multOp_i_70/O
                         net (fo=1, routed)           0.000     7.301    filterbank/multOp_i_70_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.741 r  filterbank/multOp_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.741    filterbank/multOp_i_62_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  filterbank/multOp_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.839    filterbank/multOp_i_31_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.029 r  filterbank/multOp_i_14/CO[2]
                         net (fo=63, routed)          3.472    11.501    pow_spectrum/output_valid4
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.261    11.762 r  pow_spectrum/multOp__0_i_16/O
                         net (fo=16, routed)          2.173    13.935    filterbank/processed_sample[18]
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.397    17.332 r  filterbank/multOp__49/PCOUT[47]
                         net (fo=1, routed)           0.002    17.334    filterbank/multOp__49_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.772 r  filterbank/multOp__50/PCOUT[47]
                         net (fo=1, routed)           0.002    18.774    filterbank/multOp__50_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    20.045 r  filterbank/multOp__51/P[1]
                         net (fo=3, routed)           1.425    21.470    filterbank/multOp__51_n_104
    SLICE_X74Y49         LUT3 (Prop_lut3_I2_O)        0.127    21.597 r  filterbank/coeffs[0][59]_i_10/O
                         net (fo=2, routed)           0.503    22.099    filterbank/coeffs[0][59]_i_10_n_0
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.286    22.385 r  filterbank/coeffs[0][59]_i_14/O
                         net (fo=1, routed)           0.000    22.385    filterbank/coeffs[0][59]_i_14_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    22.837 r  filterbank/coeffs_reg[0][59]_i_2/O[2]
                         net (fo=2, routed)           1.015    23.853    filterbank/coeffs_reg[0][59]_i_2_n_5
    SLICE_X72Y54         LUT4 (Prop_lut4_I3_O)        0.244    24.097 r  filterbank/coeffs[0][55]_i_3/O
                         net (fo=1, routed)           0.000    24.097    filterbank/coeffs[0][55]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.411 r  filterbank/coeffs_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.411    filterbank/coeffs_reg[0][55]_i_1_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.511 r  filterbank/coeffs_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.511    filterbank/coeffs_reg[0][59]_i_1_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    24.788 f  filterbank/coeffs_reg[0][63]_i_1/O[3]
                         net (fo=18, routed)          2.499    27.287    filterbank/p_0_out[63]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.250    27.537 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    27.537    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.869 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=56, routed)          3.007    30.875    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X74Y44         LUT2 (Prop_lut2_I0_O)        0.105    30.980 r  filterbank/coefficients[0]_i_1/O
                         net (fo=1, routed)           0.000    30.980    filterbank/p_7_out[0]
    SLICE_X74Y44         FDRE                                         r  filterbank/coefficients_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.254  1003.784    filterbank/clk_output_IBUF_BUFG
    SLICE_X74Y44         FDRE                                         r  filterbank/coefficients_reg[0]/C
                         clock pessimism              0.408  1004.192    
                         clock uncertainty           -0.035  1004.157    
    SLICE_X74Y44         FDRE (Setup_fdre_C_D)        0.072  1004.229    filterbank/coefficients_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.229    
                         arrival time                         -30.980    
  -------------------------------------------------------------------
                         slack                                973.248    

Slack (MET) :             973.262ns  (required time - arrival time)
  Source:                 filterbank/write_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        26.701ns  (logic 10.086ns (37.773%)  route 16.615ns (62.227%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 1003.784 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.457     4.299    filterbank/clk_output_IBUF_BUFG
    SLICE_X81Y29         FDRE                                         r  filterbank/write_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.379     4.678 r  filterbank/write_pos_reg[0]/Q
                         net (fo=484, routed)         2.518     7.196    filterbank/write_pos_reg[0]
    SLICE_X87Y33         LUT6 (Prop_lut6_I3_O)        0.105     7.301 r  filterbank/multOp_i_70/O
                         net (fo=1, routed)           0.000     7.301    filterbank/multOp_i_70_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.741 r  filterbank/multOp_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.741    filterbank/multOp_i_62_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  filterbank/multOp_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.839    filterbank/multOp_i_31_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.029 r  filterbank/multOp_i_14/CO[2]
                         net (fo=63, routed)          3.472    11.501    pow_spectrum/output_valid4
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.261    11.762 r  pow_spectrum/multOp__0_i_16/O
                         net (fo=16, routed)          2.173    13.935    filterbank/processed_sample[18]
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.397    17.332 r  filterbank/multOp__49/PCOUT[47]
                         net (fo=1, routed)           0.002    17.334    filterbank/multOp__49_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.772 r  filterbank/multOp__50/PCOUT[47]
                         net (fo=1, routed)           0.002    18.774    filterbank/multOp__50_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    20.045 r  filterbank/multOp__51/P[1]
                         net (fo=3, routed)           1.425    21.470    filterbank/multOp__51_n_104
    SLICE_X74Y49         LUT3 (Prop_lut3_I2_O)        0.127    21.597 r  filterbank/coeffs[0][59]_i_10/O
                         net (fo=2, routed)           0.503    22.099    filterbank/coeffs[0][59]_i_10_n_0
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.286    22.385 r  filterbank/coeffs[0][59]_i_14/O
                         net (fo=1, routed)           0.000    22.385    filterbank/coeffs[0][59]_i_14_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    22.837 r  filterbank/coeffs_reg[0][59]_i_2/O[2]
                         net (fo=2, routed)           1.015    23.853    filterbank/coeffs_reg[0][59]_i_2_n_5
    SLICE_X72Y54         LUT4 (Prop_lut4_I3_O)        0.244    24.097 r  filterbank/coeffs[0][55]_i_3/O
                         net (fo=1, routed)           0.000    24.097    filterbank/coeffs[0][55]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.411 r  filterbank/coeffs_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.411    filterbank/coeffs_reg[0][55]_i_1_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.511 r  filterbank/coeffs_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.511    filterbank/coeffs_reg[0][59]_i_1_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    24.788 f  filterbank/coeffs_reg[0][63]_i_1/O[3]
                         net (fo=18, routed)          2.499    27.287    filterbank/p_0_out[63]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.250    27.537 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    27.537    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.869 f  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=56, routed)          3.007    30.875    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X74Y44         LUT2 (Prop_lut2_I1_O)        0.125    31.000 r  filterbank/coefficients[55]_i_1/O
                         net (fo=1, routed)           0.000    31.000    filterbank/p_7_out[55]
    SLICE_X74Y44         FDRE                                         r  filterbank/coefficients_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.254  1003.784    filterbank/clk_output_IBUF_BUFG
    SLICE_X74Y44         FDRE                                         r  filterbank/coefficients_reg[55]/C
                         clock pessimism              0.408  1004.192    
                         clock uncertainty           -0.035  1004.157    
    SLICE_X74Y44         FDRE (Setup_fdre_C_D)        0.106  1004.263    filterbank/coefficients_reg[55]
  -------------------------------------------------------------------
                         required time                       1004.263    
                         arrival time                         -31.000    
  -------------------------------------------------------------------
                         slack                                973.262    

Slack (MET) :             973.462ns  (required time - arrival time)
  Source:                 filterbank/write_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        26.466ns  (logic 10.066ns (38.034%)  route 16.400ns (61.966%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 1003.782 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.457     4.299    filterbank/clk_output_IBUF_BUFG
    SLICE_X81Y29         FDRE                                         r  filterbank/write_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.379     4.678 r  filterbank/write_pos_reg[0]/Q
                         net (fo=484, routed)         2.518     7.196    filterbank/write_pos_reg[0]
    SLICE_X87Y33         LUT6 (Prop_lut6_I3_O)        0.105     7.301 r  filterbank/multOp_i_70/O
                         net (fo=1, routed)           0.000     7.301    filterbank/multOp_i_70_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.741 r  filterbank/multOp_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.741    filterbank/multOp_i_62_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  filterbank/multOp_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.839    filterbank/multOp_i_31_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.029 r  filterbank/multOp_i_14/CO[2]
                         net (fo=63, routed)          3.472    11.501    pow_spectrum/output_valid4
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.261    11.762 r  pow_spectrum/multOp__0_i_16/O
                         net (fo=16, routed)          2.173    13.935    filterbank/processed_sample[18]
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.397    17.332 r  filterbank/multOp__49/PCOUT[47]
                         net (fo=1, routed)           0.002    17.334    filterbank/multOp__49_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.772 r  filterbank/multOp__50/PCOUT[47]
                         net (fo=1, routed)           0.002    18.774    filterbank/multOp__50_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    20.045 r  filterbank/multOp__51/P[1]
                         net (fo=3, routed)           1.425    21.470    filterbank/multOp__51_n_104
    SLICE_X74Y49         LUT3 (Prop_lut3_I2_O)        0.127    21.597 r  filterbank/coeffs[0][59]_i_10/O
                         net (fo=2, routed)           0.503    22.099    filterbank/coeffs[0][59]_i_10_n_0
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.286    22.385 r  filterbank/coeffs[0][59]_i_14/O
                         net (fo=1, routed)           0.000    22.385    filterbank/coeffs[0][59]_i_14_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    22.837 r  filterbank/coeffs_reg[0][59]_i_2/O[2]
                         net (fo=2, routed)           1.015    23.853    filterbank/coeffs_reg[0][59]_i_2_n_5
    SLICE_X72Y54         LUT4 (Prop_lut4_I3_O)        0.244    24.097 r  filterbank/coeffs[0][55]_i_3/O
                         net (fo=1, routed)           0.000    24.097    filterbank/coeffs[0][55]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.411 r  filterbank/coeffs_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.411    filterbank/coeffs_reg[0][55]_i_1_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.511 r  filterbank/coeffs_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.511    filterbank/coeffs_reg[0][59]_i_1_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    24.788 f  filterbank/coeffs_reg[0][63]_i_1/O[3]
                         net (fo=18, routed)          2.499    27.287    filterbank/p_0_out[63]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.250    27.537 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    27.537    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.869 f  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=56, routed)          2.791    30.660    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X66Y42         LUT2 (Prop_lut2_I1_O)        0.105    30.765 r  filterbank/coefficients[21]_i_1/O
                         net (fo=1, routed)           0.000    30.765    filterbank/p_7_out[21]
    SLICE_X66Y42         FDRE                                         r  filterbank/coefficients_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.252  1003.782    filterbank/clk_output_IBUF_BUFG
    SLICE_X66Y42         FDRE                                         r  filterbank/coefficients_reg[21]/C
                         clock pessimism              0.408  1004.190    
                         clock uncertainty           -0.035  1004.155    
    SLICE_X66Y42         FDRE (Setup_fdre_C_D)        0.072  1004.227    filterbank/coefficients_reg[21]
  -------------------------------------------------------------------
                         required time                       1004.227    
                         arrival time                         -30.765    
  -------------------------------------------------------------------
                         slack                                973.462    

Slack (MET) :             973.476ns  (required time - arrival time)
  Source:                 filterbank/write_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        26.486ns  (logic 10.086ns (38.081%)  route 16.400ns (61.919%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 1003.782 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.457     4.299    filterbank/clk_output_IBUF_BUFG
    SLICE_X81Y29         FDRE                                         r  filterbank/write_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.379     4.678 r  filterbank/write_pos_reg[0]/Q
                         net (fo=484, routed)         2.518     7.196    filterbank/write_pos_reg[0]
    SLICE_X87Y33         LUT6 (Prop_lut6_I3_O)        0.105     7.301 r  filterbank/multOp_i_70/O
                         net (fo=1, routed)           0.000     7.301    filterbank/multOp_i_70_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.741 r  filterbank/multOp_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.741    filterbank/multOp_i_62_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  filterbank/multOp_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.839    filterbank/multOp_i_31_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.029 r  filterbank/multOp_i_14/CO[2]
                         net (fo=63, routed)          3.472    11.501    pow_spectrum/output_valid4
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.261    11.762 r  pow_spectrum/multOp__0_i_16/O
                         net (fo=16, routed)          2.173    13.935    filterbank/processed_sample[18]
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.397    17.332 r  filterbank/multOp__49/PCOUT[47]
                         net (fo=1, routed)           0.002    17.334    filterbank/multOp__49_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.772 r  filterbank/multOp__50/PCOUT[47]
                         net (fo=1, routed)           0.002    18.774    filterbank/multOp__50_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    20.045 r  filterbank/multOp__51/P[1]
                         net (fo=3, routed)           1.425    21.470    filterbank/multOp__51_n_104
    SLICE_X74Y49         LUT3 (Prop_lut3_I2_O)        0.127    21.597 r  filterbank/coeffs[0][59]_i_10/O
                         net (fo=2, routed)           0.503    22.099    filterbank/coeffs[0][59]_i_10_n_0
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.286    22.385 r  filterbank/coeffs[0][59]_i_14/O
                         net (fo=1, routed)           0.000    22.385    filterbank/coeffs[0][59]_i_14_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    22.837 r  filterbank/coeffs_reg[0][59]_i_2/O[2]
                         net (fo=2, routed)           1.015    23.853    filterbank/coeffs_reg[0][59]_i_2_n_5
    SLICE_X72Y54         LUT4 (Prop_lut4_I3_O)        0.244    24.097 r  filterbank/coeffs[0][55]_i_3/O
                         net (fo=1, routed)           0.000    24.097    filterbank/coeffs[0][55]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.411 r  filterbank/coeffs_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.411    filterbank/coeffs_reg[0][55]_i_1_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.511 r  filterbank/coeffs_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.511    filterbank/coeffs_reg[0][59]_i_1_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    24.788 f  filterbank/coeffs_reg[0][63]_i_1/O[3]
                         net (fo=18, routed)          2.499    27.287    filterbank/p_0_out[63]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.250    27.537 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    27.537    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.869 f  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=56, routed)          2.791    30.660    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X66Y42         LUT2 (Prop_lut2_I1_O)        0.125    30.785 r  filterbank/coefficients[22]_i_1/O
                         net (fo=1, routed)           0.000    30.785    filterbank/p_7_out[22]
    SLICE_X66Y42         FDRE                                         r  filterbank/coefficients_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.252  1003.782    filterbank/clk_output_IBUF_BUFG
    SLICE_X66Y42         FDRE                                         r  filterbank/coefficients_reg[22]/C
                         clock pessimism              0.408  1004.190    
                         clock uncertainty           -0.035  1004.155    
    SLICE_X66Y42         FDRE (Setup_fdre_C_D)        0.106  1004.261    filterbank/coefficients_reg[22]
  -------------------------------------------------------------------
                         required time                       1004.261    
                         arrival time                         -30.785    
  -------------------------------------------------------------------
                         slack                                973.476    

Slack (MET) :             973.798ns  (required time - arrival time)
  Source:                 filterbank/write_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        26.086ns  (logic 10.066ns (38.587%)  route 16.020ns (61.413%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 1003.781 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.457     4.299    filterbank/clk_output_IBUF_BUFG
    SLICE_X81Y29         FDRE                                         r  filterbank/write_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.379     4.678 r  filterbank/write_pos_reg[0]/Q
                         net (fo=484, routed)         2.518     7.196    filterbank/write_pos_reg[0]
    SLICE_X87Y33         LUT6 (Prop_lut6_I3_O)        0.105     7.301 r  filterbank/multOp_i_70/O
                         net (fo=1, routed)           0.000     7.301    filterbank/multOp_i_70_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.741 r  filterbank/multOp_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.741    filterbank/multOp_i_62_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  filterbank/multOp_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.839    filterbank/multOp_i_31_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.029 r  filterbank/multOp_i_14/CO[2]
                         net (fo=63, routed)          3.472    11.501    pow_spectrum/output_valid4
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.261    11.762 r  pow_spectrum/multOp__0_i_16/O
                         net (fo=16, routed)          2.173    13.935    filterbank/processed_sample[18]
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.397    17.332 r  filterbank/multOp__49/PCOUT[47]
                         net (fo=1, routed)           0.002    17.334    filterbank/multOp__49_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.772 r  filterbank/multOp__50/PCOUT[47]
                         net (fo=1, routed)           0.002    18.774    filterbank/multOp__50_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    20.045 r  filterbank/multOp__51/P[1]
                         net (fo=3, routed)           1.425    21.470    filterbank/multOp__51_n_104
    SLICE_X74Y49         LUT3 (Prop_lut3_I2_O)        0.127    21.597 r  filterbank/coeffs[0][59]_i_10/O
                         net (fo=2, routed)           0.503    22.099    filterbank/coeffs[0][59]_i_10_n_0
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.286    22.385 r  filterbank/coeffs[0][59]_i_14/O
                         net (fo=1, routed)           0.000    22.385    filterbank/coeffs[0][59]_i_14_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    22.837 r  filterbank/coeffs_reg[0][59]_i_2/O[2]
                         net (fo=2, routed)           1.015    23.853    filterbank/coeffs_reg[0][59]_i_2_n_5
    SLICE_X72Y54         LUT4 (Prop_lut4_I3_O)        0.244    24.097 r  filterbank/coeffs[0][55]_i_3/O
                         net (fo=1, routed)           0.000    24.097    filterbank/coeffs[0][55]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.411 r  filterbank/coeffs_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.411    filterbank/coeffs_reg[0][55]_i_1_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.511 r  filterbank/coeffs_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.511    filterbank/coeffs_reg[0][59]_i_1_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    24.788 f  filterbank/coeffs_reg[0][63]_i_1/O[3]
                         net (fo=18, routed)          2.499    27.287    filterbank/p_0_out[63]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.250    27.537 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    27.537    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.869 f  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=56, routed)          2.411    30.280    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X61Y49         LUT2 (Prop_lut2_I1_O)        0.105    30.385 r  filterbank/coefficients[39]_i_1/O
                         net (fo=1, routed)           0.000    30.385    filterbank/p_7_out[39]
    SLICE_X61Y49         FDRE                                         r  filterbank/coefficients_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.251  1003.781    filterbank/clk_output_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  filterbank/coefficients_reg[39]/C
                         clock pessimism              0.408  1004.189    
                         clock uncertainty           -0.035  1004.154    
    SLICE_X61Y49         FDRE (Setup_fdre_C_D)        0.030  1004.184    filterbank/coefficients_reg[39]
  -------------------------------------------------------------------
                         required time                       1004.184    
                         arrival time                         -30.385    
  -------------------------------------------------------------------
                         slack                                973.798    

Slack (MET) :             973.800ns  (required time - arrival time)
  Source:                 filterbank/write_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        26.086ns  (logic 10.066ns (38.587%)  route 16.020ns (61.413%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 1003.781 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.457     4.299    filterbank/clk_output_IBUF_BUFG
    SLICE_X81Y29         FDRE                                         r  filterbank/write_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.379     4.678 r  filterbank/write_pos_reg[0]/Q
                         net (fo=484, routed)         2.518     7.196    filterbank/write_pos_reg[0]
    SLICE_X87Y33         LUT6 (Prop_lut6_I3_O)        0.105     7.301 r  filterbank/multOp_i_70/O
                         net (fo=1, routed)           0.000     7.301    filterbank/multOp_i_70_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.741 r  filterbank/multOp_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.741    filterbank/multOp_i_62_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  filterbank/multOp_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.839    filterbank/multOp_i_31_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.029 r  filterbank/multOp_i_14/CO[2]
                         net (fo=63, routed)          3.472    11.501    pow_spectrum/output_valid4
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.261    11.762 r  pow_spectrum/multOp__0_i_16/O
                         net (fo=16, routed)          2.173    13.935    filterbank/processed_sample[18]
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.397    17.332 r  filterbank/multOp__49/PCOUT[47]
                         net (fo=1, routed)           0.002    17.334    filterbank/multOp__49_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.772 r  filterbank/multOp__50/PCOUT[47]
                         net (fo=1, routed)           0.002    18.774    filterbank/multOp__50_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    20.045 r  filterbank/multOp__51/P[1]
                         net (fo=3, routed)           1.425    21.470    filterbank/multOp__51_n_104
    SLICE_X74Y49         LUT3 (Prop_lut3_I2_O)        0.127    21.597 r  filterbank/coeffs[0][59]_i_10/O
                         net (fo=2, routed)           0.503    22.099    filterbank/coeffs[0][59]_i_10_n_0
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.286    22.385 r  filterbank/coeffs[0][59]_i_14/O
                         net (fo=1, routed)           0.000    22.385    filterbank/coeffs[0][59]_i_14_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    22.837 r  filterbank/coeffs_reg[0][59]_i_2/O[2]
                         net (fo=2, routed)           1.015    23.853    filterbank/coeffs_reg[0][59]_i_2_n_5
    SLICE_X72Y54         LUT4 (Prop_lut4_I3_O)        0.244    24.097 r  filterbank/coeffs[0][55]_i_3/O
                         net (fo=1, routed)           0.000    24.097    filterbank/coeffs[0][55]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.411 r  filterbank/coeffs_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.411    filterbank/coeffs_reg[0][55]_i_1_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.511 r  filterbank/coeffs_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.511    filterbank/coeffs_reg[0][59]_i_1_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    24.788 f  filterbank/coeffs_reg[0][63]_i_1/O[3]
                         net (fo=18, routed)          2.499    27.287    filterbank/p_0_out[63]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.250    27.537 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    27.537    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.869 f  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=56, routed)          2.411    30.280    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X61Y49         LUT2 (Prop_lut2_I1_O)        0.105    30.385 r  filterbank/coefficients[45]_i_1/O
                         net (fo=1, routed)           0.000    30.385    filterbank/p_7_out[45]
    SLICE_X61Y49         FDRE                                         r  filterbank/coefficients_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.251  1003.781    filterbank/clk_output_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  filterbank/coefficients_reg[45]/C
                         clock pessimism              0.408  1004.189    
                         clock uncertainty           -0.035  1004.154    
    SLICE_X61Y49         FDRE (Setup_fdre_C_D)        0.032  1004.186    filterbank/coefficients_reg[45]
  -------------------------------------------------------------------
                         required time                       1004.186    
                         arrival time                         -30.385    
  -------------------------------------------------------------------
                         slack                                973.800    

Slack (MET) :             973.827ns  (required time - arrival time)
  Source:                 filterbank/write_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        26.096ns  (logic 10.076ns (38.611%)  route 16.020ns (61.389%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 1003.781 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.457     4.299    filterbank/clk_output_IBUF_BUFG
    SLICE_X81Y29         FDRE                                         r  filterbank/write_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.379     4.678 r  filterbank/write_pos_reg[0]/Q
                         net (fo=484, routed)         2.518     7.196    filterbank/write_pos_reg[0]
    SLICE_X87Y33         LUT6 (Prop_lut6_I3_O)        0.105     7.301 r  filterbank/multOp_i_70/O
                         net (fo=1, routed)           0.000     7.301    filterbank/multOp_i_70_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.741 r  filterbank/multOp_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.741    filterbank/multOp_i_62_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  filterbank/multOp_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.839    filterbank/multOp_i_31_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.029 r  filterbank/multOp_i_14/CO[2]
                         net (fo=63, routed)          3.472    11.501    pow_spectrum/output_valid4
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.261    11.762 r  pow_spectrum/multOp__0_i_16/O
                         net (fo=16, routed)          2.173    13.935    filterbank/processed_sample[18]
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.397    17.332 r  filterbank/multOp__49/PCOUT[47]
                         net (fo=1, routed)           0.002    17.334    filterbank/multOp__49_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.772 r  filterbank/multOp__50/PCOUT[47]
                         net (fo=1, routed)           0.002    18.774    filterbank/multOp__50_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    20.045 r  filterbank/multOp__51/P[1]
                         net (fo=3, routed)           1.425    21.470    filterbank/multOp__51_n_104
    SLICE_X74Y49         LUT3 (Prop_lut3_I2_O)        0.127    21.597 r  filterbank/coeffs[0][59]_i_10/O
                         net (fo=2, routed)           0.503    22.099    filterbank/coeffs[0][59]_i_10_n_0
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.286    22.385 r  filterbank/coeffs[0][59]_i_14/O
                         net (fo=1, routed)           0.000    22.385    filterbank/coeffs[0][59]_i_14_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    22.837 r  filterbank/coeffs_reg[0][59]_i_2/O[2]
                         net (fo=2, routed)           1.015    23.853    filterbank/coeffs_reg[0][59]_i_2_n_5
    SLICE_X72Y54         LUT4 (Prop_lut4_I3_O)        0.244    24.097 r  filterbank/coeffs[0][55]_i_3/O
                         net (fo=1, routed)           0.000    24.097    filterbank/coeffs[0][55]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.411 r  filterbank/coeffs_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.411    filterbank/coeffs_reg[0][55]_i_1_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.511 r  filterbank/coeffs_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.511    filterbank/coeffs_reg[0][59]_i_1_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    24.788 f  filterbank/coeffs_reg[0][63]_i_1/O[3]
                         net (fo=18, routed)          2.499    27.287    filterbank/p_0_out[63]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.250    27.537 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    27.537    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.869 f  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=56, routed)          2.411    30.280    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X61Y49         LUT2 (Prop_lut2_I1_O)        0.115    30.395 r  filterbank/coefficients[40]_i_1/O
                         net (fo=1, routed)           0.000    30.395    filterbank/p_7_out[40]
    SLICE_X61Y49         FDRE                                         r  filterbank/coefficients_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.251  1003.781    filterbank/clk_output_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  filterbank/coefficients_reg[40]/C
                         clock pessimism              0.408  1004.189    
                         clock uncertainty           -0.035  1004.154    
    SLICE_X61Y49         FDRE (Setup_fdre_C_D)        0.069  1004.223    filterbank/coefficients_reg[40]
  -------------------------------------------------------------------
                         required time                       1004.223    
                         arrival time                         -30.395    
  -------------------------------------------------------------------
                         slack                                973.827    

Slack (MET) :             973.827ns  (required time - arrival time)
  Source:                 filterbank/write_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        26.096ns  (logic 10.076ns (38.611%)  route 16.020ns (61.389%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 1003.781 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.457     4.299    filterbank/clk_output_IBUF_BUFG
    SLICE_X81Y29         FDRE                                         r  filterbank/write_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDRE (Prop_fdre_C_Q)         0.379     4.678 r  filterbank/write_pos_reg[0]/Q
                         net (fo=484, routed)         2.518     7.196    filterbank/write_pos_reg[0]
    SLICE_X87Y33         LUT6 (Prop_lut6_I3_O)        0.105     7.301 r  filterbank/multOp_i_70/O
                         net (fo=1, routed)           0.000     7.301    filterbank/multOp_i_70_n_0
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.741 r  filterbank/multOp_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.741    filterbank/multOp_i_62_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  filterbank/multOp_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.839    filterbank/multOp_i_31_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.029 r  filterbank/multOp_i_14/CO[2]
                         net (fo=63, routed)          3.472    11.501    pow_spectrum/output_valid4
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.261    11.762 r  pow_spectrum/multOp__0_i_16/O
                         net (fo=16, routed)          2.173    13.935    filterbank/processed_sample[18]
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      3.397    17.332 r  filterbank/multOp__49/PCOUT[47]
                         net (fo=1, routed)           0.002    17.334    filterbank/multOp__49_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    18.772 r  filterbank/multOp__50/PCOUT[47]
                         net (fo=1, routed)           0.002    18.774    filterbank/multOp__50_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    20.045 r  filterbank/multOp__51/P[1]
                         net (fo=3, routed)           1.425    21.470    filterbank/multOp__51_n_104
    SLICE_X74Y49         LUT3 (Prop_lut3_I2_O)        0.127    21.597 r  filterbank/coeffs[0][59]_i_10/O
                         net (fo=2, routed)           0.503    22.099    filterbank/coeffs[0][59]_i_10_n_0
    SLICE_X74Y50         LUT4 (Prop_lut4_I3_O)        0.286    22.385 r  filterbank/coeffs[0][59]_i_14/O
                         net (fo=1, routed)           0.000    22.385    filterbank/coeffs[0][59]_i_14_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452    22.837 r  filterbank/coeffs_reg[0][59]_i_2/O[2]
                         net (fo=2, routed)           1.015    23.853    filterbank/coeffs_reg[0][59]_i_2_n_5
    SLICE_X72Y54         LUT4 (Prop_lut4_I3_O)        0.244    24.097 r  filterbank/coeffs[0][55]_i_3/O
                         net (fo=1, routed)           0.000    24.097    filterbank/coeffs[0][55]_i_3_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.411 r  filterbank/coeffs_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.411    filterbank/coeffs_reg[0][55]_i_1_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    24.511 r  filterbank/coeffs_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.511    filterbank/coeffs_reg[0][59]_i_1_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    24.788 f  filterbank/coeffs_reg[0][63]_i_1/O[3]
                         net (fo=18, routed)          2.499    27.287    filterbank/p_0_out[63]
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.250    27.537 r  filterbank/coefficients[55]_i_4/O
                         net (fo=1, routed)           0.000    27.537    filterbank/coefficients[55]_i_4_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    27.869 f  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=56, routed)          2.411    30.280    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X61Y49         LUT2 (Prop_lut2_I1_O)        0.115    30.395 r  filterbank/coefficients[46]_i_1/O
                         net (fo=1, routed)           0.000    30.395    filterbank/p_7_out[46]
    SLICE_X61Y49         FDRE                                         r  filterbank/coefficients_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    AA14                                              0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814  1000.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639  1002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.251  1003.781    filterbank/clk_output_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  filterbank/coefficients_reg[46]/C
                         clock pessimism              0.408  1004.189    
                         clock uncertainty           -0.035  1004.154    
    SLICE_X61Y49         FDRE (Setup_fdre_C_D)        0.069  1004.223    filterbank/coefficients_reg[46]
  -------------------------------------------------------------------
                         required time                       1004.223    
                         arrival time                         -30.395    
  -------------------------------------------------------------------
                         slack                                973.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 filterbank/coeffs_reg[8][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coeffs_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.348ns (81.282%)  route 0.080ns (18.718%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.563     1.478    filterbank/clk_output_IBUF_BUFG
    SLICE_X73Y49         FDRE                                         r  filterbank/coeffs_reg[8][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  filterbank/coeffs_reg[8][35]/Q
                         net (fo=1, routed)           0.079     1.699    filterbank/coeffs_reg_n_0_[8][35]
    SLICE_X72Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.744 r  filterbank/coeffs[0][35]_i_2/O
                         net (fo=1, routed)           0.000     1.744    filterbank/coeffs[0][35]_i_2_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.853 r  filterbank/coeffs_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.853    filterbank/coeffs_reg[0][35]_i_1_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.906 r  filterbank/coeffs_reg[0][39]_i_1/O[0]
                         net (fo=18, routed)          0.000     1.906    filterbank/p_0_out[36]
    SLICE_X72Y50         FDRE                                         r  filterbank/coeffs_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.831     1.998    filterbank/clk_output_IBUF_BUFG
    SLICE_X72Y50         FDRE                                         r  filterbank/coeffs_reg[0][36]/C
                         clock pessimism             -0.251     1.747    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.130     1.877    filterbank/coeffs_reg[0][36]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 filterbank/coeffs_reg[8][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coeffs_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.361ns (81.833%)  route 0.080ns (18.167%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.563     1.478    filterbank/clk_output_IBUF_BUFG
    SLICE_X73Y49         FDRE                                         r  filterbank/coeffs_reg[8][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  filterbank/coeffs_reg[8][35]/Q
                         net (fo=1, routed)           0.079     1.699    filterbank/coeffs_reg_n_0_[8][35]
    SLICE_X72Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.744 r  filterbank/coeffs[0][35]_i_2/O
                         net (fo=1, routed)           0.000     1.744    filterbank/coeffs[0][35]_i_2_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.853 r  filterbank/coeffs_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.853    filterbank/coeffs_reg[0][35]_i_1_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.919 r  filterbank/coeffs_reg[0][39]_i_1/O[2]
                         net (fo=18, routed)          0.000     1.919    filterbank/p_0_out[38]
    SLICE_X72Y50         FDRE                                         r  filterbank/coeffs_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.831     1.998    filterbank/clk_output_IBUF_BUFG
    SLICE_X72Y50         FDRE                                         r  filterbank/coeffs_reg[0][38]/C
                         clock pessimism             -0.251     1.747    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.130     1.877    filterbank/coeffs_reg[0][38]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pow_spectrum/output_value_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/samples_reg_128_191_54_56/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.576     1.491    pow_spectrum/clk_output_IBUF_BUFG
    SLICE_X87Y27         FDRE                                         r  pow_spectrum/output_value_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y27         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  pow_spectrum/output_value_reg[54]/Q
                         net (fo=6, routed)           0.067     1.699    filterbank/samples_reg_128_191_54_56/DIA
    SLICE_X86Y27         RAMD64E                                      r  filterbank/samples_reg_128_191_54_56/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.844     2.011    filterbank/samples_reg_128_191_54_56/WCLK
    SLICE_X86Y27         RAMD64E                                      r  filterbank/samples_reg_128_191_54_56/RAMA/CLK
                         clock pessimism             -0.507     1.504    
    SLICE_X86Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.651    filterbank/samples_reg_128_191_54_56/RAMA
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[30].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.573%)  route 0.240ns (59.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.581     1.496    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X78Y13         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[30].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y13         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[30].i_fdre1/Q
                         net (fo=1, routed)           0.240     1.900    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/dina[61]
    RAMB18_X2Y2          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.894     2.060    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X2Y2          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.506     1.555    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.296     1.851    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.875%)  route 0.154ns (52.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.584     1.499    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X23Y1          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/Q
                         net (fo=2, routed)           0.154     1.794    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg_1[3]
    RAMB18_X1Y0          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.893     2.059    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/aclk
    RAMB18_X1Y0          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
                         clock pessimism             -0.506     1.554    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.737    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[29].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.931%)  route 0.247ns (60.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.582     1.497    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X78Y12         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[29].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y12         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[29].i_fdre1/Q
                         net (fo=1, routed)           0.247     1.908    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/dina[59]
    RAMB18_X2Y2          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.894     2.060    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/clk
    RAMB18_X2Y2          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.506     1.555    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.296     1.851    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.646%)  route 0.155ns (52.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.584     1.499    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X23Y1          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/Q
                         net (fo=2, routed)           0.155     1.795    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg_1[3]
    RAMB18_X1Y0          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.892     2.058    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/aclk
    RAMB18_X1Y0          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
                         clock pessimism             -0.506     1.553    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.736    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pow_spectrum/output_value_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/samples_reg_256_319_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.229%)  route 0.079ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.573     1.488    pow_spectrum/clk_output_IBUF_BUFG
    SLICE_X87Y25         FDRE                                         r  pow_spectrum/output_value_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  pow_spectrum/output_value_reg[21]/Q
                         net (fo=6, routed)           0.079     1.708    filterbank/samples_reg_256_319_21_23/DIA
    SLICE_X86Y25         RAMD64E                                      r  filterbank/samples_reg_256_319_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.841     2.008    filterbank/samples_reg_256_319_21_23/WCLK
    SLICE_X86Y25         RAMD64E                                      r  filterbank/samples_reg_256_319_21_23/RAMA/CLK
                         clock pessimism             -0.507     1.501    
    SLICE_X86Y25         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.648    filterbank/samples_reg_256_319_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][45]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.038%)  route 0.231ns (60.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.564     1.479    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X58Y4          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.148     1.627 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/Q
                         net (fo=1, routed)           0.231     1.858    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[45]
    SLICE_X66Y4          SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][45]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.830     1.997    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X66Y4          SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][45]_srl29/CLK
                         clock pessimism             -0.256     1.741    
    SLICE_X66Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.797    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][45]_srl29
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 filterbank/coeffs_reg[8][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coeffs_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.384ns (82.734%)  route 0.080ns (17.266%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.563     1.478    filterbank/clk_output_IBUF_BUFG
    SLICE_X73Y49         FDRE                                         r  filterbank/coeffs_reg[8][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  filterbank/coeffs_reg[8][35]/Q
                         net (fo=1, routed)           0.079     1.699    filterbank/coeffs_reg_n_0_[8][35]
    SLICE_X72Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.744 r  filterbank/coeffs[0][35]_i_2/O
                         net (fo=1, routed)           0.000     1.744    filterbank/coeffs[0][35]_i_2_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.853 r  filterbank/coeffs_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.853    filterbank/coeffs_reg[0][35]_i_1_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.942 r  filterbank/coeffs_reg[0][39]_i_1/O[1]
                         net (fo=18, routed)          0.000     1.942    filterbank/p_0_out[37]
    SLICE_X72Y50         FDRE                                         r  filterbank/coeffs_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.831     1.998    filterbank/clk_output_IBUF_BUFG
    SLICE_X72Y50         FDRE                                         r  filterbank/coeffs_reg[0][37]/C
                         clock pessimism             -0.251     1.747    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.130     1.877    filterbank/coeffs_reg[0][37]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_output
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_output }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.272         1000.000    996.728    DSP48_X3Y29   lifter/output_value_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         1000.000    996.891    DSP48_X3Y31   lifter/output_value_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X2Y4   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB18_X2Y4   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X2Y2   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB18_X2Y2   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X1Y1   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB18_X1Y1   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X0Y2   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         1000.000    997.830    RAMB18_X0Y2   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         500.000     498.870    SLICE_X86Y69  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_sampling
  To Clock:  clk_sampling

Setup :            0  Failing Endpoints,  Worst Slack    62493.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    31249.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62493.914ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62500.004ns  (clk_sampling rise@62500.004ns - clk_sampling rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.454ns (43.250%)  route 3.220ns (56.750%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462     4.285    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.379     4.664 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.690     5.353    frame_module/input_position_reg[6]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.902 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.902    frame_module/i__carry_i_6_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.002 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.002    frame_module/i__carry_i_5_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.102 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.102    frame_module/i__carry__0_i_7_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.202 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.401 r  frame_module/i__carry__0_i_5__0/O[2]
                         net (fo=3, routed)           1.004     7.406    frame_module/i__carry__0_i_5__0_n_5
    SLICE_X17Y5          LUT6 (Prop_lut6_I0_O)        0.244     7.650 r  frame_module/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.650    frame_module/i__carry__0_i_1_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.982 r  frame_module/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    frame_module/_inferred__0/i__carry__0_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.172 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     8.999    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.261     9.260 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.699     9.959    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[16]/C
                         clock pessimism              0.444 62504.262    
                         clock uncertainty           -0.035 62504.227    
    SLICE_X13Y5          FDRE (Setup_fdre_C_R)       -0.352 62503.875    frame_module/input_position_reg[16]
  -------------------------------------------------------------------
                         required time                      62503.875    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                              62493.914    

Slack (MET) :             62493.914ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62500.004ns  (clk_sampling rise@62500.004ns - clk_sampling rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.454ns (43.250%)  route 3.220ns (56.750%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462     4.285    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.379     4.664 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.690     5.353    frame_module/input_position_reg[6]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.902 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.902    frame_module/i__carry_i_6_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.002 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.002    frame_module/i__carry_i_5_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.102 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.102    frame_module/i__carry__0_i_7_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.202 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.401 r  frame_module/i__carry__0_i_5__0/O[2]
                         net (fo=3, routed)           1.004     7.406    frame_module/i__carry__0_i_5__0_n_5
    SLICE_X17Y5          LUT6 (Prop_lut6_I0_O)        0.244     7.650 r  frame_module/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.650    frame_module/i__carry__0_i_1_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.982 r  frame_module/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    frame_module/_inferred__0/i__carry__0_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.172 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     8.999    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.261     9.260 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.699     9.959    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[17]/C
                         clock pessimism              0.444 62504.262    
                         clock uncertainty           -0.035 62504.227    
    SLICE_X13Y5          FDRE (Setup_fdre_C_R)       -0.352 62503.875    frame_module/input_position_reg[17]
  -------------------------------------------------------------------
                         required time                      62503.875    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                              62493.914    

Slack (MET) :             62493.914ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62500.004ns  (clk_sampling rise@62500.004ns - clk_sampling rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.454ns (43.250%)  route 3.220ns (56.750%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462     4.285    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.379     4.664 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.690     5.353    frame_module/input_position_reg[6]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.902 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.902    frame_module/i__carry_i_6_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.002 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.002    frame_module/i__carry_i_5_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.102 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.102    frame_module/i__carry__0_i_7_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.202 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.401 r  frame_module/i__carry__0_i_5__0/O[2]
                         net (fo=3, routed)           1.004     7.406    frame_module/i__carry__0_i_5__0_n_5
    SLICE_X17Y5          LUT6 (Prop_lut6_I0_O)        0.244     7.650 r  frame_module/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.650    frame_module/i__carry__0_i_1_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.982 r  frame_module/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    frame_module/_inferred__0/i__carry__0_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.172 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     8.999    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.261     9.260 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.699     9.959    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[18]/C
                         clock pessimism              0.444 62504.262    
                         clock uncertainty           -0.035 62504.227    
    SLICE_X13Y5          FDRE (Setup_fdre_C_R)       -0.352 62503.875    frame_module/input_position_reg[18]
  -------------------------------------------------------------------
                         required time                      62503.875    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                              62493.914    

Slack (MET) :             62493.914ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62500.004ns  (clk_sampling rise@62500.004ns - clk_sampling rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.454ns (43.250%)  route 3.220ns (56.750%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462     4.285    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.379     4.664 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.690     5.353    frame_module/input_position_reg[6]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.902 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.902    frame_module/i__carry_i_6_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.002 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.002    frame_module/i__carry_i_5_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.102 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.102    frame_module/i__carry__0_i_7_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.202 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.401 r  frame_module/i__carry__0_i_5__0/O[2]
                         net (fo=3, routed)           1.004     7.406    frame_module/i__carry__0_i_5__0_n_5
    SLICE_X17Y5          LUT6 (Prop_lut6_I0_O)        0.244     7.650 r  frame_module/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.650    frame_module/i__carry__0_i_1_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.982 r  frame_module/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    frame_module/_inferred__0/i__carry__0_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.172 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     8.999    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.261     9.260 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.699     9.959    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[19]/C
                         clock pessimism              0.444 62504.262    
                         clock uncertainty           -0.035 62504.227    
    SLICE_X13Y5          FDRE (Setup_fdre_C_R)       -0.352 62503.875    frame_module/input_position_reg[19]
  -------------------------------------------------------------------
                         required time                      62503.875    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                              62493.914    

Slack (MET) :             62494.023ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62500.004ns  (clk_sampling rise@62500.004ns - clk_sampling rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.454ns (44.093%)  route 3.112ns (55.907%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462     4.285    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.379     4.664 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.690     5.353    frame_module/input_position_reg[6]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.902 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.902    frame_module/i__carry_i_6_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.002 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.002    frame_module/i__carry_i_5_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.102 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.102    frame_module/i__carry__0_i_7_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.202 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.401 r  frame_module/i__carry__0_i_5__0/O[2]
                         net (fo=3, routed)           1.004     7.406    frame_module/i__carry__0_i_5__0_n_5
    SLICE_X17Y5          LUT6 (Prop_lut6_I0_O)        0.244     7.650 r  frame_module/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.650    frame_module/i__carry__0_i_1_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.982 r  frame_module/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    frame_module/_inferred__0/i__carry__0_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.172 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     8.999    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.261     9.260 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.591     9.850    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[12]/C
                         clock pessimism              0.444 62504.262    
                         clock uncertainty           -0.035 62504.227    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352 62503.875    frame_module/input_position_reg[12]
  -------------------------------------------------------------------
                         required time                      62503.875    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                              62494.023    

Slack (MET) :             62494.023ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62500.004ns  (clk_sampling rise@62500.004ns - clk_sampling rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.454ns (44.093%)  route 3.112ns (55.907%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462     4.285    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.379     4.664 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.690     5.353    frame_module/input_position_reg[6]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.902 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.902    frame_module/i__carry_i_6_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.002 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.002    frame_module/i__carry_i_5_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.102 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.102    frame_module/i__carry__0_i_7_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.202 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.401 r  frame_module/i__carry__0_i_5__0/O[2]
                         net (fo=3, routed)           1.004     7.406    frame_module/i__carry__0_i_5__0_n_5
    SLICE_X17Y5          LUT6 (Prop_lut6_I0_O)        0.244     7.650 r  frame_module/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.650    frame_module/i__carry__0_i_1_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.982 r  frame_module/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    frame_module/_inferred__0/i__carry__0_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.172 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     8.999    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.261     9.260 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.591     9.850    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[13]/C
                         clock pessimism              0.444 62504.262    
                         clock uncertainty           -0.035 62504.227    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352 62503.875    frame_module/input_position_reg[13]
  -------------------------------------------------------------------
                         required time                      62503.875    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                              62494.023    

Slack (MET) :             62494.023ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62500.004ns  (clk_sampling rise@62500.004ns - clk_sampling rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.454ns (44.093%)  route 3.112ns (55.907%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462     4.285    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.379     4.664 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.690     5.353    frame_module/input_position_reg[6]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.902 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.902    frame_module/i__carry_i_6_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.002 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.002    frame_module/i__carry_i_5_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.102 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.102    frame_module/i__carry__0_i_7_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.202 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.401 r  frame_module/i__carry__0_i_5__0/O[2]
                         net (fo=3, routed)           1.004     7.406    frame_module/i__carry__0_i_5__0_n_5
    SLICE_X17Y5          LUT6 (Prop_lut6_I0_O)        0.244     7.650 r  frame_module/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.650    frame_module/i__carry__0_i_1_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.982 r  frame_module/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    frame_module/_inferred__0/i__carry__0_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.172 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     8.999    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.261     9.260 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.591     9.850    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[14]/C
                         clock pessimism              0.444 62504.262    
                         clock uncertainty           -0.035 62504.227    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352 62503.875    frame_module/input_position_reg[14]
  -------------------------------------------------------------------
                         required time                      62503.875    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                              62494.023    

Slack (MET) :             62494.023ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62500.004ns  (clk_sampling rise@62500.004ns - clk_sampling rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.454ns (44.093%)  route 3.112ns (55.907%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462     4.285    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.379     4.664 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.690     5.353    frame_module/input_position_reg[6]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.902 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.902    frame_module/i__carry_i_6_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.002 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.002    frame_module/i__carry_i_5_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.102 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.102    frame_module/i__carry__0_i_7_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.202 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.401 r  frame_module/i__carry__0_i_5__0/O[2]
                         net (fo=3, routed)           1.004     7.406    frame_module/i__carry__0_i_5__0_n_5
    SLICE_X17Y5          LUT6 (Prop_lut6_I0_O)        0.244     7.650 r  frame_module/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.650    frame_module/i__carry__0_i_1_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.982 r  frame_module/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    frame_module/_inferred__0/i__carry__0_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.172 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     8.999    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.261     9.260 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.591     9.850    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[15]/C
                         clock pessimism              0.444 62504.262    
                         clock uncertainty           -0.035 62504.227    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352 62503.875    frame_module/input_position_reg[15]
  -------------------------------------------------------------------
                         required time                      62503.875    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                              62494.023    

Slack (MET) :             62494.031ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62500.004ns  (clk_sampling rise@62500.004ns - clk_sampling rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 2.454ns (44.149%)  route 3.105ns (55.851%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462     4.285    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.379     4.664 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.690     5.353    frame_module/input_position_reg[6]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.902 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.902    frame_module/i__carry_i_6_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.002 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.002    frame_module/i__carry_i_5_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.102 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.102    frame_module/i__carry__0_i_7_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.202 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.401 r  frame_module/i__carry__0_i_5__0/O[2]
                         net (fo=3, routed)           1.004     7.406    frame_module/i__carry__0_i_5__0_n_5
    SLICE_X17Y5          LUT6 (Prop_lut6_I0_O)        0.244     7.650 r  frame_module/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.650    frame_module/i__carry__0_i_1_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.982 r  frame_module/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    frame_module/_inferred__0/i__carry__0_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.172 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     8.999    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.261     9.260 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.584     9.843    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[0]/C
                         clock pessimism              0.444 62504.262    
                         clock uncertainty           -0.035 62504.227    
    SLICE_X13Y1          FDRE (Setup_fdre_C_R)       -0.352 62503.875    frame_module/input_position_reg[0]
  -------------------------------------------------------------------
                         required time                      62503.875    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                              62494.031    

Slack (MET) :             62494.031ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62500.004ns  (clk_sampling rise@62500.004ns - clk_sampling rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 2.454ns (44.149%)  route 3.105ns (55.851%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926     0.926 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.738    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.823 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462     4.285    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.379     4.664 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.690     5.353    frame_module/input_position_reg[6]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.902 r  frame_module/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.902    frame_module/i__carry_i_6_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.002 r  frame_module/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.002    frame_module/i__carry_i_5_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.102 r  frame_module/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.102    frame_module/i__carry__0_i_7_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.202 r  frame_module/i__carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    frame_module/i__carry__0_i_6__0_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.401 r  frame_module/i__carry__0_i_5__0/O[2]
                         net (fo=3, routed)           1.004     7.406    frame_module/i__carry__0_i_5__0_n_5
    SLICE_X17Y5          LUT6 (Prop_lut6_I0_O)        0.244     7.650 r  frame_module/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.650    frame_module/i__carry__0_i_1_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.982 r  frame_module/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    frame_module/_inferred__0/i__carry__0_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.172 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.827     8.999    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X12Y8          LUT4 (Prop_lut4_I2_O)        0.261     9.260 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.584     9.843    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[1]/C
                         clock pessimism              0.444 62504.262    
                         clock uncertainty           -0.035 62504.227    
    SLICE_X13Y1          FDRE (Setup_fdre_C_R)       -0.352 62503.875    frame_module/input_position_reg[1]
  -------------------------------------------------------------------
                         required time                      62503.875    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                              62494.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.899%)  route 0.263ns (65.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.481    frame_module/clk
    SLICE_X13Y3          FDRE                                         r  frame_module/input_position_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  frame_module/input_position_reg[8]/Q
                         net (fo=4, routed)           0.263     1.885    frame_module/input_position_reg[8]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.484     1.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.742    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.642%)  route 0.266ns (65.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.482    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  frame_module/input_position_reg[7]/Q
                         net (fo=4, routed)           0.266     1.889    frame_module/input_position_reg[7]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.484     1.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.742    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.607%)  route 0.305ns (68.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.482    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  frame_module/input_position_reg[4]/Q
                         net (fo=4, routed)           0.305     1.928    frame_module/input_position_reg[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.484     1.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.742    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.817%)  route 0.317ns (69.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.482    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  frame_module/input_position_reg[5]/Q
                         net (fo=4, routed)           0.317     1.940    frame_module/input_position_reg[5]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.484     1.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.742    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.699%)  route 0.318ns (69.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.482    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  frame_module/input_position_reg[1]/Q
                         net (fo=4, routed)           0.318     1.941    frame_module/input_position_reg[1]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.484     1.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.742    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.241%)  route 0.325ns (69.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.482    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  frame_module/input_position_reg[0]/Q
                         net (fo=7, routed)           0.325     1.948    frame_module/input_position_reg[0]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.484     1.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.742    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/MEM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.393%)  route 0.339ns (70.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.482    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  frame_module/input_position_reg[6]/Q
                         net (fo=4, routed)           0.339     1.962    frame_module/input_position_reg[6]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK
                         clock pessimism             -0.484     1.559    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.742    frame_module/MEM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.975%)  route 0.115ns (31.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[28]/Q
                         net (fo=3, routed)           0.115     1.736    frame_module/input_position_reg__0[28]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  frame_module/input_position_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    frame_module/input_position_reg[28]_i_1_n_7
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.002    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[28]/C
                         clock pessimism             -0.521     1.480    
    SLICE_X13Y8          FDRE (Hold_fdre_C_D)         0.105     1.585    frame_module/input_position_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.376%)  route 0.126ns (33.624%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y7          FDRE                                         r  frame_module/input_position_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[27]/Q
                         net (fo=3, routed)           0.126     1.747    frame_module/input_position_reg__0[27]
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  frame_module/input_position_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    frame_module/input_position_reg[24]_i_1_n_4
    SLICE_X13Y7          FDRE                                         r  frame_module/input_position_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.002    frame_module/clk
    SLICE_X13Y7          FDRE                                         r  frame_module/input_position_reg[27]/C
                         clock pessimism             -0.521     1.480    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.105     1.585    frame_module/input_position_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/input_position_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.249ns (66.223%)  route 0.127ns (33.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[31]/Q
                         net (fo=3, routed)           0.127     1.748    frame_module/input_position_reg__0[31]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  frame_module/input_position_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    frame_module/input_position_reg[28]_i_1_n_4
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.002    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[31]/C
                         clock pessimism             -0.521     1.480    
    SLICE_X13Y8          FDRE (Hold_fdre_C_D)         0.105     1.585    frame_module/input_position_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sampling
Waveform(ns):       { 0.000 31250.002 }
Period(ns):         62500.004
Sources:            { clk_sampling }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         62500.003   62497.835  RAMB18_X0Y0    frame_module/MEM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         62500.003   62498.410  BUFGCTRL_X0Y1  clk_sampling_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         62500.003   62499.006  SLICE_X13Y1    frame_module/input_position_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62500.003   62499.006  SLICE_X13Y3    frame_module/input_position_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62500.003   62499.006  SLICE_X13Y3    frame_module/input_position_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62500.003   62499.006  SLICE_X13Y4    frame_module/input_position_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         62500.003   62499.006  SLICE_X13Y4    frame_module/input_position_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         62500.003   62499.006  SLICE_X13Y4    frame_module/input_position_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         62500.003   62499.006  SLICE_X13Y4    frame_module/input_position_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         62500.003   62499.006  SLICE_X13Y5    frame_module/input_position_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y7    frame_module/input_position_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y7    frame_module/input_position_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y7    frame_module/input_position_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y7    frame_module/input_position_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y8    frame_module/input_position_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y8    frame_module/input_position_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y8    frame_module/input_position_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y8    frame_module/input_position_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31250.005   31249.507  SLICE_X13Y1    frame_module/input_position_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31250.005   31249.507  SLICE_X13Y1    frame_module/input_position_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y1    frame_module/input_position_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y1    frame_module/input_position_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y3    frame_module/input_position_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y3    frame_module/input_position_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y4    frame_module/input_position_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y4    frame_module/input_position_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y4    frame_module/input_position_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y4    frame_module/input_position_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y5    frame_module/input_position_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31249.998   31249.499  SLICE_X13Y5    frame_module/input_position_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sampling
  To Clock:  clk_output

Setup :            0  Failing Endpoints,  Worst Slack      492.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             492.279ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/curr_out_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499.997ns  (clk_output rise@63000.000ns - clk_sampling rise@62500.004ns)
  Data Path Delay:        6.806ns  (logic 1.555ns (22.848%)  route 5.251ns (77.152%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 63003.832 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.285ns = ( 62504.289 - 62500.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926 62500.930 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812 62502.742    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 62502.828 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462 62504.289    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379 62504.668 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           1.067 62505.734    frame_module/input_position_reg[2]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.105 62505.840 r  frame_module/output_valid1_carry_i_4/O
                         net (fo=1, routed)           0.000 62505.840    frame_module/output_valid1_carry_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423 62506.262 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000 62506.262    frame_module/output_valid1_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100 62506.363 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 62506.363    frame_module/output_valid1_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 62506.555 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.949 62507.504    fft/CO[0]
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.252 62507.758 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          2.408 62510.164    frame_module/curr_out_cnt_reg[31]_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.105 62510.270 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          0.827 62511.098    frame_module/curr_out_cnt
    SLICE_X8Y0           FDRE                                         r  frame_module/curr_out_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                  63000.000 63000.000 r  
    AA14                                              0.000 63000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 63000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814 63000.812 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 63002.531 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.302 63003.832    frame_module/clk_output_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  frame_module/curr_out_cnt_reg[0]/C
                         clock pessimism              0.000 63003.832    
                         clock uncertainty           -0.035 63003.797    
    SLICE_X8Y0           FDRE (Setup_fdre_C_R)       -0.423 63003.375    frame_module/curr_out_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                      63003.375    
                         arrival time                       -62511.090    
  -------------------------------------------------------------------
                         slack                                492.279    

Slack (MET) :             492.279ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/curr_out_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499.997ns  (clk_output rise@63000.000ns - clk_sampling rise@62500.004ns)
  Data Path Delay:        6.806ns  (logic 1.555ns (22.848%)  route 5.251ns (77.152%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 63003.832 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.285ns = ( 62504.289 - 62500.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926 62500.930 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812 62502.742    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 62502.828 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462 62504.289    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379 62504.668 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           1.067 62505.734    frame_module/input_position_reg[2]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.105 62505.840 r  frame_module/output_valid1_carry_i_4/O
                         net (fo=1, routed)           0.000 62505.840    frame_module/output_valid1_carry_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423 62506.262 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000 62506.262    frame_module/output_valid1_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100 62506.363 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 62506.363    frame_module/output_valid1_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 62506.555 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.949 62507.504    fft/CO[0]
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.252 62507.758 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          2.408 62510.164    frame_module/curr_out_cnt_reg[31]_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.105 62510.270 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          0.827 62511.098    frame_module/curr_out_cnt
    SLICE_X8Y0           FDRE                                         r  frame_module/curr_out_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                  63000.000 63000.000 r  
    AA14                                              0.000 63000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 63000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814 63000.812 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 63002.531 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.302 63003.832    frame_module/clk_output_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  frame_module/curr_out_cnt_reg[1]/C
                         clock pessimism              0.000 63003.832    
                         clock uncertainty           -0.035 63003.797    
    SLICE_X8Y0           FDRE (Setup_fdre_C_R)       -0.423 63003.375    frame_module/curr_out_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      63003.375    
                         arrival time                       -62511.090    
  -------------------------------------------------------------------
                         slack                                492.279    

Slack (MET) :             492.279ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/curr_out_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499.997ns  (clk_output rise@63000.000ns - clk_sampling rise@62500.004ns)
  Data Path Delay:        6.806ns  (logic 1.555ns (22.848%)  route 5.251ns (77.152%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 63003.832 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.285ns = ( 62504.289 - 62500.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926 62500.930 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812 62502.742    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 62502.828 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462 62504.289    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379 62504.668 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           1.067 62505.734    frame_module/input_position_reg[2]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.105 62505.840 r  frame_module/output_valid1_carry_i_4/O
                         net (fo=1, routed)           0.000 62505.840    frame_module/output_valid1_carry_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423 62506.262 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000 62506.262    frame_module/output_valid1_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100 62506.363 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 62506.363    frame_module/output_valid1_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 62506.555 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.949 62507.504    fft/CO[0]
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.252 62507.758 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          2.408 62510.164    frame_module/curr_out_cnt_reg[31]_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.105 62510.270 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          0.827 62511.098    frame_module/curr_out_cnt
    SLICE_X8Y0           FDRE                                         r  frame_module/curr_out_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                  63000.000 63000.000 r  
    AA14                                              0.000 63000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 63000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814 63000.812 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 63002.531 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.302 63003.832    frame_module/clk_output_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  frame_module/curr_out_cnt_reg[2]/C
                         clock pessimism              0.000 63003.832    
                         clock uncertainty           -0.035 63003.797    
    SLICE_X8Y0           FDRE (Setup_fdre_C_R)       -0.423 63003.375    frame_module/curr_out_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                      63003.375    
                         arrival time                       -62511.090    
  -------------------------------------------------------------------
                         slack                                492.279    

Slack (MET) :             492.279ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/curr_out_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499.997ns  (clk_output rise@63000.000ns - clk_sampling rise@62500.004ns)
  Data Path Delay:        6.806ns  (logic 1.555ns (22.848%)  route 5.251ns (77.152%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 63003.832 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.285ns = ( 62504.289 - 62500.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926 62500.930 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812 62502.742    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 62502.828 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462 62504.289    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379 62504.668 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           1.067 62505.734    frame_module/input_position_reg[2]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.105 62505.840 r  frame_module/output_valid1_carry_i_4/O
                         net (fo=1, routed)           0.000 62505.840    frame_module/output_valid1_carry_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423 62506.262 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000 62506.262    frame_module/output_valid1_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100 62506.363 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 62506.363    frame_module/output_valid1_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 62506.555 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.949 62507.504    fft/CO[0]
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.252 62507.758 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          2.408 62510.164    frame_module/curr_out_cnt_reg[31]_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.105 62510.270 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          0.827 62511.098    frame_module/curr_out_cnt
    SLICE_X8Y0           FDRE                                         r  frame_module/curr_out_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                  63000.000 63000.000 r  
    AA14                                              0.000 63000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 63000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814 63000.812 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 63002.531 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.302 63003.832    frame_module/clk_output_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  frame_module/curr_out_cnt_reg[3]/C
                         clock pessimism              0.000 63003.832    
                         clock uncertainty           -0.035 63003.797    
    SLICE_X8Y0           FDRE (Setup_fdre_C_R)       -0.423 63003.375    frame_module/curr_out_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      63003.375    
                         arrival time                       -62511.090    
  -------------------------------------------------------------------
                         slack                                492.279    

Slack (MET) :             492.400ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/curr_out_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499.997ns  (clk_output rise@63000.000ns - clk_sampling rise@62500.004ns)
  Data Path Delay:        6.685ns  (logic 1.555ns (23.262%)  route 5.130ns (76.738%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 63003.832 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.285ns = ( 62504.289 - 62500.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926 62500.930 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812 62502.742    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 62502.828 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462 62504.289    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379 62504.668 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           1.067 62505.734    frame_module/input_position_reg[2]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.105 62505.840 r  frame_module/output_valid1_carry_i_4/O
                         net (fo=1, routed)           0.000 62505.840    frame_module/output_valid1_carry_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423 62506.262 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000 62506.262    frame_module/output_valid1_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100 62506.363 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 62506.363    frame_module/output_valid1_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 62506.555 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.949 62507.504    fft/CO[0]
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.252 62507.758 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          2.408 62510.164    frame_module/curr_out_cnt_reg[31]_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.105 62510.270 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          0.706 62510.977    frame_module/curr_out_cnt
    SLICE_X8Y2           FDRE                                         r  frame_module/curr_out_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                  63000.000 63000.000 r  
    AA14                                              0.000 63000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 63000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814 63000.812 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 63002.531 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.302 63003.832    frame_module/clk_output_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  frame_module/curr_out_cnt_reg[10]/C
                         clock pessimism              0.000 63003.832    
                         clock uncertainty           -0.035 63003.797    
    SLICE_X8Y2           FDRE (Setup_fdre_C_R)       -0.423 63003.375    frame_module/curr_out_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                      63003.375    
                         arrival time                       -62510.977    
  -------------------------------------------------------------------
                         slack                                492.400    

Slack (MET) :             492.400ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/curr_out_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499.997ns  (clk_output rise@63000.000ns - clk_sampling rise@62500.004ns)
  Data Path Delay:        6.685ns  (logic 1.555ns (23.262%)  route 5.130ns (76.738%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 63003.832 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.285ns = ( 62504.289 - 62500.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926 62500.930 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812 62502.742    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 62502.828 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462 62504.289    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379 62504.668 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           1.067 62505.734    frame_module/input_position_reg[2]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.105 62505.840 r  frame_module/output_valid1_carry_i_4/O
                         net (fo=1, routed)           0.000 62505.840    frame_module/output_valid1_carry_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423 62506.262 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000 62506.262    frame_module/output_valid1_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100 62506.363 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 62506.363    frame_module/output_valid1_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 62506.555 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.949 62507.504    fft/CO[0]
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.252 62507.758 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          2.408 62510.164    frame_module/curr_out_cnt_reg[31]_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.105 62510.270 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          0.706 62510.977    frame_module/curr_out_cnt
    SLICE_X8Y2           FDRE                                         r  frame_module/curr_out_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                  63000.000 63000.000 r  
    AA14                                              0.000 63000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 63000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814 63000.812 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 63002.531 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.302 63003.832    frame_module/clk_output_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  frame_module/curr_out_cnt_reg[11]/C
                         clock pessimism              0.000 63003.832    
                         clock uncertainty           -0.035 63003.797    
    SLICE_X8Y2           FDRE (Setup_fdre_C_R)       -0.423 63003.375    frame_module/curr_out_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                      63003.375    
                         arrival time                       -62510.977    
  -------------------------------------------------------------------
                         slack                                492.400    

Slack (MET) :             492.400ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/curr_out_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499.997ns  (clk_output rise@63000.000ns - clk_sampling rise@62500.004ns)
  Data Path Delay:        6.685ns  (logic 1.555ns (23.262%)  route 5.130ns (76.738%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 63003.832 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.285ns = ( 62504.289 - 62500.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926 62500.930 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812 62502.742    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 62502.828 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462 62504.289    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379 62504.668 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           1.067 62505.734    frame_module/input_position_reg[2]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.105 62505.840 r  frame_module/output_valid1_carry_i_4/O
                         net (fo=1, routed)           0.000 62505.840    frame_module/output_valid1_carry_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423 62506.262 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000 62506.262    frame_module/output_valid1_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100 62506.363 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 62506.363    frame_module/output_valid1_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 62506.555 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.949 62507.504    fft/CO[0]
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.252 62507.758 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          2.408 62510.164    frame_module/curr_out_cnt_reg[31]_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.105 62510.270 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          0.706 62510.977    frame_module/curr_out_cnt
    SLICE_X8Y2           FDRE                                         r  frame_module/curr_out_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                  63000.000 63000.000 r  
    AA14                                              0.000 63000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 63000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814 63000.812 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 63002.531 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.302 63003.832    frame_module/clk_output_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  frame_module/curr_out_cnt_reg[8]/C
                         clock pessimism              0.000 63003.832    
                         clock uncertainty           -0.035 63003.797    
    SLICE_X8Y2           FDRE (Setup_fdre_C_R)       -0.423 63003.375    frame_module/curr_out_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      63003.375    
                         arrival time                       -62510.977    
  -------------------------------------------------------------------
                         slack                                492.400    

Slack (MET) :             492.400ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/curr_out_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499.997ns  (clk_output rise@63000.000ns - clk_sampling rise@62500.004ns)
  Data Path Delay:        6.685ns  (logic 1.555ns (23.262%)  route 5.130ns (76.738%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 63003.832 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.285ns = ( 62504.289 - 62500.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926 62500.930 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812 62502.742    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 62502.828 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462 62504.289    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379 62504.668 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           1.067 62505.734    frame_module/input_position_reg[2]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.105 62505.840 r  frame_module/output_valid1_carry_i_4/O
                         net (fo=1, routed)           0.000 62505.840    frame_module/output_valid1_carry_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423 62506.262 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000 62506.262    frame_module/output_valid1_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100 62506.363 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 62506.363    frame_module/output_valid1_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 62506.555 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.949 62507.504    fft/CO[0]
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.252 62507.758 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          2.408 62510.164    frame_module/curr_out_cnt_reg[31]_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.105 62510.270 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          0.706 62510.977    frame_module/curr_out_cnt
    SLICE_X8Y2           FDRE                                         r  frame_module/curr_out_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                  63000.000 63000.000 r  
    AA14                                              0.000 63000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 63000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814 63000.812 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 63002.531 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.302 63003.832    frame_module/clk_output_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  frame_module/curr_out_cnt_reg[9]/C
                         clock pessimism              0.000 63003.832    
                         clock uncertainty           -0.035 63003.797    
    SLICE_X8Y2           FDRE (Setup_fdre_C_R)       -0.423 63003.375    frame_module/curr_out_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                      63003.375    
                         arrival time                       -62510.977    
  -------------------------------------------------------------------
                         slack                                492.400    

Slack (MET) :             492.499ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/curr_out_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499.997ns  (clk_output rise@63000.000ns - clk_sampling rise@62500.004ns)
  Data Path Delay:        6.586ns  (logic 1.555ns (23.610%)  route 5.031ns (76.390%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 63003.832 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.285ns = ( 62504.289 - 62500.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926 62500.930 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812 62502.742    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 62502.828 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462 62504.289    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379 62504.668 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           1.067 62505.734    frame_module/input_position_reg[2]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.105 62505.840 r  frame_module/output_valid1_carry_i_4/O
                         net (fo=1, routed)           0.000 62505.840    frame_module/output_valid1_carry_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423 62506.262 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000 62506.262    frame_module/output_valid1_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100 62506.363 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 62506.363    frame_module/output_valid1_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 62506.555 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.949 62507.504    fft/CO[0]
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.252 62507.758 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          2.408 62510.164    frame_module/curr_out_cnt_reg[31]_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.105 62510.270 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          0.607 62510.875    frame_module/curr_out_cnt
    SLICE_X8Y1           FDRE                                         r  frame_module/curr_out_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                  63000.000 63000.000 r  
    AA14                                              0.000 63000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 63000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814 63000.812 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 63002.531 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.302 63003.832    frame_module/clk_output_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  frame_module/curr_out_cnt_reg[4]/C
                         clock pessimism              0.000 63003.832    
                         clock uncertainty           -0.035 63003.797    
    SLICE_X8Y1           FDRE (Setup_fdre_C_R)       -0.423 63003.375    frame_module/curr_out_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                      63003.375    
                         arrival time                       -62510.875    
  -------------------------------------------------------------------
                         slack                                492.499    

Slack (MET) :             492.499ns  (required time - arrival time)
  Source:                 frame_module/input_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/curr_out_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499.997ns  (clk_output rise@63000.000ns - clk_sampling rise@62500.004ns)
  Data Path Delay:        6.586ns  (logic 1.555ns (23.610%)  route 5.031ns (76.390%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 63003.832 - 63000.000 ) 
    Source Clock Delay      (SCD):    4.285ns = ( 62504.289 - 62500.004 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.926 62500.930 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.812 62502.742    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085 62502.828 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.462 62504.289    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.379 62504.668 r  frame_module/input_position_reg[2]/Q
                         net (fo=4, routed)           1.067 62505.734    frame_module/input_position_reg[2]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.105 62505.840 r  frame_module/output_valid1_carry_i_4/O
                         net (fo=1, routed)           0.000 62505.840    frame_module/output_valid1_carry_i_4_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423 62506.262 r  frame_module/output_valid1_carry/CO[3]
                         net (fo=1, routed)           0.000 62506.262    frame_module/output_valid1_carry_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100 62506.363 r  frame_module/output_valid1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 62506.363    frame_module/output_valid1_carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 62506.555 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.949 62507.504    fft/CO[0]
    SLICE_X22Y5          LUT5 (Prop_lut5_I4_O)        0.252 62507.758 r  fft/MEM_reg_i_1/O
                         net (fo=69, routed)          2.408 62510.164    frame_module/curr_out_cnt_reg[31]_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.105 62510.270 r  frame_module/curr_out_cnt[0]_i_1/O
                         net (fo=32, routed)          0.607 62510.875    frame_module/curr_out_cnt
    SLICE_X8Y1           FDRE                                         r  frame_module/curr_out_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                  63000.000 63000.000 r  
    AA14                                              0.000 63000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 63000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814 63000.812 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639 63002.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 63002.531 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.302 63003.832    frame_module/clk_output_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  frame_module/curr_out_cnt_reg[5]/C
                         clock pessimism              0.000 63003.832    
                         clock uncertainty           -0.035 63003.797    
    SLICE_X8Y1           FDRE (Setup_fdre_C_R)       -0.423 63003.375    frame_module/curr_out_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      63003.375    
                         arrival time                       -62510.875    
  -------------------------------------------------------------------
                         slack                                492.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/output_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.377ns (35.378%)  route 0.689ns (64.622%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.168     1.789    frame_module/input_position_reg__0[30]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.915 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.521     2.436    frame_module/CO[0]
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.110     2.546 r  frame_module/output_valid_i_1__0/O
                         net (fo=1, routed)           0.000     2.546    frame_module/output_valid_i_1__0_n_0
    SLICE_X35Y5          FDRE                                         r  frame_module/output_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.848     2.015    frame_module/clk_output_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  frame_module/output_valid_reg/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.035     2.050    
    SLICE_X35Y5          FDRE (Hold_fdre_C_D)         0.092     2.142    frame_module/output_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/output_jump_position_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.377ns (35.359%)  route 0.689ns (64.641%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.168     1.789    frame_module/input_position_reg__0[30]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.915 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.259     2.174    frame_module/CO[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.110     2.284 r  frame_module/output_jump_position[31]_i_1/O
                         net (fo=32, routed)          0.262     2.546    frame_module/output_jump_position[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  frame_module/output_jump_position_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.856     2.023    frame_module/clk_output_IBUF_BUFG
    SLICE_X20Y1          FDRE                                         r  frame_module/output_jump_position_reg[13]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X20Y1          FDRE (Hold_fdre_C_CE)       -0.016     2.042    frame_module/output_jump_position_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/output_jump_position_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.377ns (35.359%)  route 0.689ns (64.641%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.168     1.789    frame_module/input_position_reg__0[30]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.915 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.259     2.174    frame_module/CO[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.110     2.284 r  frame_module/output_jump_position[31]_i_1/O
                         net (fo=32, routed)          0.262     2.546    frame_module/output_jump_position[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  frame_module/output_jump_position_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.856     2.023    frame_module/clk_output_IBUF_BUFG
    SLICE_X20Y1          FDRE                                         r  frame_module/output_jump_position_reg[14]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X20Y1          FDRE (Hold_fdre_C_CE)       -0.016     2.042    frame_module/output_jump_position_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/output_jump_position_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.377ns (35.359%)  route 0.689ns (64.641%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.168     1.789    frame_module/input_position_reg__0[30]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.915 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.259     2.174    frame_module/CO[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.110     2.284 r  frame_module/output_jump_position[31]_i_1/O
                         net (fo=32, routed)          0.262     2.546    frame_module/output_jump_position[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  frame_module/output_jump_position_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.856     2.023    frame_module/clk_output_IBUF_BUFG
    SLICE_X20Y1          FDRE                                         r  frame_module/output_jump_position_reg[18]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X20Y1          FDRE (Hold_fdre_C_CE)       -0.016     2.042    frame_module/output_jump_position_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/output_jump_position_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.377ns (35.359%)  route 0.689ns (64.641%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.168     1.789    frame_module/input_position_reg__0[30]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.915 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.259     2.174    frame_module/CO[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.110     2.284 r  frame_module/output_jump_position[31]_i_1/O
                         net (fo=32, routed)          0.262     2.546    frame_module/output_jump_position[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  frame_module/output_jump_position_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.856     2.023    frame_module/clk_output_IBUF_BUFG
    SLICE_X20Y1          FDRE                                         r  frame_module/output_jump_position_reg[23]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X20Y1          FDRE (Hold_fdre_C_CE)       -0.016     2.042    frame_module/output_jump_position_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/output_jump_position_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.377ns (35.108%)  route 0.697ns (64.892%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.168     1.789    frame_module/input_position_reg__0[30]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.915 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.259     2.174    frame_module/CO[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.110     2.284 r  frame_module/output_jump_position[31]_i_1/O
                         net (fo=32, routed)          0.270     2.554    frame_module/output_jump_position[31]_i_1_n_0
    SLICE_X21Y0          FDRE                                         r  frame_module/output_jump_position_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.856     2.023    frame_module/clk_output_IBUF_BUFG
    SLICE_X21Y0          FDRE                                         r  frame_module/output_jump_position_reg[12]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X21Y0          FDRE (Hold_fdre_C_CE)       -0.039     2.019    frame_module/output_jump_position_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/output_jump_position_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.377ns (35.108%)  route 0.697ns (64.892%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.168     1.789    frame_module/input_position_reg__0[30]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.915 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.259     2.174    frame_module/CO[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.110     2.284 r  frame_module/output_jump_position[31]_i_1/O
                         net (fo=32, routed)          0.270     2.554    frame_module/output_jump_position[31]_i_1_n_0
    SLICE_X21Y0          FDRE                                         r  frame_module/output_jump_position_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.856     2.023    frame_module/clk_output_IBUF_BUFG
    SLICE_X21Y0          FDRE                                         r  frame_module/output_jump_position_reg[15]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X21Y0          FDRE (Hold_fdre_C_CE)       -0.039     2.019    frame_module/output_jump_position_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/output_jump_position_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.377ns (35.108%)  route 0.697ns (64.892%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.168     1.789    frame_module/input_position_reg__0[30]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.915 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.259     2.174    frame_module/CO[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.110     2.284 r  frame_module/output_jump_position[31]_i_1/O
                         net (fo=32, routed)          0.270     2.554    frame_module/output_jump_position[31]_i_1_n_0
    SLICE_X21Y0          FDRE                                         r  frame_module/output_jump_position_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.856     2.023    frame_module/clk_output_IBUF_BUFG
    SLICE_X21Y0          FDRE                                         r  frame_module/output_jump_position_reg[16]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X21Y0          FDRE (Hold_fdre_C_CE)       -0.039     2.019    frame_module/output_jump_position_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/output_jump_position_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.377ns (35.108%)  route 0.697ns (64.892%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.168     1.789    frame_module/input_position_reg__0[30]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.915 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.259     2.174    frame_module/CO[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.110     2.284 r  frame_module/output_jump_position[31]_i_1/O
                         net (fo=32, routed)          0.270     2.554    frame_module/output_jump_position[31]_i_1_n_0
    SLICE_X21Y0          FDRE                                         r  frame_module/output_jump_position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.856     2.023    frame_module/clk_output_IBUF_BUFG
    SLICE_X21Y0          FDRE                                         r  frame_module/output_jump_position_reg[5]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X21Y0          FDRE (Hold_fdre_C_CE)       -0.039     2.019    frame_module/output_jump_position_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 frame_module/input_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Destination:            frame_module/output_jump_position_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_sampling rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.377ns (33.290%)  route 0.755ns (66.710%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.871    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.897 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.480    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  frame_module/input_position_reg[30]/Q
                         net (fo=3, routed)           0.168     1.789    frame_module/input_position_reg__0[30]
    SLICE_X12Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  frame_module/output_valid1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    frame_module/output_valid1_carry__1_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.915 f  frame_module/output_valid1_carry__1/CO[2]
                         net (fo=3, routed)           0.259     2.174    frame_module/CO[0]
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.110     2.284 r  frame_module/output_jump_position[31]_i_1/O
                         net (fo=32, routed)          0.328     2.613    frame_module/output_jump_position[31]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  frame_module/output_jump_position_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.138    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.856     2.023    frame_module/clk_output_IBUF_BUFG
    SLICE_X20Y0          FDRE                                         r  frame_module/output_jump_position_reg[2]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.035     2.058    
    SLICE_X20Y0          FDRE (Hold_fdre_C_CE)       -0.016     2.042    frame_module/output_jump_position_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.570    





---------------------------------------------------------------------------------------------------
From Clock:  clk_output
  To Clock:  clk_sampling

Setup :            0  Failing Endpoints,  Worst Slack      491.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             491.816ns  (required time - arrival time)
  Source:                 log_compute/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.004ns  (clk_sampling rise@62500.004ns - clk_output rise@62000.000ns)
  Data Path Delay:        7.312ns  (logic 0.823ns (11.256%)  route 6.489ns (88.744%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.301ns = ( 62004.301 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.459 62004.305    log_compute/clk_output_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  log_compute/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.433 62004.738 f  log_compute/request_stall_reg/Q
                         net (fo=11, routed)          4.594 62009.332    log_compute/request_stall
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.115 62009.445 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.195 62010.641    frame_module/WEBWE[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.275 62010.914 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.699 62011.613    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[16]/C
                         clock pessimism              0.000 62503.816    
                         clock uncertainty           -0.035 62503.781    
    SLICE_X13Y5          FDRE (Setup_fdre_C_R)       -0.352 62503.430    frame_module/input_position_reg[16]
  -------------------------------------------------------------------
                         required time                      62503.430    
                         arrival time                       -62011.613    
  -------------------------------------------------------------------
                         slack                                491.816    

Slack (MET) :             491.816ns  (required time - arrival time)
  Source:                 log_compute/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.004ns  (clk_sampling rise@62500.004ns - clk_output rise@62000.000ns)
  Data Path Delay:        7.312ns  (logic 0.823ns (11.256%)  route 6.489ns (88.744%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.301ns = ( 62004.301 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.459 62004.305    log_compute/clk_output_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  log_compute/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.433 62004.738 f  log_compute/request_stall_reg/Q
                         net (fo=11, routed)          4.594 62009.332    log_compute/request_stall
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.115 62009.445 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.195 62010.641    frame_module/WEBWE[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.275 62010.914 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.699 62011.613    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[17]/C
                         clock pessimism              0.000 62503.816    
                         clock uncertainty           -0.035 62503.781    
    SLICE_X13Y5          FDRE (Setup_fdre_C_R)       -0.352 62503.430    frame_module/input_position_reg[17]
  -------------------------------------------------------------------
                         required time                      62503.430    
                         arrival time                       -62011.613    
  -------------------------------------------------------------------
                         slack                                491.816    

Slack (MET) :             491.816ns  (required time - arrival time)
  Source:                 log_compute/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.004ns  (clk_sampling rise@62500.004ns - clk_output rise@62000.000ns)
  Data Path Delay:        7.312ns  (logic 0.823ns (11.256%)  route 6.489ns (88.744%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.301ns = ( 62004.301 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.459 62004.305    log_compute/clk_output_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  log_compute/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.433 62004.738 f  log_compute/request_stall_reg/Q
                         net (fo=11, routed)          4.594 62009.332    log_compute/request_stall
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.115 62009.445 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.195 62010.641    frame_module/WEBWE[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.275 62010.914 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.699 62011.613    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[18]/C
                         clock pessimism              0.000 62503.816    
                         clock uncertainty           -0.035 62503.781    
    SLICE_X13Y5          FDRE (Setup_fdre_C_R)       -0.352 62503.430    frame_module/input_position_reg[18]
  -------------------------------------------------------------------
                         required time                      62503.430    
                         arrival time                       -62011.613    
  -------------------------------------------------------------------
                         slack                                491.816    

Slack (MET) :             491.816ns  (required time - arrival time)
  Source:                 log_compute/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.004ns  (clk_sampling rise@62500.004ns - clk_output rise@62000.000ns)
  Data Path Delay:        7.312ns  (logic 0.823ns (11.256%)  route 6.489ns (88.744%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.301ns = ( 62004.301 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.459 62004.305    log_compute/clk_output_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  log_compute/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.433 62004.738 f  log_compute/request_stall_reg/Q
                         net (fo=11, routed)          4.594 62009.332    log_compute/request_stall
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.115 62009.445 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.195 62010.641    frame_module/WEBWE[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.275 62010.914 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.699 62011.613    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y5          FDRE                                         r  frame_module/input_position_reg[19]/C
                         clock pessimism              0.000 62503.816    
                         clock uncertainty           -0.035 62503.781    
    SLICE_X13Y5          FDRE (Setup_fdre_C_R)       -0.352 62503.430    frame_module/input_position_reg[19]
  -------------------------------------------------------------------
                         required time                      62503.430    
                         arrival time                       -62011.613    
  -------------------------------------------------------------------
                         slack                                491.816    

Slack (MET) :             491.925ns  (required time - arrival time)
  Source:                 log_compute/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.004ns  (clk_sampling rise@62500.004ns - clk_output rise@62000.000ns)
  Data Path Delay:        7.203ns  (logic 0.823ns (11.426%)  route 6.380ns (88.574%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.301ns = ( 62004.301 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.459 62004.305    log_compute/clk_output_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  log_compute/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.433 62004.738 f  log_compute/request_stall_reg/Q
                         net (fo=11, routed)          4.594 62009.332    log_compute/request_stall
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.115 62009.445 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.195 62010.641    frame_module/WEBWE[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.275 62010.914 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.591 62011.504    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[12]/C
                         clock pessimism              0.000 62503.816    
                         clock uncertainty           -0.035 62503.781    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352 62503.430    frame_module/input_position_reg[12]
  -------------------------------------------------------------------
                         required time                      62503.430    
                         arrival time                       -62011.504    
  -------------------------------------------------------------------
                         slack                                491.925    

Slack (MET) :             491.925ns  (required time - arrival time)
  Source:                 log_compute/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.004ns  (clk_sampling rise@62500.004ns - clk_output rise@62000.000ns)
  Data Path Delay:        7.203ns  (logic 0.823ns (11.426%)  route 6.380ns (88.574%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.301ns = ( 62004.301 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.459 62004.305    log_compute/clk_output_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  log_compute/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.433 62004.738 f  log_compute/request_stall_reg/Q
                         net (fo=11, routed)          4.594 62009.332    log_compute/request_stall
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.115 62009.445 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.195 62010.641    frame_module/WEBWE[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.275 62010.914 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.591 62011.504    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[13]/C
                         clock pessimism              0.000 62503.816    
                         clock uncertainty           -0.035 62503.781    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352 62503.430    frame_module/input_position_reg[13]
  -------------------------------------------------------------------
                         required time                      62503.430    
                         arrival time                       -62011.504    
  -------------------------------------------------------------------
                         slack                                491.925    

Slack (MET) :             491.925ns  (required time - arrival time)
  Source:                 log_compute/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.004ns  (clk_sampling rise@62500.004ns - clk_output rise@62000.000ns)
  Data Path Delay:        7.203ns  (logic 0.823ns (11.426%)  route 6.380ns (88.574%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.301ns = ( 62004.301 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.459 62004.305    log_compute/clk_output_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  log_compute/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.433 62004.738 f  log_compute/request_stall_reg/Q
                         net (fo=11, routed)          4.594 62009.332    log_compute/request_stall
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.115 62009.445 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.195 62010.641    frame_module/WEBWE[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.275 62010.914 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.591 62011.504    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[14]/C
                         clock pessimism              0.000 62503.816    
                         clock uncertainty           -0.035 62503.781    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352 62503.430    frame_module/input_position_reg[14]
  -------------------------------------------------------------------
                         required time                      62503.430    
                         arrival time                       -62011.504    
  -------------------------------------------------------------------
                         slack                                491.925    

Slack (MET) :             491.925ns  (required time - arrival time)
  Source:                 log_compute/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.004ns  (clk_sampling rise@62500.004ns - clk_output rise@62000.000ns)
  Data Path Delay:        7.203ns  (logic 0.823ns (11.426%)  route 6.380ns (88.574%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.301ns = ( 62004.301 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.459 62004.305    log_compute/clk_output_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  log_compute/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.433 62004.738 f  log_compute/request_stall_reg/Q
                         net (fo=11, routed)          4.594 62009.332    log_compute/request_stall
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.115 62009.445 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.195 62010.641    frame_module/WEBWE[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.275 62010.914 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.591 62011.504    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y4          FDRE                                         r  frame_module/input_position_reg[15]/C
                         clock pessimism              0.000 62503.816    
                         clock uncertainty           -0.035 62503.781    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.352 62503.430    frame_module/input_position_reg[15]
  -------------------------------------------------------------------
                         required time                      62503.430    
                         arrival time                       -62011.504    
  -------------------------------------------------------------------
                         slack                                491.925    

Slack (MET) :             491.932ns  (required time - arrival time)
  Source:                 log_compute/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.004ns  (clk_sampling rise@62500.004ns - clk_output rise@62000.000ns)
  Data Path Delay:        7.196ns  (logic 0.823ns (11.437%)  route 6.373ns (88.563%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.301ns = ( 62004.301 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.459 62004.305    log_compute/clk_output_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  log_compute/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.433 62004.738 f  log_compute/request_stall_reg/Q
                         net (fo=11, routed)          4.594 62009.332    log_compute/request_stall
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.115 62009.445 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.195 62010.641    frame_module/WEBWE[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.275 62010.914 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.584 62011.496    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[0]/C
                         clock pessimism              0.000 62503.816    
                         clock uncertainty           -0.035 62503.781    
    SLICE_X13Y1          FDRE (Setup_fdre_C_R)       -0.352 62503.430    frame_module/input_position_reg[0]
  -------------------------------------------------------------------
                         required time                      62503.430    
                         arrival time                       -62011.496    
  -------------------------------------------------------------------
                         slack                                491.932    

Slack (MET) :             491.932ns  (required time - arrival time)
  Source:                 log_compute/request_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.004ns  (clk_sampling rise@62500.004ns - clk_output rise@62000.000ns)
  Data Path Delay:        7.196ns  (logic 0.823ns (11.437%)  route 6.373ns (88.563%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 62503.816 - 62500.004 ) 
    Source Clock Delay      (SCD):    4.301ns = ( 62004.301 - 62000.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                  62000.000 62000.000 r  
    AA14                                              0.000 62000.000 r  clk_output (IN)
                         net (fo=0)                   0.000 62000.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945 62000.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812 62002.758    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085 62002.844 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.459 62004.305    log_compute/clk_output_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  log_compute/request_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.433 62004.738 f  log_compute/request_stall_reg/Q
                         net (fo=11, routed)          4.594 62009.332    log_compute/request_stall
    SLICE_X21Y5          LUT4 (Prop_lut4_I0_O)        0.115 62009.445 r  log_compute/MEM_reg_i_2/O
                         net (fo=5, routed)           1.195 62010.641    frame_module/WEBWE[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.275 62010.914 r  frame_module/input_position[0]_i_1/O
                         net (fo=32, routed)          0.584 62011.496    frame_module/input_position[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                  62500.004 62500.004 r  
    AA16                                              0.000 62500.004 r  clk_sampling (IN)
                         net (fo=0)                   0.000 62500.004    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795 62500.797 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639 62502.438    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 62502.516 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302 62503.816    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[1]/C
                         clock pessimism              0.000 62503.816    
                         clock uncertainty           -0.035 62503.781    
    SLICE_X13Y1          FDRE (Setup_fdre_C_R)       -0.352 62503.430    frame_module/input_position_reg[1]
  -------------------------------------------------------------------
                         required time                      62503.430    
                         arrival time                       -62011.496    
  -------------------------------------------------------------------
                         slack                                491.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 frame_module/output_jump_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.377ns (35.671%)  route 0.680ns (64.329%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.583     1.498    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  frame_module/output_jump_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  frame_module/output_jump_position_reg[30]/Q
                         net (fo=4, routed)           0.293     1.932    frame_module/output_jump_position[30]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.977    frame_module/i__carry__1_i_1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.058 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.186     2.244    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.110     2.354 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.201     2.555    frame_module/input_position
    SLICE_X13Y6          FDRE                                         r  frame_module/input_position_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     2.003    frame_module/clk
    SLICE_X13Y6          FDRE                                         r  frame_module/input_position_reg[20]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X13Y6          FDRE (Hold_fdre_C_CE)       -0.039     1.999    frame_module/input_position_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 frame_module/output_jump_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.377ns (35.671%)  route 0.680ns (64.329%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.583     1.498    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  frame_module/output_jump_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  frame_module/output_jump_position_reg[30]/Q
                         net (fo=4, routed)           0.293     1.932    frame_module/output_jump_position[30]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.977    frame_module/i__carry__1_i_1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.058 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.186     2.244    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.110     2.354 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.201     2.555    frame_module/input_position
    SLICE_X13Y6          FDRE                                         r  frame_module/input_position_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     2.003    frame_module/clk
    SLICE_X13Y6          FDRE                                         r  frame_module/input_position_reg[21]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X13Y6          FDRE (Hold_fdre_C_CE)       -0.039     1.999    frame_module/input_position_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 frame_module/output_jump_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.377ns (35.671%)  route 0.680ns (64.329%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.583     1.498    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  frame_module/output_jump_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  frame_module/output_jump_position_reg[30]/Q
                         net (fo=4, routed)           0.293     1.932    frame_module/output_jump_position[30]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.977    frame_module/i__carry__1_i_1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.058 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.186     2.244    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.110     2.354 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.201     2.555    frame_module/input_position
    SLICE_X13Y6          FDRE                                         r  frame_module/input_position_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     2.003    frame_module/clk
    SLICE_X13Y6          FDRE                                         r  frame_module/input_position_reg[22]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X13Y6          FDRE (Hold_fdre_C_CE)       -0.039     1.999    frame_module/input_position_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 frame_module/output_jump_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.377ns (35.671%)  route 0.680ns (64.329%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.583     1.498    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  frame_module/output_jump_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  frame_module/output_jump_position_reg[30]/Q
                         net (fo=4, routed)           0.293     1.932    frame_module/output_jump_position[30]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.977    frame_module/i__carry__1_i_1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.058 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.186     2.244    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.110     2.354 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.201     2.555    frame_module/input_position
    SLICE_X13Y6          FDRE                                         r  frame_module/input_position_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     2.003    frame_module/clk
    SLICE_X13Y6          FDRE                                         r  frame_module/input_position_reg[23]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.035     2.038    
    SLICE_X13Y6          FDRE (Hold_fdre_C_CE)       -0.039     1.999    frame_module/input_position_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 frame_module/output_jump_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.377ns (33.958%)  route 0.733ns (66.042%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.583     1.498    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  frame_module/output_jump_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  frame_module/output_jump_position_reg[30]/Q
                         net (fo=4, routed)           0.293     1.932    frame_module/output_jump_position[30]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.977    frame_module/i__carry__1_i_1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.058 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.186     2.244    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.110     2.354 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.254     2.608    frame_module/input_position
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.002    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[28]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X13Y8          FDRE (Hold_fdre_C_CE)       -0.039     1.998    frame_module/input_position_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 frame_module/output_jump_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.377ns (33.958%)  route 0.733ns (66.042%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.583     1.498    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  frame_module/output_jump_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  frame_module/output_jump_position_reg[30]/Q
                         net (fo=4, routed)           0.293     1.932    frame_module/output_jump_position[30]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.977    frame_module/i__carry__1_i_1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.058 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.186     2.244    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.110     2.354 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.254     2.608    frame_module/input_position
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.002    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[29]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X13Y8          FDRE (Hold_fdre_C_CE)       -0.039     1.998    frame_module/input_position_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 frame_module/output_jump_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.377ns (33.958%)  route 0.733ns (66.042%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.583     1.498    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  frame_module/output_jump_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  frame_module/output_jump_position_reg[30]/Q
                         net (fo=4, routed)           0.293     1.932    frame_module/output_jump_position[30]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.977    frame_module/i__carry__1_i_1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.058 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.186     2.244    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.110     2.354 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.254     2.608    frame_module/input_position
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.002    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[30]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X13Y8          FDRE (Hold_fdre_C_CE)       -0.039     1.998    frame_module/input_position_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 frame_module/output_jump_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.377ns (33.958%)  route 0.733ns (66.042%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.583     1.498    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  frame_module/output_jump_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  frame_module/output_jump_position_reg[30]/Q
                         net (fo=4, routed)           0.293     1.932    frame_module/output_jump_position[30]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.977    frame_module/i__carry__1_i_1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.058 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.186     2.244    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.110     2.354 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.254     2.608    frame_module/input_position
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.002    frame_module/clk
    SLICE_X13Y8          FDRE                                         r  frame_module/input_position_reg[31]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X13Y8          FDRE (Hold_fdre_C_CE)       -0.039     1.998    frame_module/input_position_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 frame_module/output_jump_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.377ns (33.751%)  route 0.740ns (66.249%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.583     1.498    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  frame_module/output_jump_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  frame_module/output_jump_position_reg[30]/Q
                         net (fo=4, routed)           0.293     1.932    frame_module/output_jump_position[30]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.977    frame_module/i__carry__1_i_1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.058 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.186     2.244    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.110     2.354 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.261     2.615    frame_module/input_position
    SLICE_X13Y7          FDRE                                         r  frame_module/input_position_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.002    frame_module/clk
    SLICE_X13Y7          FDRE                                         r  frame_module/input_position_reg[24]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X13Y7          FDRE (Hold_fdre_C_CE)       -0.039     1.998    frame_module/input_position_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 frame_module/output_jump_position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            frame_module/input_position_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             clk_sampling
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sampling rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.377ns (33.751%)  route 0.740ns (66.249%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.583     1.498    frame_module/clk_output_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  frame_module/output_jump_position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  frame_module/output_jump_position_reg[30]/Q
                         net (fo=4, routed)           0.293     1.932    frame_module/output_jump_position[30]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.977 r  frame_module/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.977    frame_module/i__carry__1_i_1_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.058 f  frame_module/_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.186     2.244    frame_module/_inferred__0/i__carry__1_n_1
    SLICE_X21Y6          LUT6 (Prop_lut6_I0_O)        0.110     2.354 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.261     2.615    frame_module/input_position
    SLICE_X13Y7          FDRE                                         r  frame_module/input_position_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     2.002    frame_module/clk
    SLICE_X13Y7          FDRE                                         r  frame_module/input_position_reg[25]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X13Y7          FDRE (Hold_fdre_C_CE)       -0.039     1.998    frame_module/input_position_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.617    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_output
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.097ns  (logic 4.386ns (54.165%)  route 3.711ns (45.835%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.527     4.369    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.739 r  lifter/output_value_reg__0/P[21]
                         net (fo=2, routed)           1.146     5.885    lifter/output_value_reg__0_n_84
    SLICE_X91Y76         LUT2 (Prop_lut2_I0_O)        0.105     5.990 r  lifter/output_value_OBUF[32]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.990    lifter/output_value_OBUF[32]_inst_i_4_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.447 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.447    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.545    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.133 r  lifter/output_value_OBUF[60]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.133    lifter/output_value_OBUF[60]_inst_i_1_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.398 r  lifter/output_value_OBUF[63]_inst_i_1/O[1]
                         net (fo=1, routed)           2.565     9.963    output_value_OBUF[62]
    H4                   OBUF (Prop_obuf_I_O)         2.503    12.466 r  output_value_OBUF[62]_inst/O
                         net (fo=0)                   0.000    12.466    output_value[62]
    H4                                                                r  output_value[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 4.365ns (53.966%)  route 3.724ns (46.034%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.527     4.369    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.739 r  lifter/output_value_reg__0/P[21]
                         net (fo=2, routed)           1.146     5.885    lifter/output_value_reg__0_n_84
    SLICE_X91Y76         LUT2 (Prop_lut2_I0_O)        0.105     5.990 r  lifter/output_value_OBUF[32]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.990    lifter/output_value_OBUF[32]_inst_i_4_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.447 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.447    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.545    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.133 r  lifter/output_value_OBUF[60]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.133    lifter/output_value_OBUF[60]_inst_i_1_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.333 r  lifter/output_value_OBUF[63]_inst_i_1/O[2]
                         net (fo=1, routed)           2.578     9.910    output_value_OBUF[63]
    B1                   OBUF (Prop_obuf_I_O)         2.547    12.458 r  output_value_OBUF[63]_inst/O
                         net (fo=0)                   0.000    12.458    output_value[63]
    B1                                                                r  output_value[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.920ns  (logic 4.337ns (54.760%)  route 3.583ns (45.240%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.527     4.369    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.739 r  lifter/output_value_reg__0/P[21]
                         net (fo=2, routed)           1.146     5.885    lifter/output_value_reg__0_n_84
    SLICE_X91Y76         LUT2 (Prop_lut2_I0_O)        0.105     5.990 r  lifter/output_value_OBUF[32]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.990    lifter/output_value_OBUF[32]_inst_i_4_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.447 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.447    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.545    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.300 r  lifter/output_value_OBUF[60]_inst_i_1/O[1]
                         net (fo=1, routed)           2.437     9.737    output_value_OBUF[58]
    E4                   OBUF (Prop_obuf_I_O)         2.552    12.289 r  output_value_OBUF[58]_inst/O
                         net (fo=0)                   0.000    12.289    output_value[58]
    E4                                                                r  output_value[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.911ns  (logic 4.295ns (54.286%)  route 3.616ns (45.714%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.527     4.369    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.739 r  lifter/output_value_reg__0/P[21]
                         net (fo=2, routed)           1.146     5.885    lifter/output_value_reg__0_n_84
    SLICE_X91Y76         LUT2 (Prop_lut2_I0_O)        0.105     5.990 r  lifter/output_value_OBUF[32]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.990    lifter/output_value_OBUF[32]_inst_i_4_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.447 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.447    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.545    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.133 r  lifter/output_value_OBUF[60]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.133    lifter/output_value_OBUF[60]_inst_i_1_n_0
    SLICE_X91Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.313 r  lifter/output_value_OBUF[63]_inst_i_1/O[0]
                         net (fo=1, routed)           2.470     9.783    output_value_OBUF[61]
    H3                   OBUF (Prop_obuf_I_O)         2.497    12.280 r  output_value_OBUF[61]_inst/O
                         net (fo=0)                   0.000    12.280    output_value[61]
    H3                                                                r  output_value[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 4.225ns (54.301%)  route 3.556ns (45.699%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.527     4.369    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.739 r  lifter/output_value_reg__0/P[21]
                         net (fo=2, routed)           1.146     5.885    lifter/output_value_reg__0_n_84
    SLICE_X91Y76         LUT2 (Prop_lut2_I0_O)        0.105     5.990 r  lifter/output_value_OBUF[32]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.990    lifter/output_value_OBUF[32]_inst_i_4_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.447 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.447    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.545    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.202 r  lifter/output_value_OBUF[56]_inst_i_1/O[1]
                         net (fo=1, routed)           2.409     9.611    output_value_OBUF[54]
    F2                   OBUF (Prop_obuf_I_O)         2.538    12.149 r  output_value_OBUF[54]_inst/O
                         net (fo=0)                   0.000    12.149    output_value[54]
    F2                                                                r  output_value[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.770ns  (logic 4.287ns (55.176%)  route 3.483ns (44.824%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.527     4.369    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.739 r  lifter/output_value_reg__0/P[21]
                         net (fo=2, routed)           1.146     5.885    lifter/output_value_reg__0_n_84
    SLICE_X91Y76         LUT2 (Prop_lut2_I0_O)        0.105     5.990 r  lifter/output_value_OBUF[32]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.990    lifter/output_value_OBUF[32]_inst_i_4_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.447 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.447    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.545    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.295 r  lifter/output_value_OBUF[60]_inst_i_1/O[3]
                         net (fo=1, routed)           2.337     9.631    output_value_OBUF[60]
    G4                   OBUF (Prop_obuf_I_O)         2.507    12.139 r  output_value_OBUF[60]_inst/O
                         net (fo=0)                   0.000    12.139    output_value[60]
    G4                                                                r  output_value[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.714ns  (logic 4.241ns (54.977%)  route 3.473ns (45.023%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.527     4.369    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.739 r  lifter/output_value_reg__0/P[21]
                         net (fo=2, routed)           1.146     5.885    lifter/output_value_reg__0_n_84
    SLICE_X91Y76         LUT2 (Prop_lut2_I0_O)        0.105     5.990 r  lifter/output_value_OBUF[32]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.990    lifter/output_value_OBUF[32]_inst_i_4_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.447 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.447    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.545    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.215 r  lifter/output_value_OBUF[60]_inst_i_1/O[0]
                         net (fo=1, routed)           2.327     9.542    output_value_OBUF[57]
    E3                   OBUF (Prop_obuf_I_O)         2.541    12.083 r  output_value_OBUF[57]_inst/O
                         net (fo=0)                   0.000    12.083    output_value[57]
    E3                                                                r  output_value[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 4.223ns (54.765%)  route 3.488ns (45.235%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.527     4.369    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.739 r  lifter/output_value_reg__0/P[21]
                         net (fo=2, routed)           1.146     5.885    lifter/output_value_reg__0_n_84
    SLICE_X91Y76         LUT2 (Prop_lut2_I0_O)        0.105     5.990 r  lifter/output_value_OBUF[32]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.990    lifter/output_value_OBUF[32]_inst_i_4_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.447 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.447    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.545    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  lifter/output_value_OBUF[56]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    lifter/output_value_OBUF[56]_inst_i_1_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.235 r  lifter/output_value_OBUF[60]_inst_i_1/O[2]
                         net (fo=1, routed)           2.342     9.577    output_value_OBUF[59]
    F4                   OBUF (Prop_obuf_I_O)         2.503    12.080 r  output_value_OBUF[59]_inst/O
                         net (fo=0)                   0.000    12.080    output_value[59]
    F4                                                                r  output_value[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 4.126ns (53.722%)  route 3.555ns (46.278%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.527     4.369    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.739 r  lifter/output_value_reg__0/P[21]
                         net (fo=2, routed)           1.146     5.885    lifter/output_value_reg__0_n_84
    SLICE_X91Y76         LUT2 (Prop_lut2_I0_O)        0.105     5.990 r  lifter/output_value_OBUF[32]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.990    lifter/output_value_OBUF[32]_inst_i_4_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.447 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.447    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.545    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.137 r  lifter/output_value_OBUF[56]_inst_i_1/O[2]
                         net (fo=1, routed)           2.409     9.545    output_value_OBUF[55]
    G2                   OBUF (Prop_obuf_I_O)         2.504    12.050 r  output_value_OBUF[55]_inst/O
                         net (fo=0)                   0.000    12.050    output_value[55]
    G2                                                                r  output_value[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.658ns  (logic 4.192ns (54.740%)  route 3.466ns (45.260%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.527     4.369    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.370     4.739 r  lifter/output_value_reg__0/P[21]
                         net (fo=2, routed)           1.146     5.885    lifter/output_value_reg__0_n_84
    SLICE_X91Y76         LUT2 (Prop_lut2_I0_O)        0.105     5.990 r  lifter/output_value_OBUF[32]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.990    lifter/output_value_OBUF[32]_inst_i_4_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.447 r  lifter/output_value_OBUF[32]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.447    lifter/output_value_OBUF[32]_inst_i_1_n_0
    SLICE_X91Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.545 r  lifter/output_value_OBUF[36]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.545    lifter/output_value_OBUF[36]_inst_i_1_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.643 r  lifter/output_value_OBUF[40]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.643    lifter/output_value_OBUF[40]_inst_i_1_n_0
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.741 r  lifter/output_value_OBUF[44]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.741    lifter/output_value_OBUF[44]_inst_i_1_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  lifter/output_value_OBUF[48]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    lifter/output_value_OBUF[48]_inst_i_1_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  lifter/output_value_OBUF[52]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    lifter/output_value_OBUF[52]_inst_i_1_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.197 r  lifter/output_value_OBUF[56]_inst_i_1/O[3]
                         net (fo=1, routed)           2.320     9.517    output_value_OBUF[56]
    G3                   OBUF (Prop_obuf_I_O)         2.510    12.027 r  output_value_OBUF[56]_inst/O
                         net (fo=0)                   0.000    12.027    output_value[56]
    G3                                                                r  output_value[56] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lifter/output_value_reg[13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.266ns (65.378%)  route 0.670ns (34.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.578     1.493    lifter/clk_output_IBUF_BUFG
    SLICE_X93Y72         FDRE                                         r  lifter/output_value_reg[13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  lifter/output_value_reg[13]__0/Q
                         net (fo=1, routed)           0.670     2.305    output_value_OBUF[5]
    M3                   OBUF (Prop_obuf_I_O)         1.125     3.429 r  output_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.429    output_value[5]
    M3                                                                r  output_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.268ns (65.220%)  route 0.676ns (34.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.578     1.493    lifter/clk_output_IBUF_BUFG
    SLICE_X93Y72         FDRE                                         r  lifter/output_value_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  lifter/output_value_reg[14]__0/Q
                         net (fo=1, routed)           0.676     2.310    output_value_OBUF[6]
    M4                   OBUF (Prop_obuf_I_O)         1.127     3.437 r  output_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.437    output_value[6]
    M4                                                                r  output_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.270ns (67.528%)  route 0.611ns (32.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.657     1.573    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.699 r  lifter/output_value_reg__0/P[15]
                         net (fo=1, routed)           0.611     2.310    output_value_OBUF[24]
    T2                   OBUF (Prop_obuf_I_O)         1.144     3.453 r  output_value_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.453    output_value[24]
    T2                                                                r  output_value[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.269ns (64.349%)  route 0.703ns (35.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.576     1.491    lifter/clk_output_IBUF_BUFG
    SLICE_X93Y73         FDRE                                         r  lifter/output_value_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  lifter/output_value_reg[16]__0/Q
                         net (fo=1, routed)           0.703     2.335    output_value_OBUF[8]
    N4                   OBUF (Prop_obuf_I_O)         1.128     3.463 r  output_value_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.463    output_value[8]
    N4                                                                r  output_value[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.283ns (67.517%)  route 0.617ns (32.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.657     1.573    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     1.699 r  lifter/output_value_reg__0/P[14]
                         net (fo=1, routed)           0.617     2.316    output_value_OBUF[23]
    T1                   OBUF (Prop_obuf_I_O)         1.157     3.473 r  output_value_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.473    output_value[23]
    T1                                                                r  output_value[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.267ns (63.702%)  route 0.722ns (36.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.576     1.491    lifter/clk_output_IBUF_BUFG
    SLICE_X93Y73         FDRE                                         r  lifter/output_value_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  lifter/output_value_reg[15]__0/Q
                         net (fo=1, routed)           0.722     2.354    output_value_OBUF[7]
    N3                   OBUF (Prop_obuf_I_O)         1.126     3.480 r  output_value_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.480    output_value[7]
    N3                                                                r  output_value[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.265ns (65.974%)  route 0.652ns (34.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.657     1.573    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.699 r  lifter/output_value_reg__0/P[9]
                         net (fo=1, routed)           0.652     2.351    output_value_OBUF[18]
    N1                   OBUF (Prop_obuf_I_O)         1.139     3.490 r  output_value_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.490    output_value[18]
    N1                                                                r  output_value[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.273ns (63.701%)  route 0.725ns (36.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.578     1.493    lifter/clk_output_IBUF_BUFG
    SLICE_X97Y72         FDRE                                         r  lifter/output_value_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y72         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  lifter/output_value_reg[11]__0/Q
                         net (fo=1, routed)           0.725     2.360    output_value_OBUF[3]
    R4                   OBUF (Prop_obuf_I_O)         1.132     3.492 r  output_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.492    output_value[3]
    R4                                                                r  output_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.265ns (63.232%)  route 0.736ns (36.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.578     1.493    lifter/clk_output_IBUF_BUFG
    SLICE_X93Y72         FDRE                                         r  lifter/output_value_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  lifter/output_value_reg[10]__0/Q
                         net (fo=1, routed)           0.736     2.370    output_value_OBUF[2]
    P7                   OBUF (Prop_obuf_I_O)         1.124     3.494 r  output_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.494    output_value[2]
    P7                                                                r  output_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lifter/output_value_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            output_value[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.257ns (65.333%)  route 0.667ns (34.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.648     0.890    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       0.657     1.573    lifter/clk_output_IBUF_BUFG
    DSP48_X3Y29          DSP48E1                                      r  lifter/output_value_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y29          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.699 r  lifter/output_value_reg__0/P[11]
                         net (fo=1, routed)           0.667     2.366    output_value_OBUF[20]
    M2                   OBUF (Prop_obuf_I_O)         1.131     3.497 r  output_value_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.497    output_value[20]
    M2                                                                r  output_value[20] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_output

Max Delay           360 Endpoints
Min Delay           360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][0]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.383     3.913    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][10]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.383     3.913    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][11]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.383     3.913    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][12]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.383     3.913    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][13]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.383     3.913    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][14]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.383     3.913    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][15]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.383     3.913    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][16]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.383     3.913    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][17]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.383     3.913    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][18]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.453    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.530 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.383     3.913    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][0]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.543     4.385    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][10]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.543     4.385    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][11]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.543     4.385    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][12]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.543     4.385    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][13]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.543     4.385    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][14]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.543     4.385    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][15]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.543     4.385    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][16]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.543     4.385    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][17]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.543     4.385    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/acout[0,0][18]
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    AA14                                              0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    AA14                 IBUF (Prop_ibuf_I_O)         0.945     0.945 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.812     2.757    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.842 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13985, routed)       1.543     4.385    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/aclk
    DSP48_X0Y3           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sampling

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 1.052ns (23.683%)  route 3.389ns (76.317%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           2.351     3.298    frame_module/input_valid_IBUF
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.105     3.403 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.038     4.441    frame_module/input_position
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302     3.813    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[0]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 1.052ns (23.683%)  route 3.389ns (76.317%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           2.351     3.298    frame_module/input_valid_IBUF
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.105     3.403 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.038     4.441    frame_module/input_position
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302     3.813    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[1]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 1.052ns (23.683%)  route 3.389ns (76.317%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           2.351     3.298    frame_module/input_valid_IBUF
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.105     3.403 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.038     4.441    frame_module/input_position
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302     3.813    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[2]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 1.052ns (23.683%)  route 3.389ns (76.317%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           2.351     3.298    frame_module/input_valid_IBUF
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.105     3.403 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.038     4.441    frame_module/input_position
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302     3.813    frame_module/clk
    SLICE_X13Y1          FDRE                                         r  frame_module/input_position_reg[3]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.052ns (23.738%)  route 3.379ns (76.262%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           2.351     3.298    frame_module/input_valid_IBUF
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.105     3.403 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.027     4.431    frame_module/input_position
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302     3.813    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[4]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.052ns (23.738%)  route 3.379ns (76.262%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           2.351     3.298    frame_module/input_valid_IBUF
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.105     3.403 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.027     4.431    frame_module/input_position
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302     3.813    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[5]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.052ns (23.738%)  route 3.379ns (76.262%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           2.351     3.298    frame_module/input_valid_IBUF
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.105     3.403 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.027     4.431    frame_module/input_position
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302     3.813    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[6]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.052ns (23.738%)  route 3.379ns (76.262%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           2.351     3.298    frame_module/input_valid_IBUF
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.105     3.403 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          1.027     4.431    frame_module/input_position
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302     3.813    frame_module/clk
    SLICE_X13Y2          FDRE                                         r  frame_module/input_position_reg[7]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.322ns  (logic 1.052ns (24.336%)  route 3.270ns (75.664%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           2.351     3.298    frame_module/input_valid_IBUF
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.105     3.403 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.919     4.322    frame_module/input_position
    SLICE_X13Y3          FDRE                                         r  frame_module/input_position_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302     3.813    frame_module/clk
    SLICE_X13Y3          FDRE                                         r  frame_module/input_position_reg[10]/C

Slack:                    inf
  Source:                 input_valid
                            (input port)
  Destination:            frame_module/input_position_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.322ns  (logic 1.052ns (24.336%)  route 3.270ns (75.664%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  input_valid (IN)
                         net (fo=0)                   0.000     0.000    input_valid
    Y15                  IBUF (Prop_ibuf_I_O)         0.947     0.947 r  input_valid_IBUF_inst/O
                         net (fo=3, routed)           2.351     3.298    frame_module/input_valid_IBUF
    SLICE_X21Y6          LUT6 (Prop_lut6_I1_O)        0.105     3.403 r  frame_module/input_position[0]_i_2/O
                         net (fo=32, routed)          0.919     4.322    frame_module/input_position
    SLICE_X13Y3          FDRE                                         r  frame_module/input_position_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.795     0.795 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           1.639     2.434    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     2.511 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.302     3.813    frame_module/clk
    SLICE_X13Y3          FDRE                                         r  frame_module/input_position_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_value[1]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.164ns (25.991%)  route 0.468ns (74.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  input_value[1] (IN)
                         net (fo=0)                   0.000     0.000    input_value[1]
    Y17                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  input_value_IBUF[1]_inst/O
                         net (fo=1, routed)           0.468     0.632    frame_module/input_value_IBUF[1]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[0]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.848%)  route 0.504ns (78.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  input_value[0] (IN)
                         net (fo=0)                   0.000     0.000    input_value[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.141     0.141 r  input_value_IBUF[0]_inst/O
                         net (fo=1, routed)           0.504     0.645    frame_module/input_value_IBUF[0]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[5]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.145ns (21.953%)  route 0.514ns (78.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  input_value[5] (IN)
                         net (fo=0)                   0.000     0.000    input_value[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.145     0.145 r  input_value_IBUF[5]_inst/O
                         net (fo=1, routed)           0.514     0.659    frame_module/input_value_IBUF[5]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[3]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.157ns (23.583%)  route 0.509ns (76.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  input_value[3] (IN)
                         net (fo=0)                   0.000     0.000    input_value[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.157     0.157 r  input_value_IBUF[3]_inst/O
                         net (fo=1, routed)           0.509     0.667    frame_module/input_value_IBUF[3]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[7]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.161ns (24.012%)  route 0.511ns (75.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  input_value[7] (IN)
                         net (fo=0)                   0.000     0.000    input_value[7]
    W18                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  input_value_IBUF[7]_inst/O
                         net (fo=1, routed)           0.511     0.672    frame_module/input_value_IBUF[7]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[4]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.157ns (23.251%)  route 0.520ns (76.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  input_value[4] (IN)
                         net (fo=0)                   0.000     0.000    input_value[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.157     0.157 r  input_value_IBUF[4]_inst/O
                         net (fo=1, routed)           0.520     0.677    frame_module/input_value_IBUF[4]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[2]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.163ns (23.789%)  route 0.521ns (76.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  input_value[2] (IN)
                         net (fo=0)                   0.000     0.000    input_value[2]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  input_value_IBUF[2]_inst/O
                         net (fo=1, routed)           0.521     0.684    frame_module/input_value_IBUF[2]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[6]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.154ns (21.808%)  route 0.552ns (78.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  input_value[6] (IN)
                         net (fo=0)                   0.000     0.000    input_value[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.154     0.154 r  input_value_IBUF[6]_inst/O
                         net (fo=1, routed)           0.552     0.705    frame_module/input_value_IBUF[6]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[8]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.159ns (21.973%)  route 0.566ns (78.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  input_value[8] (IN)
                         net (fo=0)                   0.000     0.000    input_value[8]
    V18                  IBUF (Prop_ibuf_I_O)         0.159     0.159 r  input_value_IBUF[8]_inst/O
                         net (fo=1, routed)           0.566     0.725    frame_module/input_value_IBUF[8]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 input_value[9]
                            (input port)
  Destination:            frame_module/MEM_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sampling  {rise@0.000ns fall@31250.002ns period=62500.004ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.156ns (21.543%)  route 0.569ns (78.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  input_value[9] (IN)
                         net (fo=0)                   0.000     0.000    input_value[9]
    V19                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  input_value_IBUF[9]_inst/O
                         net (fo=1, routed)           0.569     0.726    frame_module/input_value_IBUF[9]
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sampling rise edge)
                                                      0.000     0.000 r  
    AA16                                              0.000     0.000 r  clk_sampling (IN)
                         net (fo=0)                   0.000     0.000    clk_sampling
    AA16                 IBUF (Prop_ibuf_I_O)         0.412     0.412 r  clk_sampling_IBUF_inst/O
                         net (fo=1, routed)           0.707     1.119    clk_sampling_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.148 r  clk_sampling_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.896     2.043    frame_module/clk
    RAMB18_X0Y0          RAMB18E1                                     r  frame_module/MEM_reg/CLKBWRCLK





