

================================================================
== Vitis HLS Report for 'matmul_plain'
================================================================
* Date:           Sun Nov  3 23:22:34 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Matmul_no_op
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4167|     4167|  41.670 us|  41.670 us|  4168|  4168|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_16_2  |     4165|     4165|        86|         16|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1352|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       12|     5|    3091|    2855|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     557|    -|
|Register         |        -|     -|    3329|     288|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     5|    6420|    5052|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|    ~0|       2|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                       |ctrl_s_axi                      |        0|   0|  246|  424|    0|
    |dataAB_m_axi_U                     |dataAB_m_axi                    |        4|   0|  830|  694|    0|
    |dataA_m_axi_U                      |dataA_m_axi                     |        4|   0|  830|  694|    0|
    |dataB_m_axi_U                      |dataB_m_axi                     |        4|   0|  830|  694|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U2   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |       12|   5| 3091| 2855|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_530_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln15_2_fu_500_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln15_fu_474_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln16_fu_1031_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln19_10_fu_836_p2              |         +|   0|  0|  71|          64|          10|
    |add_ln19_11_fu_870_p2              |         +|   0|  0|  71|          64|          10|
    |add_ln19_12_fu_904_p2              |         +|   0|  0|  71|          64|          10|
    |add_ln19_13_fu_938_p2              |         +|   0|  0|  71|          64|          10|
    |add_ln19_14_fu_972_p2              |         +|   0|  0|  71|          64|          10|
    |add_ln19_15_fu_997_p2              |         +|   0|  0|  71|          64|          10|
    |add_ln19_1_fu_602_p2               |         +|   0|  0|  71|          64|           7|
    |add_ln19_2_fu_627_p2               |         +|   0|  0|  71|          64|           8|
    |add_ln19_3_fu_652_p2               |         +|   0|  0|  71|          64|           8|
    |add_ln19_4_fu_677_p2               |         +|   0|  0|  71|          64|           9|
    |add_ln19_5_fu_702_p2               |         +|   0|  0|  71|          64|           9|
    |add_ln19_6_fu_727_p2               |         +|   0|  0|  71|          64|           9|
    |add_ln19_7_fu_752_p2               |         +|   0|  0|  71|          64|           9|
    |add_ln19_8_fu_777_p2               |         +|   0|  0|  71|          64|          10|
    |add_ln19_9_fu_802_p2               |         +|   0|  0|  71|          64|          10|
    |add_ln19_fu_571_p2                 |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state81_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state87_pp0_stage5_iter5  |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_1_fu_596_p2              |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln15_fu_468_p2                |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln16_fu_486_p2                |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |select_ln15_1_fu_506_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln15_fu_492_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1352|        1156|         327|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  97|         19|    1|         19|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |dataAB_blk_n_AW          |   9|          2|    1|          2|
    |dataAB_blk_n_B           |   9|          2|    1|          2|
    |dataAB_blk_n_W           |   9|          2|    1|          2|
    |dataA_blk_n_AR           |   9|          2|    1|          2|
    |dataA_blk_n_R            |   9|          2|    1|          2|
    |dataB_ARADDR             |  81|         17|   64|       1088|
    |dataB_blk_n_AR           |   9|          2|    1|          2|
    |dataB_blk_n_R            |   9|          2|    1|          2|
    |grp_fu_412_p0            |  37|          7|   32|        224|
    |grp_fu_412_p1            |  81|         17|   32|        544|
    |grp_fu_417_p0            |  81|         17|   32|        544|
    |grp_fu_417_p1            |  81|         17|   32|        544|
    |i_fu_152                 |   9|          2|    5|         10|
    |indvar_flatten_fu_156    |   9|          2|    9|         18|
    |j_fu_148                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 557|        116|  220|       3017|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |AB_read_reg_1185              |  64|   0|   64|          0|
    |A_read_reg_1195               |  64|   0|   64|          0|
    |B_read_reg_1190               |  64|   0|   64|          0|
    |add_ln15_reg_1204             |   9|   0|    9|          0|
    |add_ln19_reg_1225             |  64|   0|   64|          0|
    |ap_CS_fsm                     |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |dataA_addr_reg_1219           |  64|   0|   64|          0|
    |dataB_addr_10_read_reg_1534   |  32|   0|   32|          0|
    |dataB_addr_10_reg_1328        |  64|   0|   64|          0|
    |dataB_addr_11_read_reg_1554   |  32|   0|   32|          0|
    |dataB_addr_11_reg_1349        |  64|   0|   64|          0|
    |dataB_addr_12_read_reg_1574   |  32|   0|   32|          0|
    |dataB_addr_12_reg_1375        |  64|   0|   64|          0|
    |dataB_addr_13_read_reg_1594   |  32|   0|   32|          0|
    |dataB_addr_13_reg_1401        |  64|   0|   64|          0|
    |dataB_addr_14_read_reg_1614   |  32|   0|   32|          0|
    |dataB_addr_14_reg_1427        |  64|   0|   64|          0|
    |dataB_addr_15_read_reg_1634   |  32|   0|   32|          0|
    |dataB_addr_15_reg_1433        |  64|   0|   64|          0|
    |dataB_addr_1_read_reg_1323    |  32|   0|   32|          0|
    |dataB_addr_1_reg_1254         |  64|   0|   64|          0|
    |dataB_addr_2_read_reg_1344    |  32|   0|   32|          0|
    |dataB_addr_2_reg_1260         |  64|   0|   64|          0|
    |dataB_addr_3_read_reg_1370    |  32|   0|   32|          0|
    |dataB_addr_3_reg_1266         |  64|   0|   64|          0|
    |dataB_addr_4_read_reg_1396    |  32|   0|   32|          0|
    |dataB_addr_4_reg_1272         |  64|   0|   64|          0|
    |dataB_addr_5_read_reg_1422    |  32|   0|   32|          0|
    |dataB_addr_5_reg_1278         |  64|   0|   64|          0|
    |dataB_addr_6_read_reg_1454    |  32|   0|   32|          0|
    |dataB_addr_6_reg_1284         |  64|   0|   64|          0|
    |dataB_addr_7_read_reg_1474    |  32|   0|   32|          0|
    |dataB_addr_7_reg_1290         |  64|   0|   64|          0|
    |dataB_addr_8_read_reg_1494    |  32|   0|   32|          0|
    |dataB_addr_8_reg_1296         |  64|   0|   64|          0|
    |dataB_addr_9_read_reg_1514    |  32|   0|   32|          0|
    |dataB_addr_9_reg_1307         |  64|   0|   64|          0|
    |dataB_addr_read_reg_1302      |  32|   0|   32|          0|
    |dataB_addr_reg_1244           |  64|   0|   64|          0|
    |first_iter_0_reg_398          |   1|   0|    1|          0|
    |i_fu_152                      |   5|   0|    5|          0|
    |icmp_ln15_1_reg_1250          |   1|   0|    1|          0|
    |icmp_ln15_reg_1200            |   1|   0|    1|          0|
    |indvar_flatten_fu_156         |   9|   0|    9|          0|
    |j_fu_148                      |   5|   0|    5|          0|
    |mul_10_reg_1599               |  32|   0|   32|          0|
    |mul_11_reg_1619               |  32|   0|   32|          0|
    |mul_12_reg_1639               |  32|   0|   32|          0|
    |mul_13_reg_1654               |  32|   0|   32|          0|
    |mul_14_reg_1659               |  32|   0|   32|          0|
    |mul_1_reg_1381                |  32|   0|   32|          0|
    |mul_2_reg_1407                |  32|   0|   32|          0|
    |mul_3_reg_1439                |  32|   0|   32|          0|
    |mul_4_reg_1459                |  32|   0|   32|          0|
    |mul_5_reg_1479                |  32|   0|   32|          0|
    |mul_5_reg_1479_pp0_iter2_reg  |  32|   0|   32|          0|
    |mul_6_reg_1499                |  32|   0|   32|          0|
    |mul_6_reg_1499_pp0_iter2_reg  |  32|   0|   32|          0|
    |mul_7_reg_1519                |  32|   0|   32|          0|
    |mul_7_reg_1519_pp0_iter2_reg  |  32|   0|   32|          0|
    |mul_8_reg_1539                |  32|   0|   32|          0|
    |mul_8_reg_1539_pp0_iter2_reg  |  32|   0|   32|          0|
    |mul_9_reg_1559                |  32|   0|   32|          0|
    |mul_reg_1355                  |  32|   0|   32|          0|
    |mul_s_reg_1579                |  32|   0|   32|          0|
    |reg_421                       |  32|   0|   32|          0|
    |reg_425                       |  32|   0|   32|          0|
    |reg_430                       |  32|   0|   32|          0|
    |reg_435                       |  32|   0|   32|          0|
    |reg_440                       |  32|   0|   32|          0|
    |reg_445                       |  32|   0|   32|          0|
    |select_ln15_1_reg_1214        |   5|   0|    5|          0|
    |select_ln15_reg_1209          |   5|   0|    5|          0|
    |first_iter_0_reg_398          |  64|  32|    1|          0|
    |icmp_ln15_1_reg_1250          |  64|  32|    1|          0|
    |mul_10_reg_1599               |  64|  32|   32|          0|
    |mul_11_reg_1619               |  64|  32|   32|          0|
    |mul_12_reg_1639               |  64|  32|   32|          0|
    |mul_13_reg_1654               |  64|  32|   32|          0|
    |mul_14_reg_1659               |  64|  32|   32|          0|
    |mul_9_reg_1559                |  64|  32|   32|          0|
    |mul_s_reg_1579                |  64|  32|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |3329| 288| 2979|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR      |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID      |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY      |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA       |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB       |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR      |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID      |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY      |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA       |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP       |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID      |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY      |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP       |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matmul_plain|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  matmul_plain|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  matmul_plain|  return value|
|m_axi_dataA_AWVALID    |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWREADY    |   in|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWADDR     |  out|   64|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWID       |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWLEN      |  out|    8|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWSIZE     |  out|    3|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWBURST    |  out|    2|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWLOCK     |  out|    2|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWCACHE    |  out|    4|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWPROT     |  out|    3|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWQOS      |  out|    4|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWREGION   |  out|    4|       m_axi|         dataA|       pointer|
|m_axi_dataA_AWUSER     |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_WVALID     |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_WREADY     |   in|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_WDATA      |  out|   32|       m_axi|         dataA|       pointer|
|m_axi_dataA_WSTRB      |  out|    4|       m_axi|         dataA|       pointer|
|m_axi_dataA_WLAST      |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_WID        |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_WUSER      |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARVALID    |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARREADY    |   in|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARADDR     |  out|   64|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARID       |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARLEN      |  out|    8|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARSIZE     |  out|    3|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARBURST    |  out|    2|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARLOCK     |  out|    2|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARCACHE    |  out|    4|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARPROT     |  out|    3|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARQOS      |  out|    4|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARREGION   |  out|    4|       m_axi|         dataA|       pointer|
|m_axi_dataA_ARUSER     |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_RVALID     |   in|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_RREADY     |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_RDATA      |   in|   32|       m_axi|         dataA|       pointer|
|m_axi_dataA_RLAST      |   in|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_RID        |   in|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_RUSER      |   in|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_RRESP      |   in|    2|       m_axi|         dataA|       pointer|
|m_axi_dataA_BVALID     |   in|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_BREADY     |  out|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_BRESP      |   in|    2|       m_axi|         dataA|       pointer|
|m_axi_dataA_BID        |   in|    1|       m_axi|         dataA|       pointer|
|m_axi_dataA_BUSER      |   in|    1|       m_axi|         dataA|       pointer|
|m_axi_dataB_AWVALID    |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWREADY    |   in|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWADDR     |  out|   64|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWID       |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWLEN      |  out|    8|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWSIZE     |  out|    3|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWBURST    |  out|    2|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWLOCK     |  out|    2|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWCACHE    |  out|    4|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWPROT     |  out|    3|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWQOS      |  out|    4|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWREGION   |  out|    4|       m_axi|         dataB|       pointer|
|m_axi_dataB_AWUSER     |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_WVALID     |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_WREADY     |   in|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_WDATA      |  out|   32|       m_axi|         dataB|       pointer|
|m_axi_dataB_WSTRB      |  out|    4|       m_axi|         dataB|       pointer|
|m_axi_dataB_WLAST      |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_WID        |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_WUSER      |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARVALID    |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARREADY    |   in|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARADDR     |  out|   64|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARID       |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARLEN      |  out|    8|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARSIZE     |  out|    3|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARBURST    |  out|    2|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARLOCK     |  out|    2|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARCACHE    |  out|    4|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARPROT     |  out|    3|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARQOS      |  out|    4|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARREGION   |  out|    4|       m_axi|         dataB|       pointer|
|m_axi_dataB_ARUSER     |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_RVALID     |   in|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_RREADY     |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_RDATA      |   in|   32|       m_axi|         dataB|       pointer|
|m_axi_dataB_RLAST      |   in|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_RID        |   in|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_RUSER      |   in|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_RRESP      |   in|    2|       m_axi|         dataB|       pointer|
|m_axi_dataB_BVALID     |   in|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_BREADY     |  out|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_BRESP      |   in|    2|       m_axi|         dataB|       pointer|
|m_axi_dataB_BID        |   in|    1|       m_axi|         dataB|       pointer|
|m_axi_dataB_BUSER      |   in|    1|       m_axi|         dataB|       pointer|
|m_axi_dataAB_AWVALID   |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWREADY   |   in|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWADDR    |  out|   64|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWID      |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWLEN     |  out|    8|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWSIZE    |  out|    3|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWBURST   |  out|    2|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWLOCK    |  out|    2|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWCACHE   |  out|    4|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWPROT    |  out|    3|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWQOS     |  out|    4|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWREGION  |  out|    4|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_AWUSER    |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_WVALID    |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_WREADY    |   in|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_WDATA     |  out|   32|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_WSTRB     |  out|    4|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_WLAST     |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_WID       |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_WUSER     |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARVALID   |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARREADY   |   in|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARADDR    |  out|   64|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARID      |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARLEN     |  out|    8|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARSIZE    |  out|    3|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARBURST   |  out|    2|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARLOCK    |  out|    2|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARCACHE   |  out|    4|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARPROT    |  out|    3|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARQOS     |  out|    4|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARREGION  |  out|    4|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_ARUSER    |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_RVALID    |   in|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_RREADY    |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_RDATA     |   in|   32|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_RLAST     |   in|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_RID       |   in|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_RUSER     |   in|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_RRESP     |   in|    2|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_BVALID    |   in|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_BREADY    |  out|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_BRESP     |   in|    2|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_BID       |   in|    1|       m_axi|        dataAB|       pointer|
|m_axi_dataAB_BUSER     |   in|    1|       m_axi|        dataAB|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

