#include "kd11cpu.h"

#include "instruction/instruction.h"
#include "kd11insn1/kd11insn1.h"
#include "kd11insn2/kd11insn2.h"
#include "kd11insnbr/kd11insnbr.h"
#include "kd11insnjsr/kd11insnjsr.h"
#include "kd11insnrts/kd11insnrts.h"
#include "kd11insnmark/kd11insnmark.h"
#include "kd11insnsob/kd11insnsob.h"
#include "qbus/qbus.h"
#include "busdevice/busdevice.h"
#include "float/float.h"
#include "trace/trace.h"
#include "bitmask.h"

#include <functional>
#include <chrono>

#define RETURN_IF(cond) \
    if (cond) return;

// Constructor
KD11CPU::KD11CPU (Qbus* bus)
    :
    bus_ {bus},
    register_ {0},
    psw {0},
    runState {CpuState::HALT},
    trap_ {nullptr},
    haltReason_ {HaltReason::HaltInstruction}
{
    register_[7] = 0;
    bus_->SRUN().set (false);
}

CpuState KD11CPU::currentCpuState ()
{
    return runState;
}

CondData<u16> KD11CPU::fetchWord (u16 address)
{
    // return bus_->read (address);
    CondData<u16> value = bus_->read (address);
    if (!value.hasValue ())
    {
        trace.bus (BusRecordType::ReadFail, address, 0);
        setTrap (&busError);
        return {};
    }
    return value;
}

// Fetch the byte at the given word or byte address
// 
// The validity of the fetched word has to be checked before the shift-
// and and-operators can be applied to the word!
CondData<u8> KD11CPU::fetchByte (u16 address)
{
    CondData<u16> retValue {};
    if (address & 1)
    {
         retValue = fetchWord (address & 0xFFFE);
         if (retValue.hasValue ())
             return CondData<u8> (retValue >> 8);
    }
    else
    {
        retValue = fetchWord (address);
        if (retValue.hasValue ())
            return CondData<u8> (retValue & 0377);
    }

    return CondData<u8> {};
}

bool KD11CPU::putWord (u16 address, u16 value)
{
    if (!bus_->writeWord (address, value))
    {
        trace.bus (BusRecordType::WriteFail, address, value);
        setTrap (&busError);
        return false;
    }
    return true;
}

bool KD11CPU::putByte (u16 address, u8 value)
{
    if (!bus_->writeByte (address, value))
    {
        trace.bus (BusRecordType::WriteFail, address, value);
        setTrap (&busError);
        return false;
    }
    return true;
}

// Return the result of a floating point calculation
void KD11CPU::returnFISresult (Float result, u16 registerNumber)
{
    u16 high, low;
    Float::Result conversionResult = result.pdp11Dword (&high, &low);
    if (conversionResult == Float::Result::OK)
    {
        putWord (register_[registerNumber] + 4, high);
        putWord (register_[registerNumber] + 6, low);
        register_[registerNumber] += 4;
        PSW_EQ (PSW_N, result.value () < 0);
        PSW_EQ (PSW_Z, result.value () == 0);
        PSW_CLR (PSW_V);
        PSW_CLR (PSW_C);
    }
    else if (conversionResult == Float::Result::Underflow)
    {
        PSW_SET (PSW_N);
        PSW_SET (PSW_V);
        PSW_CLR (PSW_Z);
        PSW_CLR (PSW_C);
        setTrap (&FIS);
    }
    else
    {
        // Overflow or Nan
        PSW_CLR (PSW_N);
        PSW_SET (PSW_V);
        PSW_CLR (PSW_Z);
        PSW_CLR (PSW_C);
        setTrap (&FIS);
    }
}

#define	READCPU(addr)	\
    (tmpValue = fetchWord(addr)).valueOr(0);

// Perform a CPU step. The step mainly comprises three actions:
// 1. Execution of an instruction,
// 2. Handle the trace bit,
// 3. Handling of traps and interrupts that might have arisen during execution
//    of the instruction, either a trap as a result of an instruction, or an
//    interrupt requested by a bus device.
// 
// As the power-up mode can be set to trap to the vector at address 024, the
// presence of traps is checked before an instruction is executed.
//
// The normal instruction flow can be interrupted by the setting of the BHALT
// or RESET bus signal. These signals are handled in their corresponding KD11
// receivers which then calls a KD11CPU control function.
//
// This function will return if the CPU is in the state RUN and another
// instruction can be executed, false otherwise. In the latter case a HALT
// instruction was executed.
bool KD11CPU::step ()
{
    // Generate a Trace trap if the trace bit is set, unless the previous
    // instruction was a RTT or another trap is pending.
    if (runState == CpuState::INHIBIT_TRACE)
    {
        runState = CpuState::RUN;
        bus_->SRUN().set (true);
    }
    else if (!trap_ && (psw & PSW_T))
    {
        trace.trap (TrapRecordType::TRAP_T, 014);
        setTrap (&traceTrap);
    }
    handleTraps ();

    // The continutaion of the step depends on the run state:
    // - HALT: the CPU is halted and cannot execute the step, return false,
	// - RUN: the CPU will execute the next instruction,
	// - WAIT: the CPU is running but is still waiting for an interrupt, return true
	// - INHIBIT_TRACE: the CPU is running but no trace trap has to be
    //   executed on this instruction. At this point in the step the cpu cannot
    //   be in this state.
    if (runState == CpuState::HALT)
        return false;

    if (runState == CpuState::WAIT)
        return true;

    if(trace.isActive ())
    {
        trace.setIgnoreBus ();
        u16 code[3];
        // The read of register_[7]+2 and  register_[7]+4 may access an invalid address as
        // the instruction isn't decoded at this point. Therefore use the bus
        // read function instead of fetchWord(). The latter will generate a
        // bus error trap on access of an invalid address.
        code[0] = bus_->read (register_[7] + 0).valueOr (0);
        code[1] = bus_->read (register_[7] + 2).valueOr (0);
        code[2] = bus_->read (register_[7] + 4).valueOr (0);
        trace.cpuStep (register_, psw, code);
        trace.clearIgnoreBus ();
    }

    // If there is a pending bus interrupt that can be executed, process
    // that interrupt first, else execute the next instruction
    if (!bus_->intrptReqAvailable () || cpuPriority () >= bus_->intrptPriority ())
    {
        std::chrono::high_resolution_clock::time_point start =
            std::chrono::high_resolution_clock::now ();
        execInstr ();
        std::chrono::high_resolution_clock::time_point end =
            std::chrono::high_resolution_clock::now ();
        trace.duration ("Instruction",
            (std::chrono::duration_cast<std::chrono::nanoseconds> (end - start)).count ());
    }

    return (runState != CpuState::HALT);
}

// Execute one instruction
void KD11CPU::execInstr ()
{
    u16 tmp, tmp2;
    u16 src, dst;
    s32 tmps32;

    // Get next instruction to execute and move PC forward
    // u16 insn = fetchWord (register_[7]);
    CondData<u16> tmpValue = fetchWord (register_[7]);
    if (!tmpValue.hasValue())
        return;
    u16 insn = tmpValue;
    register_[7] += 2;

    // Get pointers to the possible instruction formats
    KD11INSN1* insn1 = (KD11INSN1*)&insn;
    KD11INSN2* insn2 = (KD11INSN2*)&insn;
    KD11INSNBR* insnbr = (KD11INSNBR*)&insn;
    KD11INSNJSR* insnjsr = (KD11INSNJSR*)&insn;
    KD11INSNRTS* insnrts = (KD11INSNRTS*)&insn;
    KD11INSNMARK* insnmark = (KD11INSNMARK*)&insn;
    KD11INSNSOB* insnsob = (KD11INSNSOB*)&insn;

    // single operand instructions
    switch (insn >> 12)
    {
        case 000: 
            // 00 xx xx group
            switch (insn >> 6)
            {
                case 00000: 
                    // 00 00 xx group
                    switch (insn)
                    {
                        case 0000000:
                            HALT ();
                            break;

                        case 0000001:
                            WAIT ();
                            break;

                        case 0000002:
                            RTI ();
                            break;

                        case 0000003:
                            BPT ();
                            break;

                        case 0000004: /* IOT */
                            trace.trap (TrapRecordType::TRAP, 020);
                            setTrap (&IOT);
                            break;

                        case 0000005: // RESET - Reset external bus
                            // Sends INIT on the BUS for 10 micro seconds.
                            // All devices on the BUS are reset to their
                            // state at power-up.
                            // (LSI11 PDP11/03 Processor Handbook)
                            bus_->BINIT().cycle ();
                            break;

                        case 0000006: /* RTT */
                            register_[7] = READCPU (register_[6]);
                            register_[6] += 2;
                            RETURN_IF (!tmpValue.hasValue ());
                            psw = READCPU (register_[6]);
                            register_[6] += 2;
                            RETURN_IF (!tmpValue.hasValue ());

                            // Prevent a trace trap on the next instruction
                            runState = CpuState::INHIBIT_TRACE;
                            break;

                        default: 
                            // 00 00 07 - 00 00 77
                            unused ();
                            break;
                    }
                    break;

                case 00001:
                    JMP (this, register_, insn);
                    break;

                case 00002:
                    // 00 02 xx group
                    if ((insn & 0177770) == 0000200)
                        RTS (this, register_, insn);
                    else if ((insn & 0177740) == 0000240)
                    {
                        if (insn & 020)
                            SCC (psw, insn);
                        else
                            CCC (psw, insn);
                    }
                    else
                        // 00 02 10 - 00 02 27
                        unused ();
                    break;

                case 00003:
                    SWAB (this, register_, insn);
                    break;

                case 00004: 
                case 00005:
                case 00006:
                case 00007:
                    BR (insn);
                    break;

                case 00010:
                case 00011:
                case 00012:
                case 00013:
                    BNE (insn);
                    break;

                case 00014:
                case 00015:
                case 00016:
                case 00017:
                    BEQ (insn);
                    break;

                case 00020:
                case 00021:
                case 00022:
                case 00023:
                    BGE (insn);
                    break;

                case 00024:
                case 00025:
                case 00026:
                case 00027:
                    BLT (insn);
                    break;

                case 00030:
                case 00031:
                case 00032:
                case 00033:
                    BGT (insn);
                    break;

                case 00034:
                case 00035:
                case 00036:
                case 00037:
                    BLE (insn);
                    break;

                case 00040:
                case 00041:
                case 00042:
                case 00043:
                case 00044:
                case 00045:
                case 00046:
                case 00047:
                    JSR (this, register_, insn);
                    break;

                case 00050:
                    CLR (this, register_, insn);
                    break;

                case 00051:
                    COM (this, register_, insn);
                    break;

                case 00052:
                    INC (this, register_, insn);
                    break;

                case 00053:
                    DEC (this, register_, insn);
                    break;

                case 00054:
                    NEG (this, register_, insn);
                    break;

                case 00055:
                    ADC (this, register_, insn);
                    break;

                case 00056:
                    SBC (this, register_, insn);
                    break;

                case 00057:
                    TST (this, register_, insn);
                    break;

                case 00060:
                    ROR (this, register_, insn);
                    break;

                case 00061:
                    ROL (this, register_, insn);
                    break;

                case 00062:
                    ASR (this, register_, insn);
                    break;

                case 00063:
                    ASL (this, register_, insn);
                    break;

                case 00064:
                    MARK (this, register_, insn);
                    break;

                case 00067:
                    SXT (this, register_, insn);
                    break;

                default:
                    // 006500-006677, 007000-007777
                    unused ();
                    break;
            }
            break;

        case 001:
            MOV (this, register_, insn);
            break;

        case 002:
            CMP (this, register_, insn);
            break;

        case 003:
            BIT (this, register_, insn);
            break;

        case 004:
            BIC (this, register_, insn);
            break;

        case 005:
            BIS (this, register_, insn);
            break;

        case 006:
            ADD (this, register_, insn);
            break;

        case 007: 
            // 07 xx xx group 
            switch (insn >> 9)
            {
                case 0070:
                    MUL (this, register_, insn);
                    break;

                case 0071:
                    DIV (this, register_, insn);
                    break;

                case 0072:
                    ASH (this, register_, insn);
                    break;

                case 0073:
                    ASHC (this, register_, insn);
                    break;

                case 0074:
                    XOR (this, register_, insn);
                    break;

                case 0075: /* FIS instructions */
                    switch (insn >> 3)
                    {
#ifdef USE_FLOAT
                        case 007500:
                            FADD (this, register_, insn);
                            break;

                        case 007501:
                            FSUB (this, register_, insn);
                            break;

                        case 007502:
                            FMUL (this, register_, insn);
                            break;

                        case 007503:
                            FDIV (this, register_, insn);
                            break;
#endif
                        default:
                            // 075040-076777: unused 
                            unused ();
                            break;
                    }
                    break;

                case 0077:
                    SOB (this, register_, insn);
                    break;

                default:
                    unused ();
                    break;
            }
            break;

        case 010: 
            // 10 xx xx group 
            switch (insn >> 6)
            {
                case 01000:
                case 01001:
                case 01002:
                case 01003:
                    BPL (insn);
                    break;

                case 01004:
                case 01005:
                case 01006:
                case 01007:
                    BMI (insn);
                    break;

                case 01010:
                case 01011:
                case 01012:
                case 01013:
                    BHI (insn);
                    break;

                case 01014:
                case 01015:
                case 01016:
                case 01017:
                    BLOS (insn);
                    break;

                case 01020:
                case 01021:
                case 01022:
                case 01023:
                    BVC (insn);
                    break;

                case 01024:
                case 01025:
                case 01026:
                case 01027:
                    BVS (insn);
                    break;

                case 01030:
                case 01031:
                case 01032:
                case 01033:
                    BCC (insn);
                    break;

                case 01034:
                case 01035:
                case 01036:
                case 01037:
                    BCS (insn);
                    break;

                case 01040:
                case 01041:
                case 01042:
                case 01043:
                    EMT ();
                    break;

                case 01044:
                case 01045:
                case 01046:
                case 01047:
                    TRAP ();
                    break;

                case 01050:
                    CLRB (this, register_, insn);
                    break;

                case 01051:
                    COMB (this, register_, insn);
                    break;

                case 01052:
                    INCB (this, register_, insn);
                    break;

                case 01053:
                    DECB (this, register_, insn);
                    break;

                case 01054:
                    NEGB (this, register_, insn);
                    break;

                case 01055:
                    ADCB (this, register_, insn);
                    break;

                case 01056:
                    SBCB (this, register_, insn);
                    break;

                case 01057:
                    TSTB (this, register_, insn);
                    break;

                case 01060:
                    RORB (this, register_, insn);
                    break;

                case 01061:
                    ROLB (this, register_, insn);
                    break;

                case 01062:
                    ASRB (this, register_, insn);
                    break;

                case 01063:
                    ASLB (this, register_, insn);
                    break;

                case 01064:
                    MTPS (this, register_, insn);
                    break;

                case 01067:
                    MFPS (this, register_, insn);
                    break;

                default:
                    unused ();
                    break;
            }
            break;

        case 011:
            MOVB (this, register_, insn);
            break;

        case 012:
            CMPB (this, register_, insn);
            break;

        case 013:
            BITB (this, register_, insn);
            break;

        case 014:
            BICB (this, register_, insn);
            break;

        case 015:
            BISB (this, register_, insn);
            break;

        case 016:
            SUB (this, register_, insn);
            break;

        default:
            unused ();
            break;
    }
}


// This function is called on every KD11 step, whether or not a trap to
// be handled is present. If a trap is present the current PC and PSW are
// saved on the stack and the PC and PSW of the trap vector are loaded.
// If there is no trap to be handled the function simply returns.
//
// Trap priority order from high to low (cf Fig. 2-13) is defined as (vectors
// between brackets):
// - Bus error (004)
// - Machine trap (BPT (014), IOT (020), EMT (030), TRAP (034) instruction)
// - Trace trap (PSW bit 4) (014)
// - Powerfail/HALT interrupt (024)
// - Event interrupt (LTC) (100)
// - Device interrupt
// 
// The event and device interrupts are only processed if the PSW priority bit
// is cleared.
// 
// Refer to the LSI-11 WCS user's guide (EK-KUV11-TM-001) par 2.3.
//

void KD11CPU::handleTraps ()
{
    InterruptRequest intrptReq;
    u16 trapToProcess{ 0 };
    CondData<u16> tmpValue;

    // Traps are handled in order of their priority:
    // - Bus errors,
    // - Instruction traps
    // - Event and device interrupts, only if the priority bit is clear,
    // 
    // Interrupts are only processed if their priority is higher than the
    // current CPU priority. (The LSI-11 has just two priority levels,
    // zero and BR4.) Note that the numerical value of the TrapPriority enum
    // is used as bus request level. Traps in HALT mode are ignored.
    // 
    // Check if there is a trap or interrupt request to handle and the CPU
    // isn't halted. This is the most common case so check this as first.
    if ((!trap_ && !bus_->intrptReqAvailable ()) || runState == CpuState::HALT)
        return;

    // Traps have the highest priority, so first check if there is a trap
    // to handle
    if (trap_)
    {
        trapToProcess = trap_->vector ();
        trap_ = nullptr;
    }
    else if (bus_->intrptPriority () > cpuPriority ())
    {
        if (bus_->getIntrptReq (intrptReq))
            trapToProcess = intrptReq.vector ();
        else
            return;
    }
    else return;


    trace.cpuEvent (CpuEventRecordType::CPU_TRAP, trapToProcess);

    // Save PC and PSW on the stack. Adressing the stack could result in a
    // bus time out. In that case the CPU is halted.
    // ToDo: Remove code duplication
    register_[6] -= 2;
    if (!putWord (register_[6], psw))
    {
        trace.cpuEvent (CpuEventRecordType::CPU_DBLBUS, register_[6]);
        // ToDo: All interrupts should be cleared?
        trap_ = nullptr;
        runState = CpuState::HALT;
        haltReason_ = HaltReason::DoubleBusError;
        bus_->SRUN().set (false);
        return;
    }

    register_[6] -= 2;
    if (!putWord (register_[6], register_[7]))
    {
        trace.cpuEvent (CpuEventRecordType::CPU_DBLBUS, register_[6]);
        trap_ = nullptr;
        runState = CpuState::HALT;
        haltReason_ = HaltReason::DoubleBusError;
        bus_->SRUN().set (false);
        return;
    }

    // Read new PC and PSW from the trap vector. These read's could also
    // result in a bus time out.
    tmpValue = fetchWord (trapToProcess);
    register_[7] = tmpValue.valueOr (0);
    if (!tmpValue.hasValue ())
    {
        trace.cpuEvent (CpuEventRecordType::CPU_DBLBUS, trapToProcess);
        trap_ = nullptr;
        runState = CpuState::HALT;
        haltReason_ = HaltReason::BusErrorOnIntrptVector;
        bus_->SRUN().set (false);
        return;
    }

    tmpValue = fetchWord (trapToProcess + 2);
    psw = tmpValue.valueOr (0);
    if (!tmpValue.hasValue ())
    {
        trace.cpuEvent (CpuEventRecordType::CPU_DBLBUS, trapToProcess + 2);
        trap_ = nullptr;
        runState = CpuState::HALT;
        haltReason_ = HaltReason::BusErrorOnIntrptVector;
        bus_->SRUN().set (false);
        return;
    }

    /* resume execution if in WAIT state */
    if (runState == CpuState::WAIT)
    {
        trace.cpuEvent (CpuEventRecordType::CPU_RUN, register_[7]);
        runState = CpuState::RUN;
        bus_->SRUN().set (true);
    }
}

// Load PC and PSW with the vector from the given trap
void KD11CPU::loadTrapVector (InterruptRequest const* trap)
{
    unsigned char trapVector = trap->vector ();
    register_[7] = fetchWord (trapVector).valueOr (0);
    psw = fetchWord (trapVector + 2).valueOr (0);
}

// Generate the given trap using the interrupt request mechanism
void KD11CPU::setTrap (InterruptRequest const* trap)
{
    trap_ = trap;
}

u8 KD11CPU::cpuPriority()
{
    return (psw & PSW_PRIORITY) >> 5;
}