ä»¥ä¸‹æ˜¯ä¸º `counter_8bit` æ¨¡å—ç”Ÿæˆçš„å®Œæ•´ **Verilog æµ‹è¯•å° (testbench)**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šè¦æ±‚ï¼š

---

### âœ… **1. Testbench æ¨¡å—å£°æ˜**

```verilog
module tb_counter_8bit;
```

---

### âœ… **2. ä¿¡å·å£°æ˜**

```verilog
    // æ—¶é’Ÿå’Œå¤ä½ä¿¡å·
    reg clk;
    reg rst;
    reg en;

    // è¢«æµ‹æ¨¡å—è¾“å‡º
    wire [7:0] count;
    wire overflow;

    // ä»¿çœŸæ—¶é—´æ§åˆ¶
    parameter CLK_PERIOD = 10.0ns;  // æ—¶é’Ÿå‘¨æœŸ
    parameter SIM_TIME = 10000;     // ä»¿çœŸæ—¶é—´ï¼ˆæ—¶é’Ÿå‘¨æœŸæ•°ï¼‰
```

---

### âœ… **3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**

```verilog
    // æ—¶é’Ÿç”Ÿæˆï¼š50% å ç©ºæ¯”
    initial begin
        clk = 0;
        forever # (CLK_PERIOD / 2) clk = ~clk;
    end

    // å¤ä½ç”Ÿæˆï¼šåˆå§‹é«˜ç”µå¹³ï¼ŒæŒç»­ 10 ä¸ªæ—¶é’Ÿå‘¨æœŸåé‡Šæ”¾
    initial begin
        rst = 1;
        # (CLK_PERIOD * 10);  // ç­‰å¾… 10 ä¸ªæ—¶é’Ÿå‘¨æœŸ
        rst = 0;
    end
```

---

### âœ… **4. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–**

```verilog
    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    counter_8bit uut (
        .clk(clk),
        .rst(rst),
        .en(en),
        .count(count),
        .overflow(overflow)
    );
```

---

### âœ… **5. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**

```verilog
    // æµ‹è¯•æ¿€åŠ±ï¼šåœ¨ä¸åŒæ—¶é—´ç‚¹ä½¿èƒ½è®¡æ•°å™¨
    initial begin
        en = 0;  // åˆå§‹å…³é—­ä½¿èƒ½

        // ç­‰å¾…å¤ä½å®Œæˆ
        # (CLK_PERIOD * 10);

        // å¯ç”¨è®¡æ•°å™¨
        en = 1;

        // è¿è¡Œä¸€æ®µæ—¶é—´
        # (CLK_PERIOD * 100);  // 100 ä¸ªæ—¶é’Ÿå‘¨æœŸ

        // å…³é—­ä½¿èƒ½
        en = 0;

        // å†æ¬¡å¯ç”¨
        # (CLK_PERIOD * 50);
        en = 1;

        // ç»§ç»­è¿è¡Œ
        # (CLK_PERIOD * 100);

        // é‡ç½®è®¡æ•°å™¨
        rst = 1;
        # (CLK_PERIOD * 10);
        rst = 0;

        // å†æ¬¡å¯ç”¨
        # (CLK_PERIOD * 50);
        en = 1;

        // è¿è¡Œåˆ°ä»¿çœŸç»“æŸ
        # (CLK_PERIOD * (SIM_TIME - 250));  // å‰©ä½™æ—¶é—´
    end
```

---

### âœ… **6. ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º**

```verilog
    // æ˜¾ç¤ºå½“å‰çŠ¶æ€
    initial begin
        $monitor("Time: %t | clk: %b | rst: %b | en: %b | count: %0d | overflow: %b", 
                 $time, clk, rst, en, count, overflow);
    end

    // æ£€æŸ¥æº¢å‡ºæ ‡å¿—æ˜¯å¦æ­£ç¡®
    initial begin
        integer i;
        for (i = 0; i < SIM_TIME; i = i + 1) begin
            @(posedge clk);
            if (count == 8'b11111111 && overflow != 1'b1) begin
                $display("ERROR: Overflow not set when count is 0xFF at time %t", $time);
            end else if (count != 8'b11111111 && overflow != 1'b0) begin
                $display("ERROR: Overflow set when count is not 0xFF at time %t", $time);
            end
        end
        $display("Simulation completed. All checks passed.");
    end
```

---

### âœ… **7. ä»¿çœŸç»“æŸ**

```verilog
    // ä»¿çœŸç»“æŸ
    initial begin
        # (CLK_PERIOD * SIM_TIME);
        $finish;
    end
endmodule
```

---

### ğŸ“Œ **è¯´æ˜ï¼š**

- **æ—¶é’Ÿå‘¨æœŸ** è®¾ç½®ä¸º `10.0ns`ï¼Œä½¿ç”¨ `forever` å¾ªç¯ç”Ÿæˆã€‚
- **å¤ä½ä¿¡å·** åœ¨å¼€å§‹æ—¶ä¿æŒé«˜ç”µå¹³ 10 ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œç¡®ä¿è®¡æ•°å™¨åˆå§‹åŒ–ã€‚
- **ä½¿èƒ½ä¿¡å·** åœ¨ä¸åŒæ—¶é—´ç‚¹åˆ‡æ¢ï¼Œæµ‹è¯•è®¡æ•°å™¨åœ¨ä½¿èƒ½/éä½¿èƒ½ä¸‹çš„è¡Œä¸ºã€‚
- **$monitor** å’Œ **$display** ç”¨äºå®æ—¶ç›‘æ§å’Œè°ƒè¯•ã€‚
- **æº¢å‡ºæ ‡å¿—æ£€æŸ¥** éªŒè¯å½“è®¡æ•°å™¨è¾¾åˆ°æœ€å¤§å€¼ `0xFF` æ—¶ï¼Œ`overflow` æ˜¯å¦æ­£ç¡®è®¾ç½®ä¸º `1`ã€‚

---

### âœ… **å»ºè®®è¿è¡Œç¯å¢ƒï¼š**

- ä½¿ç”¨ **ModelSim**, **VCS**, æˆ– **Verilator** ç­‰å·¥å…·è¿›è¡Œä»¿çœŸã€‚
- å¯ä»¥é€šè¿‡æ·»åŠ æ³¢å½¢æŸ¥çœ‹å™¨ï¼ˆå¦‚ `add wave`ï¼‰æ¥å¯è§†åŒ–ä¿¡å·å˜åŒ–ã€‚

å¦‚æœä½ éœ€è¦å°†æ­¤æµ‹è¯•å°ä¿å­˜ä¸º `.v` æ–‡ä»¶ï¼Œå¯ä»¥ç›´æ¥å¤åˆ¶ä»¥ä¸Šä»£ç å¹¶ä¿å­˜ä¸º `tb_counter_8bit.v`ã€‚