$version Generated by VerilatedVcd $end
$date Wed Jul 24 06:58:37 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 $ i_clk $end
  $var wire  1 % i_rstn $end
  $var wire  4 # o_cnt [3:0] $end
  $scope module counter $end
   $var wire 32 & UPBND [31:0] $end
   $var wire  1 $ i_clk $end
   $var wire  1 % i_rstn $end
   $var wire  4 # o_cnt [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
1$
0%
b00000000000000000000000000001111 &
#1
0$
#2
1$
#3
0$
#4
1$
#5
0$
1%
#6
b0001 #
1$
#7
0$
#8
b0010 #
1$
#9
0$
#10
b0011 #
1$
#11
0$
#12
b0100 #
1$
#13
0$
#14
b0101 #
1$
#15
0$
#16
b0110 #
1$
#17
0$
#18
b0111 #
1$
#19
0$
