Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.1 (win64) Build 3557992 Fri Jun  3 09:58:00 MDT 2022
| Date         : Wed Jul 20 17:42:41 2022
| Host         : Squid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_display_timing_summary_routed.rpt -pb vga_display_timing_summary_routed.pb -rpx vga_display_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_display
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-8   Critical Warning  No common period between related clocks                           4           
TIMING-16  Warning           Large setup violation                                             318         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (382)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (382)
--------------------------------
 There are 382 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.848    -1133.587                    318                 1052        0.047        0.000                      0                 1052        3.163        0.000                       0                   390  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_65_clk_65mhz      {0.000 7.692}        15.385          65.000          
  clk_mem_clk_65mhz     {0.000 3.663}        7.326           136.501         
  clkfbout_clk_65mhz    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_65_clk_65mhz_1    {0.000 7.692}        15.384          65.003          
  clk_mem_clk_65mhz_1   {0.000 3.663}        7.326           136.505         
  clkfbout_clk_65mhz_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_65_clk_65mhz            4.592        0.000                      0                  346        0.319        0.000                      0                  346        7.192        0.000                       0                   134  
  clk_mem_clk_65mhz           1.990        0.000                      0                  389        0.413        0.000                      0                  389        3.163        0.000                       0                   252  
  clkfbout_clk_65mhz                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_65_clk_65mhz_1          4.607        0.000                      0                  346        0.319        0.000                      0                  346        7.192        0.000                       0                   134  
  clk_mem_clk_65mhz_1         2.007        0.000                      0                  389        0.413        0.000                      0                  389        3.163        0.000                       0                   252  
  clkfbout_clk_65mhz_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mem_clk_65mhz    clk_65_clk_65mhz          -4.121       -4.121                      1                    1        0.177        0.000                      0                    1  
clk_65_clk_65mhz_1   clk_65_clk_65mhz           4.592        0.000                      0                  346        0.047        0.000                      0                  346  
clk_mem_clk_65mhz_1  clk_65_clk_65mhz          -4.848       -4.848                      1                    1        0.177        0.000                      0                    1  
clk_65_clk_65mhz     clk_mem_clk_65mhz         -3.540     -903.232                    317                  317        0.079        0.000                      0                  317  
clk_65_clk_65mhz_1   clk_mem_clk_65mhz         -4.251    -1128.738                    317                  317        0.094        0.000                      0                  317  
clk_mem_clk_65mhz_1  clk_mem_clk_65mhz          1.990        0.000                      0                  389        0.164        0.000                      0                  389  
clk_65_clk_65mhz     clk_65_clk_65mhz_1         4.591        0.000                      0                  346        0.047        0.000                      0                  346  
clk_mem_clk_65mhz    clk_65_clk_65mhz_1        -4.370       -4.370                      1                    1        0.193        0.000                      0                    1  
clk_mem_clk_65mhz_1  clk_65_clk_65mhz_1        -4.106       -4.106                      1                    1        0.193        0.000                      0                    1  
clk_65_clk_65mhz     clk_mem_clk_65mhz_1       -3.788     -982.102                    317                  317        0.079        0.000                      0                  317  
clk_mem_clk_65mhz    clk_mem_clk_65mhz_1        1.989        0.000                      0                  389        0.164        0.000                      0                  389  
clk_65_clk_65mhz_1   clk_mem_clk_65mhz_1       -3.524     -898.221                    317                  317        0.094        0.000                      0                  317  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_65_clk_65mhz                            
(none)                clk_65_clk_65mhz_1                          
(none)                clkfbout_clk_65mhz                          
(none)                clkfbout_clk_65mhz_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65_clk_65mhz
  To Clock:  clk_65_clk_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        4.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[16]_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.817ns  (logic 0.828ns (8.434%)  route 8.989ns (91.566%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 13.994 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.628     9.106    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y41         FDRE                                         r  addra_reg[16]_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.443    13.994    clk_65
    SLICE_X22Y41         FDRE                                         r  addra_reg[16]_replica_4/C
                         clock pessimism              0.501    14.495    
                         clock uncertainty           -0.273    14.222    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.524    13.698    addra_reg[16]_replica_4
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[16]_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.828ns (8.535%)  route 8.874ns (91.465%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.513     8.991    current_pixel_8[3]_i_1_n_0
    SLICE_X32Y17         FDRE                                         r  addra_reg[16]_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X32Y17         FDRE                                         r  addra_reg[16]_replica_6/C
                         clock pessimism              0.501    14.493    
                         clock uncertainty           -0.273    14.220    
    SLICE_X32Y17         FDRE (Setup_fdre_C_R)       -0.524    13.696    addra_reg[16]_replica_6
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[13]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 0.828ns (8.866%)  route 8.511ns (91.134%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 13.991 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.628    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y12         FDRE                                         r  addra_reg[13]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.440    13.991    clk_65
    SLICE_X22Y12         FDRE                                         r  addra_reg[13]_replica/C
                         clock pessimism              0.501    14.492    
                         clock uncertainty           -0.273    14.219    
    SLICE_X22Y12         FDRE (Setup_fdre_C_R)       -0.524    13.695    addra_reg[13]_replica
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[9]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 0.828ns (8.839%)  route 8.540ns (91.161%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13.988 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.179     8.657    current_pixel_8[3]_i_1_n_0
    SLICE_X27Y19         FDRE                                         r  addra_reg[9]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437    13.988    clk_65
    SLICE_X27Y19         FDRE                                         r  addra_reg[9]_replica/C
                         clock pessimism              0.501    14.489    
                         clock uncertainty           -0.273    14.216    
    SLICE_X27Y19         FDRE (Setup_fdre_C_R)       -0.429    13.787    addra_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[13]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 0.828ns (8.867%)  route 8.510ns (91.133%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.627    current_pixel_8[3]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  addra_reg[13]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X8Y42          FDRE                                         r  addra_reg[13]_replica_2/C
                         clock pessimism              0.573    14.565    
                         clock uncertainty           -0.273    14.292    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524    13.768    addra_reg[13]_replica_2
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[12]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 0.828ns (8.867%)  route 8.510ns (91.133%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.627    current_pixel_8[3]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  addra_reg[12]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X9Y42          FDRE                                         r  addra_reg[12]_replica_1/C
                         clock pessimism              0.573    14.565    
                         clock uncertainty           -0.273    14.292    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    13.863    addra_reg[12]_replica_1
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[6]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.217ns  (logic 0.828ns (8.983%)  route 8.389ns (91.017%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13.988 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.029     8.506    current_pixel_8[3]_i_1_n_0
    SLICE_X27Y20         FDRE                                         r  addra_reg[6]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437    13.988    clk_65
    SLICE_X27Y20         FDRE                                         r  addra_reg[6]_replica/C
                         clock pessimism              0.501    14.489    
                         clock uncertainty           -0.273    14.216    
    SLICE_X27Y20         FDRE (Setup_fdre_C_R)       -0.429    13.787    addra_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[16]_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 0.828ns (9.030%)  route 8.341ns (90.969%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.980     8.458    current_pixel_8[3]_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  addra_reg[16]_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.442    13.993    clk_65
    SLICE_X33Y33         FDRE                                         r  addra_reg[16]_replica_3/C
                         clock pessimism              0.501    14.494    
                         clock uncertainty           -0.273    14.221    
    SLICE_X33Y33         FDRE (Setup_fdre_C_R)       -0.429    13.792    addra_reg[16]_replica_3
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[16]_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 0.828ns (9.140%)  route 8.231ns (90.860%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13.990 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.871     8.348    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y13         FDRE                                         r  addra_reg[16]_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.439    13.990    clk_65
    SLICE_X22Y13         FDRE                                         r  addra_reg[16]_replica_7/C
                         clock pessimism              0.501    14.491    
                         clock uncertainty           -0.273    14.218    
    SLICE_X22Y13         FDRE (Setup_fdre_C_R)       -0.524    13.694    addra_reg[16]_replica_7
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[16]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.828ns (9.154%)  route 8.217ns (90.846%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.984 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.857     8.334    current_pixel_8[3]_i_1_n_0
    SLICE_X28Y23         FDRE                                         r  addra_reg[16]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.433    13.984    clk_65
    SLICE_X28Y23         FDRE                                         r  addra_reg[16]_replica_1/C
                         clock pessimism              0.501    14.485    
                         clock uncertainty           -0.273    14.212    
    SLICE_X28Y23         FDRE (Setup_fdre_C_R)       -0.524    13.688    addra_reg[16]_replica_1
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  5.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vsync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.500    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vsync_counter_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.190    vsync_counter_reg_n_0_[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.075 r  vsync_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    data0[1]
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.861    -0.732    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
                         clock pessimism              0.232    -0.500    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105    -0.395    vsync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 current_pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.190%)  route 0.186ns (42.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.170    current_pixel_reg_n_0_[4]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.062 r  current_pixel_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.062    current_pixel_reg[4]_i_1_n_4
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.393    current_pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 current_pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.173    current_pixel_reg_n_0_[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.058 r  current_pixel_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    current_pixel_reg[4]_i_1_n_7
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.393    current_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 current_pixel_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[17]/Q
                         net (fo=2, routed)           0.187    -0.170    current_pixel_reg_n_0_[17]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.055 r  current_pixel_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.055    current_pixel_reg[19]_i_3_n_7
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
                         clock pessimism              0.232    -0.499    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105    -0.394    current_pixel_reg[17]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 current_pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.484%)  route 0.189ns (42.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[5]/Q
                         net (fo=2, routed)           0.189    -0.167    current_pixel_reg_n_0_[5]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.052 r  current_pixel_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.052    current_pixel_reg[8]_i_1_n_7
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105    -0.393    current_pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 current_pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.219%)  route 0.229ns (49.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.288    current_pixel_reg_n_0_[3]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.045    -0.243 f  current_pixel[19]_i_4/O
                         net (fo=4, routed)           0.161    -0.083    current_pixel[19]_i_4_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  current_pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    current_pixel[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  current_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X1Y2           FDRE                                         r  current_pixel_reg[0]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091    -0.391    current_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vsync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.437%)  route 0.168ns (36.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.500    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vsync_counter_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.190    vsync_counter_reg_n_0_[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.039 r  vsync_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.039    data0[2]
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.861    -0.732    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[2]/C
                         clock pessimism              0.232    -0.500    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105    -0.395    vsync_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 current_pixel_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.256ns (54.834%)  route 0.211ns (45.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[13]/Q
                         net (fo=2, routed)           0.211    -0.147    current_pixel_reg_n_0_[13]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.032 r  current_pixel_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    current_pixel_reg[16]_i_1_n_7
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/C
                         clock pessimism              0.232    -0.499    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105    -0.394    current_pixel_reg[13]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 current_pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.173    current_pixel_reg_n_0_[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.022 r  current_pixel_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.022    current_pixel_reg[4]_i_1_n_6
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[2]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.393    current_pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 current_pixel_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[17]/Q
                         net (fo=2, routed)           0.187    -0.170    current_pixel_reg_n_0_[17]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.019 r  current_pixel_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.019    current_pixel_reg[19]_i_3_n_6
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[18]/C
                         clock pessimism              0.232    -0.499    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105    -0.394    current_pixel_reg[18]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65_clk_65mhz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_65m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_65m/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y20     addra_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X25Y22     addra_reg[0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y5       addra_reg[0]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y30      addra_reg[0]_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y18     addra_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X27Y21     addra_reg[10]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y14      addra_reg[10]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y33     addra_reg[10]_replica_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y20     addra_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y20     addra_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y22     addra_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y22     addra_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y5       addra_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y5       addra_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y30      addra_reg[0]_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y30      addra_reg[0]_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y18     addra_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y18     addra_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y20     addra_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y20     addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y22     addra_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y22     addra_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y5       addra_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y5       addra_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y30      addra_reg[0]_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y30      addra_reg[0]_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y18     addra_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y18     addra_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_65mhz
  To Clock:  clk_mem_clk_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.609ns (13.294%)  route 3.972ns (86.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 5.930 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.139     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y21         LUT4 (Prop_lut4_I2_O)        0.153     1.950 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=9, routed)           1.833     3.783    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_17_alias
    SLICE_X19Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.437     5.930    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/C
                         clock pessimism              0.501     6.430    
                         clock uncertainty           -0.249     6.181    
    SLICE_X19Y15         FDRE (Setup_fdre_C_CE)      -0.408     5.773    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram
  -------------------------------------------------------------------
                         required time                          5.773    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 2.454ns (54.333%)  route 2.063ns (45.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 5.927 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.063     3.779    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_n
    SLICE_X20Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.434     5.927    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.427    
                         clock uncertainty           -0.249     6.178    
    SLICE_X20Y18         FDRE (Setup_fdre_C_D)       -0.067     6.111    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.111    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 2.454ns (55.250%)  route 1.988ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.925 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.988     3.704    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_n
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.432     5.925    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.425    
                         clock uncertainty           -0.249     6.176    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)       -0.081     6.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.095    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.609ns (14.585%)  route 3.567ns (85.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 5.924 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.139     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y21         LUT4 (Prop_lut4_I2_O)        0.153     1.950 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=9, routed)           1.427     3.378    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_17_alias
    SLICE_X15Y19         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.431     5.924    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y19         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/C
                         clock pessimism              0.587     6.510    
                         clock uncertainty           -0.249     6.261    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.408     5.853    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.608ns (14.882%)  route 3.477ns (85.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.921 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.039     1.697    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/pwropt_1
    SLICE_X21Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.849 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=9, routed)           1.439     3.288    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12_alias
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.428     5.921    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/C
                         clock pessimism              0.501     6.421    
                         clock uncertainty           -0.249     6.172    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.371     5.801    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3
  -------------------------------------------------------------------
                         required time                          5.801    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.608ns (14.882%)  route 3.477ns (85.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.921 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.039     1.697    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/pwropt_1
    SLICE_X21Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.849 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=9, routed)           1.439     3.288    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12_alias
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.428     5.921    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/C
                         clock pessimism              0.501     6.421    
                         clock uncertainty           -0.249     6.172    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.371     5.801    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3
  -------------------------------------------------------------------
                         required time                          5.801    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.454ns (56.441%)  route 1.894ns (43.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 5.931 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.894     3.611    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram_n
    SLICE_X18Y14         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.438     5.931    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y14         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.431    
                         clock uncertainty           -0.249     6.182    
    SLICE_X18Y14         FDRE (Setup_fdre_C_D)       -0.028     6.154    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.454ns (57.584%)  route 1.808ns (42.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 5.924 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.808     3.524    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_n_3
    SLICE_X17Y21         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.431     5.924    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X17Y21         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/C
                         clock pessimism              0.501     6.424    
                         clock uncertainty           -0.249     6.175    
    SLICE_X17Y21         FDRE (Setup_fdre_C_D)       -0.081     6.094    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 2.454ns (57.508%)  route 1.813ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.925 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.813     3.530    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram_n
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.432     5.925    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.425    
                         clock uncertainty           -0.249     6.176    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)       -0.061     6.115    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -3.530    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.608ns (14.971%)  route 3.453ns (85.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 5.927 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.359     2.017    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y20         LUT4 (Prop_lut4_I2_O)        0.152     2.169 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_25/O
                         net (fo=9, routed)           1.094     3.263    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_13_alias
    SLICE_X15Y17         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.434     5.927    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y17         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/C
                         clock pessimism              0.587     6.513    
                         clock uncertainty           -0.249     6.264    
    SLICE_X15Y17         FDRE (Setup_fdre_C_CE)      -0.407     5.857    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  2.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.130%)  route 0.596ns (80.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.559    -0.531    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.596     0.206    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.822    -0.771    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.498    -0.273    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.066    -0.207    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.152%)  route 0.732ns (83.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=25, routed)          0.732     0.334    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.822    -0.771    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.498    -0.273    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.070    -0.203    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.141ns (15.883%)  route 0.747ns (84.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=25, routed)          0.747     0.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.498    -0.278    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.063    -0.215    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.189ns (25.496%)  route 0.552ns (74.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=25, routed)          0.410     0.012    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X19Y24         LUT4 (Prop_lut4_I3_O)        0.048     0.060 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=9, routed)           0.143     0.203    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2_alias
    SLICE_X21Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/C
                         clock pessimism              0.498    -0.279    
    SLICE_X21Y24         FDRE (Hold_fdre_C_CE)       -0.101    -0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.189ns (25.451%)  route 0.554ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.168     0.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.278    
    SLICE_X20Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.379    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.189ns (25.451%)  route 0.554ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.168     0.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.278    
    SLICE_X20Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.379    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.087%)  route 0.620ns (76.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.032 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=9, routed)           0.234     0.267    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_9_alias
    SLICE_X20Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/C
                         clock pessimism              0.498    -0.279    
    SLICE_X20Y24         FDRE (Hold_fdre_C_CE)       -0.039    -0.318    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.585    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mem_clk_65mhz
Waveform(ns):       { 0.000 3.663 }
Period(ns):         7.326
Sources:            { clk_65m/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y6      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y6      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y2      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y2      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y1      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y1      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.326       4.750      RAMB36_X2Y2      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.326       4.750      RAMB36_X2Y2      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.326       4.750      RAMB36_X2Y3      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.326       4.750      RAMB36_X2Y3      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.326       206.034    MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X14Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X14Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X18Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X18Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X16Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X16Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y18     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y18     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X14Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X14Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X18Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X18Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X16Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X16Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y18     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y18     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_65mhz
  To Clock:  clkfbout_clk_65mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_65mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_65m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    clk_65m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65_clk_65mhz_1
  To Clock:  clk_65_clk_65mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[16]_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.817ns  (logic 0.828ns (8.434%)  route 8.989ns (91.566%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 13.994 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.628     9.106    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y41         FDRE                                         r  addra_reg[16]_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.443    13.994    clk_65
    SLICE_X22Y41         FDRE                                         r  addra_reg[16]_replica_4/C
                         clock pessimism              0.501    14.494    
                         clock uncertainty           -0.257    14.237    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.524    13.713    addra_reg[16]_replica_4
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[16]_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.828ns (8.535%)  route 8.874ns (91.465%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.513     8.991    current_pixel_8[3]_i_1_n_0
    SLICE_X32Y17         FDRE                                         r  addra_reg[16]_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X32Y17         FDRE                                         r  addra_reg[16]_replica_6/C
                         clock pessimism              0.501    14.492    
                         clock uncertainty           -0.257    14.235    
    SLICE_X32Y17         FDRE (Setup_fdre_C_R)       -0.524    13.711    addra_reg[16]_replica_6
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[13]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 0.828ns (8.866%)  route 8.511ns (91.134%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 13.991 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.628    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y12         FDRE                                         r  addra_reg[13]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.440    13.991    clk_65
    SLICE_X22Y12         FDRE                                         r  addra_reg[13]_replica/C
                         clock pessimism              0.501    14.491    
                         clock uncertainty           -0.257    14.234    
    SLICE_X22Y12         FDRE (Setup_fdre_C_R)       -0.524    13.710    addra_reg[13]_replica
  -------------------------------------------------------------------
                         required time                         13.710    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[9]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 0.828ns (8.839%)  route 8.540ns (91.161%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13.988 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.179     8.657    current_pixel_8[3]_i_1_n_0
    SLICE_X27Y19         FDRE                                         r  addra_reg[9]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437    13.988    clk_65
    SLICE_X27Y19         FDRE                                         r  addra_reg[9]_replica/C
                         clock pessimism              0.501    14.488    
                         clock uncertainty           -0.257    14.231    
    SLICE_X27Y19         FDRE (Setup_fdre_C_R)       -0.429    13.802    addra_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[13]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 0.828ns (8.867%)  route 8.510ns (91.133%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.627    current_pixel_8[3]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  addra_reg[13]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X8Y42          FDRE                                         r  addra_reg[13]_replica_2/C
                         clock pessimism              0.573    14.564    
                         clock uncertainty           -0.257    14.307    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524    13.783    addra_reg[13]_replica_2
  -------------------------------------------------------------------
                         required time                         13.783    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[12]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 0.828ns (8.867%)  route 8.510ns (91.133%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.627    current_pixel_8[3]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  addra_reg[12]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X9Y42          FDRE                                         r  addra_reg[12]_replica_1/C
                         clock pessimism              0.573    14.564    
                         clock uncertainty           -0.257    14.307    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    13.878    addra_reg[12]_replica_1
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[6]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.217ns  (logic 0.828ns (8.983%)  route 8.389ns (91.017%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13.988 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.029     8.506    current_pixel_8[3]_i_1_n_0
    SLICE_X27Y20         FDRE                                         r  addra_reg[6]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437    13.988    clk_65
    SLICE_X27Y20         FDRE                                         r  addra_reg[6]_replica/C
                         clock pessimism              0.501    14.488    
                         clock uncertainty           -0.257    14.231    
    SLICE_X27Y20         FDRE (Setup_fdre_C_R)       -0.429    13.802    addra_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[16]_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 0.828ns (9.030%)  route 8.341ns (90.969%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 13.993 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.980     8.458    current_pixel_8[3]_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  addra_reg[16]_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.442    13.993    clk_65
    SLICE_X33Y33         FDRE                                         r  addra_reg[16]_replica_3/C
                         clock pessimism              0.501    14.493    
                         clock uncertainty           -0.257    14.236    
    SLICE_X33Y33         FDRE (Setup_fdre_C_R)       -0.429    13.807    addra_reg[16]_replica_3
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[16]_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 0.828ns (9.140%)  route 8.231ns (90.860%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13.990 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.871     8.348    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y13         FDRE                                         r  addra_reg[16]_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.439    13.990    clk_65
    SLICE_X22Y13         FDRE                                         r  addra_reg[16]_replica_7/C
                         clock pessimism              0.501    14.490    
                         clock uncertainty           -0.257    14.233    
    SLICE_X22Y13         FDRE (Setup_fdre_C_R)       -0.524    13.709    addra_reg[16]_replica_7
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[16]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.828ns (9.154%)  route 8.217ns (90.846%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.984 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.857     8.334    current_pixel_8[3]_i_1_n_0
    SLICE_X28Y23         FDRE                                         r  addra_reg[16]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.433    13.984    clk_65
    SLICE_X28Y23         FDRE                                         r  addra_reg[16]_replica_1/C
                         clock pessimism              0.501    14.484    
                         clock uncertainty           -0.257    14.227    
    SLICE_X28Y23         FDRE (Setup_fdre_C_R)       -0.524    13.703    addra_reg[16]_replica_1
  -------------------------------------------------------------------
                         required time                         13.703    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  5.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vsync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            vsync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.500    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vsync_counter_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.190    vsync_counter_reg_n_0_[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.075 r  vsync_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    data0[1]
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.861    -0.732    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
                         clock pessimism              0.232    -0.500    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105    -0.395    vsync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 current_pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.190%)  route 0.186ns (42.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.170    current_pixel_reg_n_0_[4]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.062 r  current_pixel_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.062    current_pixel_reg[4]_i_1_n_4
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.393    current_pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 current_pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.173    current_pixel_reg_n_0_[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.058 r  current_pixel_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    current_pixel_reg[4]_i_1_n_7
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.393    current_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 current_pixel_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[17]/Q
                         net (fo=2, routed)           0.187    -0.170    current_pixel_reg_n_0_[17]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.055 r  current_pixel_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.055    current_pixel_reg[19]_i_3_n_7
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
                         clock pessimism              0.232    -0.499    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105    -0.394    current_pixel_reg[17]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 current_pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.484%)  route 0.189ns (42.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[5]/Q
                         net (fo=2, routed)           0.189    -0.167    current_pixel_reg_n_0_[5]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.052 r  current_pixel_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.052    current_pixel_reg[8]_i_1_n_7
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105    -0.393    current_pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 current_pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.219%)  route 0.229ns (49.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.288    current_pixel_reg_n_0_[3]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.045    -0.243 f  current_pixel[19]_i_4/O
                         net (fo=4, routed)           0.161    -0.083    current_pixel[19]_i_4_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  current_pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    current_pixel[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  current_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X1Y2           FDRE                                         r  current_pixel_reg[0]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091    -0.391    current_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vsync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            vsync_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.437%)  route 0.168ns (36.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.500    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vsync_counter_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.190    vsync_counter_reg_n_0_[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.039 r  vsync_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.039    data0[2]
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.861    -0.732    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[2]/C
                         clock pessimism              0.232    -0.500    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105    -0.395    vsync_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 current_pixel_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.256ns (54.834%)  route 0.211ns (45.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[13]/Q
                         net (fo=2, routed)           0.211    -0.147    current_pixel_reg_n_0_[13]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.032 r  current_pixel_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    current_pixel_reg[16]_i_1_n_7
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/C
                         clock pessimism              0.232    -0.499    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105    -0.394    current_pixel_reg[13]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 current_pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.173    current_pixel_reg_n_0_[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.022 r  current_pixel_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.022    current_pixel_reg[4]_i_1_n_6
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[2]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.393    current_pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 current_pixel_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[17]/Q
                         net (fo=2, routed)           0.187    -0.170    current_pixel_reg_n_0_[17]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.019 r  current_pixel_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.019    current_pixel_reg[19]_i_3_n_6
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[18]/C
                         clock pessimism              0.232    -0.499    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105    -0.394    current_pixel_reg[18]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65_clk_65mhz_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.384
Sources:            { clk_65m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.384      13.229     BUFGCTRL_X0Y0    clk_65m/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.384      14.135     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.384      14.384     SLICE_X13Y20     addra_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.384      14.384     SLICE_X25Y22     addra_reg[0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.384      14.384     SLICE_X9Y5       addra_reg[0]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.384      14.384     SLICE_X8Y30      addra_reg[0]_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         15.384      14.384     SLICE_X11Y18     addra_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.384      14.384     SLICE_X27Y21     addra_reg[10]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.384      14.384     SLICE_X9Y14      addra_reg[10]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.384      14.384     SLICE_X11Y33     addra_reg[10]_replica_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.384      197.976    MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y20     addra_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y20     addra_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y22     addra_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y22     addra_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y5       addra_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y5       addra_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y30      addra_reg[0]_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y30      addra_reg[0]_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y18     addra_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y18     addra_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y20     addra_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y20     addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y22     addra_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y22     addra_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y5       addra_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y5       addra_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y30      addra_reg[0]_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y30      addra_reg[0]_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y18     addra_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y18     addra_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_65mhz_1
  To Clock:  clk_mem_clk_65mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.609ns (13.294%)  route 3.972ns (86.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 5.929 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.139     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y21         LUT4 (Prop_lut4_I2_O)        0.153     1.950 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=9, routed)           1.833     3.783    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_17_alias
    SLICE_X19Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.437     5.929    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/C
                         clock pessimism              0.501     6.430    
                         clock uncertainty           -0.232     6.198    
    SLICE_X19Y15         FDRE (Setup_fdre_C_CE)      -0.408     5.790    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram
  -------------------------------------------------------------------
                         required time                          5.790    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 2.454ns (54.333%)  route 2.063ns (45.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 5.926 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.063     3.779    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_n
    SLICE_X20Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.434     5.926    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.427    
                         clock uncertainty           -0.232     6.195    
    SLICE_X20Y18         FDRE (Setup_fdre_C_D)       -0.067     6.128    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 2.454ns (55.250%)  route 1.988ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.924 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.988     3.704    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_n
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.432     5.924    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.425    
                         clock uncertainty           -0.232     6.193    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)       -0.081     6.112    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.112    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.609ns (14.585%)  route 3.567ns (85.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 5.923 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.139     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y21         LUT4 (Prop_lut4_I2_O)        0.153     1.950 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=9, routed)           1.427     3.378    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_17_alias
    SLICE_X15Y19         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.431     5.923    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y19         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/C
                         clock pessimism              0.587     6.510    
                         clock uncertainty           -0.232     6.278    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.408     5.870    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram
  -------------------------------------------------------------------
                         required time                          5.870    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.608ns (14.882%)  route 3.477ns (85.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.920 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.039     1.697    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/pwropt_1
    SLICE_X21Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.849 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=9, routed)           1.439     3.288    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12_alias
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.428     5.920    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/C
                         clock pessimism              0.501     6.421    
                         clock uncertainty           -0.232     6.189    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.371     5.818    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3
  -------------------------------------------------------------------
                         required time                          5.818    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.608ns (14.882%)  route 3.477ns (85.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.920 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.039     1.697    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/pwropt_1
    SLICE_X21Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.849 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=9, routed)           1.439     3.288    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12_alias
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.428     5.920    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/C
                         clock pessimism              0.501     6.421    
                         clock uncertainty           -0.232     6.189    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.371     5.818    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3
  -------------------------------------------------------------------
                         required time                          5.818    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.454ns (56.441%)  route 1.894ns (43.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 5.930 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.894     3.611    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram_n
    SLICE_X18Y14         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.438     5.930    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y14         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.431    
                         clock uncertainty           -0.232     6.199    
    SLICE_X18Y14         FDRE (Setup_fdre_C_D)       -0.028     6.171    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.171    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.454ns (57.584%)  route 1.808ns (42.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 5.923 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.808     3.524    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_n_3
    SLICE_X17Y21         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.431     5.923    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X17Y21         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/C
                         clock pessimism              0.501     6.424    
                         clock uncertainty           -0.232     6.192    
    SLICE_X17Y21         FDRE (Setup_fdre_C_D)       -0.081     6.111    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3
  -------------------------------------------------------------------
                         required time                          6.111    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 2.454ns (57.508%)  route 1.813ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.924 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.813     3.530    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram_n
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.432     5.924    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.425    
                         clock uncertainty           -0.232     6.193    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)       -0.061     6.132    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                          -3.530    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.608ns (14.971%)  route 3.453ns (85.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 5.926 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.459ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.359     2.017    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y20         LUT4 (Prop_lut4_I2_O)        0.152     2.169 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_25/O
                         net (fo=9, routed)           1.094     3.263    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_13_alias
    SLICE_X15Y17         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.434     5.926    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y17         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/C
                         clock pessimism              0.587     6.513    
                         clock uncertainty           -0.232     6.281    
    SLICE_X15Y17         FDRE (Setup_fdre_C_CE)      -0.407     5.874    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  2.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.130%)  route 0.596ns (80.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.559    -0.531    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.596     0.206    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.822    -0.771    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.498    -0.273    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.066    -0.207    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.152%)  route 0.732ns (83.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=25, routed)          0.732     0.334    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.822    -0.771    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.498    -0.273    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.070    -0.203    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.141ns (15.883%)  route 0.747ns (84.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=25, routed)          0.747     0.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.498    -0.278    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.063    -0.215    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.189ns (25.496%)  route 0.552ns (74.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=25, routed)          0.410     0.012    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X19Y24         LUT4 (Prop_lut4_I3_O)        0.048     0.060 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=9, routed)           0.143     0.203    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2_alias
    SLICE_X21Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/C
                         clock pessimism              0.498    -0.279    
    SLICE_X21Y24         FDRE (Hold_fdre_C_CE)       -0.101    -0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.189ns (25.451%)  route 0.554ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.168     0.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.278    
    SLICE_X20Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.379    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.189ns (25.451%)  route 0.554ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.168     0.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.278    
    SLICE_X20Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.379    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.087%)  route 0.620ns (76.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.032 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=9, routed)           0.234     0.267    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_9_alias
    SLICE_X20Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/C
                         clock pessimism              0.498    -0.279    
    SLICE_X20Y24         FDRE (Hold_fdre_C_CE)       -0.039    -0.318    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.585    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mem_clk_65mhz_1
Waveform(ns):       { 0.000 3.663 }
Period(ns):         7.326
Sources:            { clk_65m/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y6      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y6      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y2      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y2      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y1      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.326       4.750      RAMB36_X1Y1      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.326       4.750      RAMB36_X2Y2      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.326       4.750      RAMB36_X2Y2      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.326       4.750      RAMB36_X2Y3      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.326       4.750      RAMB36_X2Y3      bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.326       206.034    MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X14Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X14Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X18Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X18Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X16Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X16Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y18     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y18     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X14Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X14Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X18Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X18Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X16Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X16Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y17     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_4_psbram_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y18     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.663       3.163      SLICE_X17Y18     bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_65mhz_1
  To Clock:  clkfbout_clk_65mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_65mhz_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_65m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    clk_65m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_65m/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_65mhz
  To Clock:  clk_65_clk_65mhz

Setup :            1  Failing Endpoint ,  Worst Slack       -4.121ns,  Total Violation       -4.121ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.121ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            ja_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_65_clk_65mhz rise@15.385ns - clk_mem_clk_65mhz rise@14.652ns)
  Data Path Delay:        4.289ns  (logic 1.344ns (31.339%)  route 2.945ns (68.661%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 13.982 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 13.862 - 14.652 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                     14.652    14.652 r  
    M9                                                0.000    14.652 r  clk (IN)
                         net (fo=0)                   0.000    14.652    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    16.117 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.350    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    10.554 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    12.215    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.311 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.551    13.862    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.456    14.318 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=48, routed)          0.971    15.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X16Y17         LUT6 (Prop_lut6_I2_O)        0.124    15.413 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.413    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X16Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    15.630 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.823    16.454    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X16Y17         LUT5 (Prop_lut5_I0_O)        0.299    16.753 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.574    17.326    douta[3]
    SLICE_X17Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.450 r  ja[0]_i_4/O
                         net (fo=1, routed)           0.577    18.027    ja[0]_i_4_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I2_O)        0.124    18.151 r  ja[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.000    18.151    ja[0]_i_2_n_0
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.431    13.982    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
                         clock pessimism              0.408    14.390    
                         clock uncertainty           -0.393    13.998    
    SLICE_X16Y21         FDRE (Setup_fdre_C_D)        0.032    14.030    ja_reg[0]
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                         -18.151    
  -------------------------------------------------------------------
                         slack                                 -4.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            ja_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.299ns (30.586%)  route 0.679ns (69.414%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.550    -0.540    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.319    -0.056    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X19Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.011 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_comp/O
                         net (fo=1, routed)           0.192     0.181    douta[4]_repN_alias
    SLICE_X16Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.226 r  ja[0]_i_3_comp_4/O
                         net (fo=1, routed)           0.167     0.393    ja[0]_i_3_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  ja[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.000     0.438    ja[0]_i_2_n_0
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.819    -0.774    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
                         clock pessimism              0.550    -0.224    
                         clock uncertainty            0.393     0.169    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.092     0.261    ja_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_65_clk_65mhz_1
  To Clock:  clk_65_clk_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        4.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[16]_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.817ns  (logic 0.828ns (8.434%)  route 8.989ns (91.566%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 13.994 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.628     9.106    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y41         FDRE                                         r  addra_reg[16]_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.443    13.994    clk_65
    SLICE_X22Y41         FDRE                                         r  addra_reg[16]_replica_4/C
                         clock pessimism              0.501    14.495    
                         clock uncertainty           -0.273    14.222    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.524    13.698    addra_reg[16]_replica_4
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[16]_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.828ns (8.535%)  route 8.874ns (91.465%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.513     8.991    current_pixel_8[3]_i_1_n_0
    SLICE_X32Y17         FDRE                                         r  addra_reg[16]_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X32Y17         FDRE                                         r  addra_reg[16]_replica_6/C
                         clock pessimism              0.501    14.493    
                         clock uncertainty           -0.273    14.220    
    SLICE_X32Y17         FDRE (Setup_fdre_C_R)       -0.524    13.696    addra_reg[16]_replica_6
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[13]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 0.828ns (8.866%)  route 8.511ns (91.134%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 13.991 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.628    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y12         FDRE                                         r  addra_reg[13]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.440    13.991    clk_65
    SLICE_X22Y12         FDRE                                         r  addra_reg[13]_replica/C
                         clock pessimism              0.501    14.492    
                         clock uncertainty           -0.273    14.219    
    SLICE_X22Y12         FDRE (Setup_fdre_C_R)       -0.524    13.695    addra_reg[13]_replica
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[9]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 0.828ns (8.839%)  route 8.540ns (91.161%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13.988 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.179     8.657    current_pixel_8[3]_i_1_n_0
    SLICE_X27Y19         FDRE                                         r  addra_reg[9]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437    13.988    clk_65
    SLICE_X27Y19         FDRE                                         r  addra_reg[9]_replica/C
                         clock pessimism              0.501    14.489    
                         clock uncertainty           -0.273    14.216    
    SLICE_X27Y19         FDRE (Setup_fdre_C_R)       -0.429    13.787    addra_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[13]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 0.828ns (8.867%)  route 8.510ns (91.133%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.627    current_pixel_8[3]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  addra_reg[13]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X8Y42          FDRE                                         r  addra_reg[13]_replica_2/C
                         clock pessimism              0.573    14.565    
                         clock uncertainty           -0.273    14.292    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524    13.768    addra_reg[13]_replica_2
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[12]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 0.828ns (8.867%)  route 8.510ns (91.133%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.627    current_pixel_8[3]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  addra_reg[12]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X9Y42          FDRE                                         r  addra_reg[12]_replica_1/C
                         clock pessimism              0.573    14.565    
                         clock uncertainty           -0.273    14.292    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    13.863    addra_reg[12]_replica_1
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[6]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.217ns  (logic 0.828ns (8.983%)  route 8.389ns (91.017%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13.988 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.029     8.506    current_pixel_8[3]_i_1_n_0
    SLICE_X27Y20         FDRE                                         r  addra_reg[6]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437    13.988    clk_65
    SLICE_X27Y20         FDRE                                         r  addra_reg[6]_replica/C
                         clock pessimism              0.501    14.489    
                         clock uncertainty           -0.273    14.216    
    SLICE_X27Y20         FDRE (Setup_fdre_C_R)       -0.429    13.787    addra_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[16]_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 0.828ns (9.030%)  route 8.341ns (90.969%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 13.993 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.980     8.458    current_pixel_8[3]_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  addra_reg[16]_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.442    13.993    clk_65
    SLICE_X33Y33         FDRE                                         r  addra_reg[16]_replica_3/C
                         clock pessimism              0.501    14.494    
                         clock uncertainty           -0.273    14.221    
    SLICE_X33Y33         FDRE (Setup_fdre_C_R)       -0.429    13.792    addra_reg[16]_replica_3
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[16]_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 0.828ns (9.140%)  route 8.231ns (90.860%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13.990 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.871     8.348    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y13         FDRE                                         r  addra_reg[16]_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.439    13.990    clk_65
    SLICE_X22Y13         FDRE                                         r  addra_reg[16]_replica_7/C
                         clock pessimism              0.501    14.491    
                         clock uncertainty           -0.273    14.218    
    SLICE_X22Y13         FDRE (Setup_fdre_C_R)       -0.524    13.694    addra_reg[16]_replica_7
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            addra_reg[16]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65_clk_65mhz rise@15.385ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.828ns (9.154%)  route 8.217ns (90.846%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.984 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.857     8.334    current_pixel_8[3]_i_1_n_0
    SLICE_X28Y23         FDRE                                         r  addra_reg[16]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                     15.385    15.385 r  
    M9                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.879 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.460    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.551 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.433    13.984    clk_65
    SLICE_X28Y23         FDRE                                         r  addra_reg[16]_replica_1/C
                         clock pessimism              0.501    14.485    
                         clock uncertainty           -0.273    14.212    
    SLICE_X28Y23         FDRE (Setup_fdre_C_R)       -0.524    13.688    addra_reg[16]_replica_1
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  5.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vsync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            vsync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.500    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vsync_counter_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.190    vsync_counter_reg_n_0_[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.075 r  vsync_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    data0[1]
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.861    -0.732    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
                         clock pessimism              0.232    -0.500    
                         clock uncertainty            0.273    -0.227    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105    -0.122    vsync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 current_pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.190%)  route 0.186ns (42.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.170    current_pixel_reg_n_0_[4]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.062 r  current_pixel_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.062    current_pixel_reg[4]_i_1_n_4
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/C
                         clock pessimism              0.232    -0.498    
                         clock uncertainty            0.273    -0.225    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.120    current_pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 current_pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.173    current_pixel_reg_n_0_[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.058 r  current_pixel_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    current_pixel_reg[4]_i_1_n_7
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
                         clock pessimism              0.232    -0.498    
                         clock uncertainty            0.273    -0.225    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.120    current_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 current_pixel_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[17]/Q
                         net (fo=2, routed)           0.187    -0.170    current_pixel_reg_n_0_[17]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.055 r  current_pixel_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.055    current_pixel_reg[19]_i_3_n_7
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
                         clock pessimism              0.232    -0.499    
                         clock uncertainty            0.273    -0.226    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105    -0.121    current_pixel_reg[17]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 current_pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.484%)  route 0.189ns (42.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[5]/Q
                         net (fo=2, routed)           0.189    -0.167    current_pixel_reg_n_0_[5]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.052 r  current_pixel_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.052    current_pixel_reg[8]_i_1_n_7
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/C
                         clock pessimism              0.232    -0.498    
                         clock uncertainty            0.273    -0.225    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105    -0.120    current_pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 current_pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.219%)  route 0.229ns (49.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.288    current_pixel_reg_n_0_[3]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.045    -0.243 f  current_pixel[19]_i_4/O
                         net (fo=4, routed)           0.161    -0.083    current_pixel[19]_i_4_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  current_pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    current_pixel[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  current_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X1Y2           FDRE                                         r  current_pixel_reg[0]/C
                         clock pessimism              0.248    -0.482    
                         clock uncertainty            0.273    -0.209    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091    -0.118    current_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vsync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            vsync_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.437%)  route 0.168ns (36.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.500    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vsync_counter_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.190    vsync_counter_reg_n_0_[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.039 r  vsync_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.039    data0[2]
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.861    -0.732    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[2]/C
                         clock pessimism              0.232    -0.500    
                         clock uncertainty            0.273    -0.227    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105    -0.122    vsync_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 current_pixel_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.256ns (54.834%)  route 0.211ns (45.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[13]/Q
                         net (fo=2, routed)           0.211    -0.147    current_pixel_reg_n_0_[13]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.032 r  current_pixel_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    current_pixel_reg[16]_i_1_n_7
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/C
                         clock pessimism              0.232    -0.499    
                         clock uncertainty            0.273    -0.226    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105    -0.121    current_pixel_reg[13]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 current_pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.173    current_pixel_reg_n_0_[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.022 r  current_pixel_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.022    current_pixel_reg[4]_i_1_n_6
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[2]/C
                         clock pessimism              0.232    -0.498    
                         clock uncertainty            0.273    -0.225    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.120    current_pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 current_pixel_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            current_pixel_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[17]/Q
                         net (fo=2, routed)           0.187    -0.170    current_pixel_reg_n_0_[17]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.019 r  current_pixel_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.019    current_pixel_reg[19]_i_3_n_6
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[18]/C
                         clock pessimism              0.232    -0.499    
                         clock uncertainty            0.273    -0.226    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105    -0.121    current_pixel_reg[18]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_65mhz_1
  To Clock:  clk_65_clk_65mhz

Setup :            1  Failing Endpoint ,  Worst Slack       -4.848ns,  Total Violation       -4.848ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.848ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            ja_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_65_clk_65mhz rise@153.846ns - clk_mem_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        4.289ns  (logic 1.344ns (31.339%)  route 2.945ns (68.661%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 152.443 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 153.050 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796   149.743 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.551   153.050    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.456   153.506 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=48, routed)          0.971   154.477    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X16Y17         LUT6 (Prop_lut6_I2_O)        0.124   154.601 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   154.601    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X16Y17         MUXF7 (Prop_muxf7_I1_O)      0.217   154.818 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.823   155.642    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X16Y17         LUT5 (Prop_lut5_I0_O)        0.299   155.941 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.574   156.514    douta[3]
    SLICE_X17Y19         LUT6 (Prop_lut6_I1_O)        0.124   156.638 r  ja[0]_i_4/O
                         net (fo=1, routed)           0.577   157.215    ja[0]_i_4_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I2_O)        0.124   157.339 r  ja[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.000   157.339    ja[0]_i_2_n_0
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.431   152.443    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
                         clock pessimism              0.408   152.851    
                         clock uncertainty           -0.393   152.459    
    SLICE_X16Y21         FDRE (Setup_fdre_C_D)        0.032   152.491    ja_reg[0]
  -------------------------------------------------------------------
                         required time                        152.491    
                         arrival time                        -157.339    
  -------------------------------------------------------------------
                         slack                                 -4.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            ja_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.299ns (30.586%)  route 0.679ns (69.414%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.550    -0.540    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.319    -0.056    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X19Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.011 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_comp/O
                         net (fo=1, routed)           0.192     0.181    douta[4]_repN_alias
    SLICE_X16Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.226 r  ja[0]_i_3_comp_4/O
                         net (fo=1, routed)           0.167     0.393    ja[0]_i_3_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  ja[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.000     0.438    ja[0]_i_2_n_0
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.819    -0.774    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
                         clock pessimism              0.550    -0.224    
                         clock uncertainty            0.393     0.169    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.092     0.261    ja_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_65_clk_65mhz
  To Clock:  clk_mem_clk_65mhz

Setup :          317  Failing Endpoints,  Worst Slack       -3.540ns,  Total Violation     -903.232ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.540ns  (required time - arrival time)
  Source:                 addra_reg[12]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz rise@139.194ns - clk_65_clk_65mhz rise@138.461ns)
  Data Path Delay:        3.290ns  (logic 0.580ns (17.631%)  route 2.710ns (82.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 137.845 - 139.194 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 137.667 - 138.461 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                    138.461   138.461 r  
    M9                                                0.000   138.461 r  clk (IN)
                         net (fo=0)                   0.000   138.461    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.926 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.159    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.363 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.024    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.120 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547   137.667    clk_65
    SLICE_X13Y21         FDRE                                         r  addra_reg[12]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456   138.123 f  addra_reg[12]_replica_2/Q
                         net (fo=16, routed)          1.725   139.848    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra_reg[12]_repN_2_alias
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.124   139.972 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=1, routed)           0.985   140.957    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    139.194   139.194 r  
    M9                                                0.000   139.194 r  clk (IN)
                         net (fo=0)                   0.000   139.194    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.588 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.750    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.688 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.269    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.360 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485   137.845    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.253    
                         clock uncertainty           -0.393   137.860    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.417    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.417    
                         arrival time                        -140.957    
  -------------------------------------------------------------------
                         slack                                 -3.540    

Slack (VIOLATED) :        -3.516ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz rise@139.194ns - clk_65_clk_65mhz rise@138.461ns)
  Data Path Delay:        3.270ns  (logic 0.580ns (17.736%)  route 2.690ns (82.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 137.845 - 139.194 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.663 - 138.461 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                    138.461   138.461 r  
    M9                                                0.000   138.461 r  clk (IN)
                         net (fo=0)                   0.000   138.461    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.926 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.159    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.363 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.024    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.120 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.663    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.119 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.737   139.857    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.124   139.981 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.953   140.933    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y6          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    139.194   139.194 r  
    M9                                                0.000   139.194 r  clk (IN)
                         net (fo=0)                   0.000   139.194    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.588 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.750    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.688 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.269    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.360 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485   137.845    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.253    
                         clock uncertainty           -0.393   137.860    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.417    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.417    
                         arrival time                        -140.933    
  -------------------------------------------------------------------
                         slack                                 -3.516    

Slack (VIOLATED) :        -3.445ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz rise@139.194ns - clk_65_clk_65mhz rise@138.461ns)
  Data Path Delay:        3.198ns  (logic 0.580ns (18.137%)  route 2.618ns (81.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 137.844 - 139.194 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.663 - 138.461 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                    138.461   138.461 r  
    M9                                                0.000   138.461 r  clk (IN)
                         net (fo=0)                   0.000   138.461    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.926 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.159    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.363 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.024    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.120 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.663    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.119 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.656   139.775    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X9Y7           LUT5 (Prop_lut5_I1_O)        0.124   139.899 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20/O
                         net (fo=1, routed)           0.962   140.861    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    139.194   139.194 r  
    M9                                                0.000   139.194 r  clk (IN)
                         net (fo=0)                   0.000   139.194    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.588 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.750    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.688 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.269    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.360 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.484   137.844    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.252    
                         clock uncertainty           -0.393   137.859    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.416    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.416    
                         arrival time                        -140.861    
  -------------------------------------------------------------------
                         slack                                 -3.445    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz rise@139.194ns - clk_65_clk_65mhz rise@138.461ns)
  Data Path Delay:        3.189ns  (logic 0.580ns (18.185%)  route 2.609ns (81.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 137.845 - 139.194 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.663 - 138.461 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                    138.461   138.461 r  
    M9                                                0.000   138.461 r  clk (IN)
                         net (fo=0)                   0.000   138.461    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.926 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.159    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.363 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.024    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.120 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.663    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.119 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.647   139.766    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I3_O)        0.124   139.890 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.962   140.853    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    139.194   139.194 r  
    M9                                                0.000   139.194 r  clk (IN)
                         net (fo=0)                   0.000   139.194    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.588 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.750    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.688 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.269    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.360 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485   137.845    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.253    
                         clock uncertainty           -0.393   137.860    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.417    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.417    
                         arrival time                        -140.853    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.354ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz rise@139.194ns - clk_65_clk_65mhz rise@138.461ns)
  Data Path Delay:        3.103ns  (logic 0.580ns (18.690%)  route 2.523ns (81.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 137.840 - 139.194 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.663 - 138.461 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                    138.461   138.461 r  
    M9                                                0.000   138.461 r  clk (IN)
                         net (fo=0)                   0.000   138.461    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.926 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.159    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.363 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.024    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.120 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.663    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.119 r  addra_reg[15]/Q
                         net (fo=26, routed)          1.564   139.684    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.124   139.808 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.959   140.766    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    139.194   139.194 r  
    M9                                                0.000   139.194 r  clk (IN)
                         net (fo=0)                   0.000   139.194    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.588 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.750    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.688 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.269    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.360 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.480   137.840    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.248    
                         clock uncertainty           -0.393   137.855    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.412    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.412    
                         arrival time                        -140.766    
  -------------------------------------------------------------------
                         slack                                 -3.354    

Slack (VIOLATED) :        -3.348ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz rise@139.194ns - clk_65_clk_65mhz rise@138.461ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.672%)  route 2.526ns (81.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 137.849 - 139.194 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.663 - 138.461 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                    138.461   138.461 r  
    M9                                                0.000   138.461 r  clk (IN)
                         net (fo=0)                   0.000   138.461    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.926 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.159    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.363 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.024    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.120 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.663    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.119 r  addra_reg[15]/Q
                         net (fo=26, routed)          1.373   139.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X23Y12         LUT5 (Prop_lut5_I4_O)        0.124   139.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           1.154   140.769    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    139.194   139.194 r  
    M9                                                0.000   139.194 r  clk (IN)
                         net (fo=0)                   0.000   139.194    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.588 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.750    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.688 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.269    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.360 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.489   137.849    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.257    
                         clock uncertainty           -0.393   137.864    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.421    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.421    
                         arrival time                        -140.769    
  -------------------------------------------------------------------
                         slack                                 -3.348    

Slack (VIOLATED) :        -3.331ns  (required time - arrival time)
  Source:                 addra_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz rise@139.194ns - clk_65_clk_65mhz rise@138.461ns)
  Data Path Delay:        3.076ns  (logic 0.580ns (18.856%)  route 2.496ns (81.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 137.840 - 139.194 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 137.667 - 138.461 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                    138.461   138.461 r  
    M9                                                0.000   138.461 r  clk (IN)
                         net (fo=0)                   0.000   138.461    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.926 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.159    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.363 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.024    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.120 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547   137.667    clk_65
    SLICE_X15Y21         FDRE                                         r  addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456   138.123 f  addra_reg[13]/Q
                         net (fo=2, routed)           1.225   139.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124   139.473 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19/O
                         net (fo=1, routed)           1.271   140.743    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    139.194   139.194 r  
    M9                                                0.000   139.194 r  clk (IN)
                         net (fo=0)                   0.000   139.194    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.588 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.750    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.688 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.269    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.360 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.480   137.840    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.248    
                         clock uncertainty           -0.393   137.855    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.412    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.412    
                         arrival time                        -140.743    
  -------------------------------------------------------------------
                         slack                                 -3.331    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 addra_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz rise@139.194ns - clk_65_clk_65mhz rise@138.461ns)
  Data Path Delay:        3.054ns  (logic 0.642ns (21.018%)  route 2.412ns (78.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 137.842 - 139.194 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.663 - 138.461 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                    138.461   138.461 r  
    M9                                                0.000   138.461 r  clk (IN)
                         net (fo=0)                   0.000   138.461    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.926 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.159    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.363 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.024    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.120 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.663    clk_65
    SLICE_X12Y23         FDRE                                         r  addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518   138.181 r  addra_reg[14]/Q
                         net (fo=26, routed)          1.501   139.682    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.124   139.806 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=1, routed)           0.911   140.718    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    139.194   139.194 r  
    M9                                                0.000   139.194 r  clk (IN)
                         net (fo=0)                   0.000   139.194    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.588 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.750    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.688 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.269    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.360 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.482   137.842    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.250    
                         clock uncertainty           -0.393   137.857    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.414    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.414    
                         arrival time                        -140.718    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.298ns  (required time - arrival time)
  Source:                 addra_reg[12]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz rise@139.194ns - clk_65_clk_65mhz rise@138.461ns)
  Data Path Delay:        3.033ns  (logic 0.580ns (19.123%)  route 2.453ns (80.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 137.830 - 139.194 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 137.667 - 138.461 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                    138.461   138.461 r  
    M9                                                0.000   138.461 r  clk (IN)
                         net (fo=0)                   0.000   138.461    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.926 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.159    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.363 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.024    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.120 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547   137.667    clk_65
    SLICE_X13Y21         FDRE                                         r  addra_reg[12]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456   138.123 r  addra_reg[12]_replica_2/Q
                         net (fo=16, routed)          1.481   139.605    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra_reg[12]_repN_2_alias
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124   139.729 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.971   140.700    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    139.194   139.194 r  
    M9                                                0.000   139.194 r  clk (IN)
                         net (fo=0)                   0.000   139.194    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.588 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.750    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.688 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.269    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.360 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.470   137.830    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.238    
                         clock uncertainty           -0.393   137.845    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.402    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.402    
                         arrival time                        -140.700    
  -------------------------------------------------------------------
                         slack                                 -3.298    

Slack (VIOLATED) :        -3.272ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz rise@139.194ns - clk_65_clk_65mhz rise@138.461ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.135%)  route 2.451ns (80.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 137.850 - 139.194 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.663 - 138.461 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                    138.461   138.461 r  
    M9                                                0.000   138.461 r  clk (IN)
                         net (fo=0)                   0.000   138.461    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.926 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.159    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.363 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.024    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.120 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.663    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.119 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.577   139.696    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X22Y41         LUT5 (Prop_lut5_I3_O)        0.124   139.820 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.874   140.694    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    139.194   139.194 r  
    M9                                                0.000   139.194 r  clk (IN)
                         net (fo=0)                   0.000   139.194    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.588 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.750    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.688 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.269    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.360 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.490   137.850    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.258    
                         clock uncertainty           -0.393   137.865    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.422    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.422    
                         arrival time                        -140.694    
  -------------------------------------------------------------------
                         slack                                 -3.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 addra_reg[6]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.164ns (16.276%)  route 0.844ns (83.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.531    clk_65
    SLICE_X10Y15         FDRE                                         r  addra_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  addra_reg[6]_replica_1/Q
                         net (fo=4, routed)           0.844     0.477    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra_reg[6]_repN_1_alias
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.393     0.215    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.398    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 addra_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.141ns (13.967%)  route 0.869ns (86.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.531    clk_65
    SLICE_X9Y15          FDRE                                         r  addra_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  addra_reg[3]_replica_2/Q
                         net (fo=4, routed)           0.869     0.479    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra_reg[3]_repN_2_alias
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.393     0.215    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.398    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 addra_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.745%)  route 0.885ns (86.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    -0.536    clk_65
    SLICE_X25Y22         FDRE                                         r  addra_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  addra_reg[0]_replica/Q
                         net (fo=15, routed)          0.885     0.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra_reg[0]_repN_alias
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.876    -0.717    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.167    
                         clock uncertainty            0.393     0.226    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.409    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 addra_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.141ns (13.721%)  route 0.887ns (86.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    -0.536    clk_65
    SLICE_X27Y21         FDRE                                         r  addra_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  addra_reg[10]_replica/Q
                         net (fo=15, routed)          0.887     0.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra_reg[10]_repN_alias
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.875    -0.718    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.168    
                         clock uncertainty            0.393     0.225    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.408    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 addra_reg[8]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.164ns (16.119%)  route 0.853ns (83.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.537    clk_65
    SLICE_X8Y28          FDRE                                         r  addra_reg[8]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  addra_reg[8]_replica_2/Q
                         net (fo=5, routed)           0.853     0.481    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra_reg[8]_repN_2_alias
    RAMB36_X0Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.862    -0.731    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.181    
                         clock uncertainty            0.393     0.212    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.395    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addra_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.871%)  route 0.876ns (86.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X24Y20         FDRE                                         r  addra_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  addra_reg[1]_replica/Q
                         net (fo=15, routed)          0.876     0.482    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra_reg[1]_repN_alias
    RAMB36_X2Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.862    -0.731    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.181    
                         clock uncertainty            0.393     0.212    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.395    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 addra_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.164ns (16.151%)  route 0.851ns (83.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X8Y30          FDRE                                         r  addra_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  addra_reg[3]_replica_1/Q
                         net (fo=5, routed)           0.851     0.481    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra_reg[3]_repN_1_alias
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.859    -0.734    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.184    
                         clock uncertainty            0.393     0.209    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.392    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.695%)  route 0.889ns (86.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X9Y30          FDRE                                         r  addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  addra_reg[2]/Q
                         net (fo=6, routed)           0.889     0.495    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.872    -0.721    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.171    
                         clock uncertainty            0.393     0.222    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.405    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 addra_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.694%)  route 0.889ns (86.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552    -0.538    clk_65
    SLICE_X24Y23         FDRE                                         r  addra_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  addra_reg[7]_replica/Q
                         net (fo=15, routed)          0.889     0.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra_reg[7]_repN_alias
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.393     0.215    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.398    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 addra_reg[9]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.164ns (15.822%)  route 0.873ns (84.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X8Y30          FDRE                                         r  addra_reg[9]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  addra_reg[9]_replica_2/Q
                         net (fo=5, routed)           0.873     0.502    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra_reg[9]_repN_2_alias
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.872    -0.721    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.171    
                         clock uncertainty            0.393     0.222    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.405    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_65_clk_65mhz_1
  To Clock:  clk_mem_clk_65mhz

Setup :          317  Failing Endpoints,  Worst Slack       -4.251ns,  Total Violation    -1128.738ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.251ns  (required time - arrival time)
  Source:                 addra_reg[12]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_mem_clk_65mhz rise@153.846ns - clk_65_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        3.290ns  (logic 0.580ns (17.631%)  route 2.710ns (82.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 152.497 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 153.046 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   149.742 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547   153.046    clk_65
    SLICE_X13Y21         FDRE                                         r  addra_reg[12]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456   153.502 f  addra_reg[12]_replica_2/Q
                         net (fo=16, routed)          1.725   155.227    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra_reg[12]_repN_2_alias
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.124   155.351 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=1, routed)           0.985   156.336    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485   152.497    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   152.905    
                         clock uncertainty           -0.377   152.528    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   152.085    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.085    
                         arrival time                        -156.336    
  -------------------------------------------------------------------
                         slack                                 -4.251    

Slack (VIOLATED) :        -4.227ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_mem_clk_65mhz rise@153.846ns - clk_65_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        3.270ns  (logic 0.580ns (17.736%)  route 2.690ns (82.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 152.497 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 153.042 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   149.742 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   153.042    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   153.498 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.737   155.236    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.124   155.360 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.953   156.312    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y6          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485   152.497    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   152.905    
                         clock uncertainty           -0.377   152.528    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   152.085    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.085    
                         arrival time                        -156.312    
  -------------------------------------------------------------------
                         slack                                 -4.227    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_mem_clk_65mhz rise@153.846ns - clk_65_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        3.198ns  (logic 0.580ns (18.137%)  route 2.618ns (81.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 152.496 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 153.042 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   149.742 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   153.042    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   153.498 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.656   155.154    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X9Y7           LUT5 (Prop_lut5_I1_O)        0.124   155.278 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20/O
                         net (fo=1, routed)           0.962   156.240    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.484   152.496    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   152.904    
                         clock uncertainty           -0.377   152.527    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   152.084    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.084    
                         arrival time                        -156.240    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.147ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_mem_clk_65mhz rise@153.846ns - clk_65_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        3.189ns  (logic 0.580ns (18.185%)  route 2.609ns (81.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 152.497 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 153.042 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   149.742 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   153.042    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   153.498 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.647   155.145    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I3_O)        0.124   155.269 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.962   156.232    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485   152.497    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   152.905    
                         clock uncertainty           -0.377   152.528    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   152.085    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.085    
                         arrival time                        -156.232    
  -------------------------------------------------------------------
                         slack                                 -4.147    

Slack (VIOLATED) :        -4.066ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_mem_clk_65mhz rise@153.846ns - clk_65_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        3.103ns  (logic 0.580ns (18.690%)  route 2.523ns (81.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 152.492 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 153.042 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   149.742 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   153.042    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   153.498 r  addra_reg[15]/Q
                         net (fo=26, routed)          1.564   155.063    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.124   155.187 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.959   156.145    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.480   152.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   152.900    
                         clock uncertainty           -0.377   152.523    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   152.080    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.080    
                         arrival time                        -156.145    
  -------------------------------------------------------------------
                         slack                                 -4.066    

Slack (VIOLATED) :        -4.060ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_mem_clk_65mhz rise@153.846ns - clk_65_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.672%)  route 2.526ns (81.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 152.501 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 153.042 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   149.742 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   153.042    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   153.498 r  addra_reg[15]/Q
                         net (fo=26, routed)          1.373   154.871    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X23Y12         LUT5 (Prop_lut5_I4_O)        0.124   154.995 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           1.154   156.148    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.489   152.501    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   152.909    
                         clock uncertainty           -0.377   152.532    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   152.089    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.089    
                         arrival time                        -156.148    
  -------------------------------------------------------------------
                         slack                                 -4.060    

Slack (VIOLATED) :        -4.042ns  (required time - arrival time)
  Source:                 addra_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_mem_clk_65mhz rise@153.846ns - clk_65_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        3.076ns  (logic 0.580ns (18.856%)  route 2.496ns (81.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 152.492 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 153.046 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   149.742 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547   153.046    clk_65
    SLICE_X15Y21         FDRE                                         r  addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456   153.502 f  addra_reg[13]/Q
                         net (fo=2, routed)           1.225   154.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124   154.852 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19/O
                         net (fo=1, routed)           1.271   156.122    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.480   152.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   152.900    
                         clock uncertainty           -0.377   152.523    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   152.080    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.080    
                         arrival time                        -156.122    
  -------------------------------------------------------------------
                         slack                                 -4.042    

Slack (VIOLATED) :        -4.015ns  (required time - arrival time)
  Source:                 addra_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_mem_clk_65mhz rise@153.846ns - clk_65_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        3.054ns  (logic 0.642ns (21.018%)  route 2.412ns (78.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 152.494 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 153.042 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   149.742 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   153.042    clk_65
    SLICE_X12Y23         FDRE                                         r  addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518   153.560 r  addra_reg[14]/Q
                         net (fo=26, routed)          1.501   155.061    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.124   155.185 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=1, routed)           0.911   156.097    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.482   152.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   152.902    
                         clock uncertainty           -0.377   152.525    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   152.082    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.082    
                         arrival time                        -156.097    
  -------------------------------------------------------------------
                         slack                                 -4.015    

Slack (VIOLATED) :        -4.009ns  (required time - arrival time)
  Source:                 addra_reg[12]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_mem_clk_65mhz rise@153.846ns - clk_65_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        3.033ns  (logic 0.580ns (19.123%)  route 2.453ns (80.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 152.482 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 153.046 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   149.742 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547   153.046    clk_65
    SLICE_X13Y21         FDRE                                         r  addra_reg[12]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456   153.502 r  addra_reg[12]_replica_2/Q
                         net (fo=16, routed)          1.481   154.984    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra_reg[12]_repN_2_alias
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124   155.108 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.971   156.079    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.470   152.482    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   152.890    
                         clock uncertainty           -0.377   152.513    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   152.070    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.070    
                         arrival time                        -156.079    
  -------------------------------------------------------------------
                         slack                                 -4.009    

Slack (VIOLATED) :        -3.983ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_mem_clk_65mhz rise@153.846ns - clk_65_clk_65mhz_1 rise@153.840ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.135%)  route 2.451ns (80.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 152.502 - 153.846 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 153.042 - 153.840 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    153.840   153.840 r  
    M9                                                0.000   153.840 r  clk (IN)
                         net (fo=0)                   0.000   153.840    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   155.305 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   156.538    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   149.742 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   151.403    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   151.499 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   153.042    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   153.498 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.577   155.075    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X22Y41         LUT5 (Prop_lut5_I3_O)        0.124   155.199 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.874   156.073    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                    153.846   153.846 r  
    M9                                                0.000   153.846 r  clk (IN)
                         net (fo=0)                   0.000   153.846    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   155.240 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   156.402    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   149.340 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   150.921    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.012 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.490   152.502    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   152.910    
                         clock uncertainty           -0.377   152.533    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   152.090    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.090    
                         arrival time                        -156.073    
  -------------------------------------------------------------------
                         slack                                 -3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 addra_reg[6]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.164ns (16.276%)  route 0.844ns (83.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.531    clk_65
    SLICE_X10Y15         FDRE                                         r  addra_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  addra_reg[6]_replica_1/Q
                         net (fo=4, routed)           0.844     0.477    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra_reg[6]_repN_1_alias
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.377     0.200    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.383    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 addra_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.141ns (13.967%)  route 0.869ns (86.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.531    clk_65
    SLICE_X9Y15          FDRE                                         r  addra_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  addra_reg[3]_replica_2/Q
                         net (fo=4, routed)           0.869     0.479    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra_reg[3]_repN_2_alias
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.377     0.200    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.383    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 addra_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.745%)  route 0.885ns (86.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    -0.536    clk_65
    SLICE_X25Y22         FDRE                                         r  addra_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  addra_reg[0]_replica/Q
                         net (fo=15, routed)          0.885     0.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra_reg[0]_repN_alias
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.876    -0.717    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.167    
                         clock uncertainty            0.377     0.211    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.394    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 addra_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.141ns (13.721%)  route 0.887ns (86.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    -0.536    clk_65
    SLICE_X27Y21         FDRE                                         r  addra_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  addra_reg[10]_replica/Q
                         net (fo=15, routed)          0.887     0.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra_reg[10]_repN_alias
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.875    -0.718    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.168    
                         clock uncertainty            0.377     0.210    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.393    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 addra_reg[8]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.164ns (16.119%)  route 0.853ns (83.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.537    clk_65
    SLICE_X8Y28          FDRE                                         r  addra_reg[8]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  addra_reg[8]_replica_2/Q
                         net (fo=5, routed)           0.853     0.481    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra_reg[8]_repN_2_alias
    RAMB36_X0Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.862    -0.731    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.181    
                         clock uncertainty            0.377     0.197    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 addra_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.871%)  route 0.876ns (86.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X24Y20         FDRE                                         r  addra_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  addra_reg[1]_replica/Q
                         net (fo=15, routed)          0.876     0.482    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra_reg[1]_repN_alias
    RAMB36_X2Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.862    -0.731    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.181    
                         clock uncertainty            0.377     0.197    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 addra_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.164ns (16.151%)  route 0.851ns (83.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X8Y30          FDRE                                         r  addra_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  addra_reg[3]_replica_1/Q
                         net (fo=5, routed)           0.851     0.481    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra_reg[3]_repN_1_alias
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.859    -0.734    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.184    
                         clock uncertainty            0.377     0.194    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.377    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.695%)  route 0.889ns (86.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X9Y30          FDRE                                         r  addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  addra_reg[2]/Q
                         net (fo=6, routed)           0.889     0.495    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.872    -0.721    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.171    
                         clock uncertainty            0.377     0.207    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.390    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 addra_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.694%)  route 0.889ns (86.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552    -0.538    clk_65
    SLICE_X24Y23         FDRE                                         r  addra_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  addra_reg[7]_replica/Q
                         net (fo=15, routed)          0.889     0.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra_reg[7]_repN_alias
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.377     0.200    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.383    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 addra_reg[9]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.164ns (15.822%)  route 0.873ns (84.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X8Y30          FDRE                                         r  addra_reg[9]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  addra_reg[9]_replica_2/Q
                         net (fo=5, routed)           0.873     0.502    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra_reg[9]_repN_2_alias
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.872    -0.721    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.171    
                         clock uncertainty            0.377     0.207    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.390    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_65mhz_1
  To Clock:  clk_mem_clk_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.609ns (13.294%)  route 3.972ns (86.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 5.930 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.139     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y21         LUT4 (Prop_lut4_I2_O)        0.153     1.950 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=9, routed)           1.833     3.783    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_17_alias
    SLICE_X19Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.437     5.930    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/C
                         clock pessimism              0.501     6.430    
                         clock uncertainty           -0.249     6.181    
    SLICE_X19Y15         FDRE (Setup_fdre_C_CE)      -0.408     5.773    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram
  -------------------------------------------------------------------
                         required time                          5.773    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 2.454ns (54.333%)  route 2.063ns (45.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 5.927 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.063     3.779    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_n
    SLICE_X20Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.434     5.927    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.427    
                         clock uncertainty           -0.249     6.178    
    SLICE_X20Y18         FDRE (Setup_fdre_C_D)       -0.067     6.111    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.111    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 2.454ns (55.250%)  route 1.988ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.925 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.988     3.704    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_n
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.432     5.925    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.425    
                         clock uncertainty           -0.249     6.176    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)       -0.081     6.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.095    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.609ns (14.585%)  route 3.567ns (85.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 5.924 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.139     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y21         LUT4 (Prop_lut4_I2_O)        0.153     1.950 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=9, routed)           1.427     3.378    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_17_alias
    SLICE_X15Y19         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.431     5.924    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y19         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/C
                         clock pessimism              0.587     6.510    
                         clock uncertainty           -0.249     6.261    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.408     5.853    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.608ns (14.882%)  route 3.477ns (85.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.921 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.039     1.697    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/pwropt_1
    SLICE_X21Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.849 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=9, routed)           1.439     3.288    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12_alias
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.428     5.921    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/C
                         clock pessimism              0.501     6.421    
                         clock uncertainty           -0.249     6.172    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.371     5.801    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3
  -------------------------------------------------------------------
                         required time                          5.801    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.608ns (14.882%)  route 3.477ns (85.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.921 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.039     1.697    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/pwropt_1
    SLICE_X21Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.849 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=9, routed)           1.439     3.288    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12_alias
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.428     5.921    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/C
                         clock pessimism              0.501     6.421    
                         clock uncertainty           -0.249     6.172    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.371     5.801    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3
  -------------------------------------------------------------------
                         required time                          5.801    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.454ns (56.441%)  route 1.894ns (43.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 5.931 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.894     3.611    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram_n
    SLICE_X18Y14         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.438     5.931    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y14         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.431    
                         clock uncertainty           -0.249     6.182    
    SLICE_X18Y14         FDRE (Setup_fdre_C_D)       -0.028     6.154    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.454ns (57.584%)  route 1.808ns (42.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 5.924 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.808     3.524    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_n_3
    SLICE_X17Y21         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.431     5.924    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X17Y21         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/C
                         clock pessimism              0.501     6.424    
                         clock uncertainty           -0.249     6.175    
    SLICE_X17Y21         FDRE (Setup_fdre_C_D)       -0.081     6.094    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 2.454ns (57.508%)  route 1.813ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.925 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.813     3.530    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram_n
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.432     5.925    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.425    
                         clock uncertainty           -0.249     6.176    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)       -0.061     6.115    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -3.530    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz rise@7.326ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.608ns (14.971%)  route 3.453ns (85.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 5.927 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.359     2.017    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y20         LUT4 (Prop_lut4_I2_O)        0.152     2.169 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_25/O
                         net (fo=9, routed)           1.094     3.263    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_13_alias
    SLICE_X15Y17         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.721 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.883    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.434     5.927    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y17         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/C
                         clock pessimism              0.587     6.513    
                         clock uncertainty           -0.249     6.264    
    SLICE_X15Y17         FDRE (Setup_fdre_C_CE)      -0.407     5.857    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3
  -------------------------------------------------------------------
                         required time                          5.857    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  2.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.130%)  route 0.596ns (80.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.559    -0.531    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.596     0.206    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.822    -0.771    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.498    -0.273    
                         clock uncertainty            0.249    -0.023    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.066     0.043    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.152%)  route 0.732ns (83.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=25, routed)          0.732     0.334    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.822    -0.771    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.498    -0.273    
                         clock uncertainty            0.249    -0.023    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.070     0.047    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.141ns (15.883%)  route 0.747ns (84.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=25, routed)          0.747     0.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.498    -0.278    
                         clock uncertainty            0.249    -0.028    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.063     0.035    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.189ns (25.496%)  route 0.552ns (74.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=25, routed)          0.410     0.012    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X19Y24         LUT4 (Prop_lut4_I3_O)        0.048     0.060 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=9, routed)           0.143     0.203    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2_alias
    SLICE_X21Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.249    -0.029    
    SLICE_X21Y24         FDRE (Hold_fdre_C_CE)       -0.101    -0.130    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.189ns (25.451%)  route 0.554ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.168     0.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.278    
                         clock uncertainty            0.249    -0.028    
    SLICE_X20Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.129    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.189ns (25.451%)  route 0.554ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.168     0.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.278    
                         clock uncertainty            0.249    -0.028    
    SLICE_X20Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.129    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.087%)  route 0.620ns (76.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.032 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=9, routed)           0.234     0.267    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_9_alias
    SLICE_X20Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.249    -0.029    
    SLICE_X20Y24         FDRE (Hold_fdre_C_CE)       -0.039    -0.068    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.249    -0.029    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.130    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.249    -0.029    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.130    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.249    -0.029    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.130    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_65_clk_65mhz
  To Clock:  clk_65_clk_65mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[16]_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.817ns  (logic 0.828ns (8.434%)  route 8.989ns (91.566%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 13.994 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.628     9.106    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y41         FDRE                                         r  addra_reg[16]_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.443    13.994    clk_65
    SLICE_X22Y41         FDRE                                         r  addra_reg[16]_replica_4/C
                         clock pessimism              0.501    14.494    
                         clock uncertainty           -0.273    14.221    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.524    13.697    addra_reg[16]_replica_4
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[16]_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 0.828ns (8.535%)  route 8.874ns (91.465%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.513     8.991    current_pixel_8[3]_i_1_n_0
    SLICE_X32Y17         FDRE                                         r  addra_reg[16]_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X32Y17         FDRE                                         r  addra_reg[16]_replica_6/C
                         clock pessimism              0.501    14.492    
                         clock uncertainty           -0.273    14.219    
    SLICE_X32Y17         FDRE (Setup_fdre_C_R)       -0.524    13.695    addra_reg[16]_replica_6
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[13]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 0.828ns (8.866%)  route 8.511ns (91.134%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 13.991 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.628    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y12         FDRE                                         r  addra_reg[13]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.440    13.991    clk_65
    SLICE_X22Y12         FDRE                                         r  addra_reg[13]_replica/C
                         clock pessimism              0.501    14.491    
                         clock uncertainty           -0.273    14.218    
    SLICE_X22Y12         FDRE (Setup_fdre_C_R)       -0.524    13.694    addra_reg[13]_replica
  -------------------------------------------------------------------
                         required time                         13.694    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[9]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 0.828ns (8.839%)  route 8.540ns (91.161%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13.988 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.179     8.657    current_pixel_8[3]_i_1_n_0
    SLICE_X27Y19         FDRE                                         r  addra_reg[9]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437    13.988    clk_65
    SLICE_X27Y19         FDRE                                         r  addra_reg[9]_replica/C
                         clock pessimism              0.501    14.488    
                         clock uncertainty           -0.273    14.215    
    SLICE_X27Y19         FDRE (Setup_fdre_C_R)       -0.429    13.786    addra_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[13]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 0.828ns (8.867%)  route 8.510ns (91.133%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.627    current_pixel_8[3]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  addra_reg[13]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X8Y42          FDRE                                         r  addra_reg[13]_replica_2/C
                         clock pessimism              0.573    14.564    
                         clock uncertainty           -0.273    14.291    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524    13.767    addra_reg[13]_replica_2
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[12]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 0.828ns (8.867%)  route 8.510ns (91.133%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13.992 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.150     8.627    current_pixel_8[3]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  addra_reg[12]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.441    13.992    clk_65
    SLICE_X9Y42          FDRE                                         r  addra_reg[12]_replica_1/C
                         clock pessimism              0.573    14.564    
                         clock uncertainty           -0.273    14.291    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    13.862    addra_reg[12]_replica_1
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[6]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.217ns  (logic 0.828ns (8.983%)  route 8.389ns (91.017%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13.988 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          4.029     8.506    current_pixel_8[3]_i_1_n_0
    SLICE_X27Y20         FDRE                                         r  addra_reg[6]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.437    13.988    clk_65
    SLICE_X27Y20         FDRE                                         r  addra_reg[6]_replica/C
                         clock pessimism              0.501    14.488    
                         clock uncertainty           -0.273    14.215    
    SLICE_X27Y20         FDRE (Setup_fdre_C_R)       -0.429    13.786    addra_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[16]_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 0.828ns (9.030%)  route 8.341ns (90.969%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 13.993 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.980     8.458    current_pixel_8[3]_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  addra_reg[16]_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.442    13.993    clk_65
    SLICE_X33Y33         FDRE                                         r  addra_reg[16]_replica_3/C
                         clock pessimism              0.501    14.493    
                         clock uncertainty           -0.273    14.220    
    SLICE_X33Y33         FDRE (Setup_fdre_C_R)       -0.429    13.791    addra_reg[16]_replica_3
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[16]_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 0.828ns (9.140%)  route 8.231ns (90.860%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13.990 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.871     8.348    current_pixel_8[3]_i_1_n_0
    SLICE_X22Y13         FDRE                                         r  addra_reg[16]_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.439    13.990    clk_65
    SLICE_X22Y13         FDRE                                         r  addra_reg[16]_replica_7/C
                         clock pessimism              0.501    14.490    
                         clock uncertainty           -0.273    14.217    
    SLICE_X22Y13         FDRE (Setup_fdre_C_R)       -0.524    13.693    addra_reg[16]_replica_7
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 vsync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            addra_reg[16]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.384ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.828ns (9.154%)  route 8.217ns (90.846%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 13.984 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.630    -0.711    clk_65
    SLICE_X3Y43          FDRE                                         r  vsync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.255 f  vsync_counter_reg[15]/Q
                         net (fo=3, routed)           1.280     1.025    vsync_counter_reg_n_0_[15]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     1.149 r  vsync_state_i_3/O
                         net (fo=2, routed)           0.311     1.460    vsync_state_i_3_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.124     1.584 r  current_pixel[19]_i_2/O
                         net (fo=31, routed)          2.770     4.354    addra1
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     4.478 r  current_pixel_8[3]_i_1/O
                         net (fo=76, routed)          3.857     8.334    current_pixel_8[3]_i_1_n_0
    SLICE_X28Y23         FDRE                                         r  addra_reg[16]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.433    13.984    clk_65
    SLICE_X28Y23         FDRE                                         r  addra_reg[16]_replica_1/C
                         clock pessimism              0.501    14.484    
                         clock uncertainty           -0.273    14.211    
    SLICE_X28Y23         FDRE (Setup_fdre_C_R)       -0.524    13.687    addra_reg[16]_replica_1
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  5.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vsync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.500    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vsync_counter_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.190    vsync_counter_reg_n_0_[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.075 r  vsync_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    data0[1]
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.861    -0.732    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
                         clock pessimism              0.232    -0.500    
                         clock uncertainty            0.273    -0.227    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105    -0.122    vsync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 current_pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.190%)  route 0.186ns (42.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.170    current_pixel_reg_n_0_[4]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.062 r  current_pixel_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.062    current_pixel_reg[4]_i_1_n_4
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[4]/C
                         clock pessimism              0.232    -0.498    
                         clock uncertainty            0.273    -0.225    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.120    current_pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 current_pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.173    current_pixel_reg_n_0_[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.058 r  current_pixel_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.058    current_pixel_reg[4]_i_1_n_7
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
                         clock pessimism              0.232    -0.498    
                         clock uncertainty            0.273    -0.225    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.120    current_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 current_pixel_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[17]/Q
                         net (fo=2, routed)           0.187    -0.170    current_pixel_reg_n_0_[17]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.055 r  current_pixel_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.055    current_pixel_reg[19]_i_3_n_7
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
                         clock pessimism              0.232    -0.499    
                         clock uncertainty            0.273    -0.226    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105    -0.121    current_pixel_reg[17]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 current_pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.484%)  route 0.189ns (42.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[5]/Q
                         net (fo=2, routed)           0.189    -0.167    current_pixel_reg_n_0_[5]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.052 r  current_pixel_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.052    current_pixel_reg[8]_i_1_n_7
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y1           FDRE                                         r  current_pixel_reg[5]/C
                         clock pessimism              0.232    -0.498    
                         clock uncertainty            0.273    -0.225    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.105    -0.120    current_pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 current_pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.219%)  route 0.229ns (49.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.288    current_pixel_reg_n_0_[3]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.045    -0.243 f  current_pixel[19]_i_4/O
                         net (fo=4, routed)           0.161    -0.083    current_pixel[19]_i_4_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.045    -0.038 r  current_pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    current_pixel[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  current_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X1Y2           FDRE                                         r  current_pixel_reg[0]/C
                         clock pessimism              0.248    -0.482    
                         clock uncertainty            0.273    -0.209    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091    -0.118    current_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vsync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.437%)  route 0.168ns (36.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.500    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vsync_counter_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.190    vsync_counter_reg_n_0_[1]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.039 r  vsync_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.039    data0[2]
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.861    -0.732    clk_65
    SLICE_X3Y40          FDRE                                         r  vsync_counter_reg[2]/C
                         clock pessimism              0.232    -0.500    
                         clock uncertainty            0.273    -0.227    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105    -0.122    vsync_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 current_pixel_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.256ns (54.834%)  route 0.211ns (45.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[13]/Q
                         net (fo=2, routed)           0.211    -0.147    current_pixel_reg_n_0_[13]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.032 r  current_pixel_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    current_pixel_reg[16]_i_1_n_7
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y3           FDRE                                         r  current_pixel_reg[13]/C
                         clock pessimism              0.232    -0.499    
                         clock uncertainty            0.273    -0.226    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105    -0.121    current_pixel_reg[13]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 current_pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.592    -0.498    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  current_pixel_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.173    current_pixel_reg_n_0_[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.022 r  current_pixel_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.022    current_pixel_reg[4]_i_1_n_6
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.863    -0.730    clk_65
    SLICE_X0Y0           FDRE                                         r  current_pixel_reg[2]/C
                         clock pessimism              0.232    -0.498    
                         clock uncertainty            0.273    -0.225    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105    -0.120    current_pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 current_pixel_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            current_pixel_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.591    -0.499    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  current_pixel_reg[17]/Q
                         net (fo=2, routed)           0.187    -0.170    current_pixel_reg_n_0_[17]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.019 r  current_pixel_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.019    current_pixel_reg[19]_i_3_n_6
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.731    clk_65
    SLICE_X0Y4           FDRE                                         r  current_pixel_reg[18]/C
                         clock pessimism              0.232    -0.499    
                         clock uncertainty            0.273    -0.226    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105    -0.121    current_pixel_reg[18]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_65mhz
  To Clock:  clk_65_clk_65mhz_1

Setup :            1  Failing Endpoint ,  Worst Slack       -4.370ns,  Total Violation       -4.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.370ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            ja_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.468ns  (clk_65_clk_65mhz_1 rise@7245.862ns - clk_mem_clk_65mhz rise@7245.394ns)
  Data Path Delay:        4.289ns  (logic 1.344ns (31.339%)  route 2.945ns (68.661%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 7244.460 - 7245.862 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 7244.604 - 7245.394 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                   7245.394  7245.394 r  
    M9                                                0.000  7245.394 r  clk (IN)
                         net (fo=0)                   0.000  7245.394    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7246.859 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7248.092    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  7241.296 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  7242.957    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  7243.053 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.551  7244.604    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.456  7245.060 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=48, routed)          0.971  7246.031    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X16Y17         LUT6 (Prop_lut6_I2_O)        0.124  7246.155 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000  7246.155    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X16Y17         MUXF7 (Prop_muxf7_I1_O)      0.217  7246.372 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.823  7247.195    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X16Y17         LUT5 (Prop_lut5_I0_O)        0.299  7247.494 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.574  7248.067    douta[3]
    SLICE_X17Y19         LUT6 (Prop_lut6_I1_O)        0.124  7248.191 r  ja[0]_i_4/O
                         net (fo=1, routed)           0.577  7248.768    ja[0]_i_4_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I2_O)        0.124  7248.892 r  ja[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.000  7248.892    ja[0]_i_2_n_0
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                   7245.862  7245.862 r  
    M9                                                0.000  7245.862 r  clk (IN)
                         net (fo=0)                   0.000  7245.862    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7247.257 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7248.419    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  7241.356 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  7242.938    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  7243.028 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.431  7244.460    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
                         clock pessimism              0.408  7244.868    
                         clock uncertainty           -0.377  7244.491    
    SLICE_X16Y21         FDRE (Setup_fdre_C_D)        0.032  7244.523    ja_reg[0]
  -------------------------------------------------------------------
                         required time                       7244.523    
                         arrival time                       -7248.893    
  -------------------------------------------------------------------
                         slack                                 -4.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            ja_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.299ns (30.586%)  route 0.679ns (69.414%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.550    -0.540    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.319    -0.056    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X19Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.011 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_comp/O
                         net (fo=1, routed)           0.192     0.181    douta[4]_repN_alias
    SLICE_X16Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.226 r  ja[0]_i_3_comp_4/O
                         net (fo=1, routed)           0.167     0.393    ja[0]_i_3_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  ja[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.000     0.438    ja[0]_i_2_n_0
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.819    -0.774    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
                         clock pessimism              0.550    -0.224    
                         clock uncertainty            0.377     0.153    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.092     0.245    ja_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_65mhz_1
  To Clock:  clk_65_clk_65mhz_1

Setup :            1  Failing Endpoint ,  Worst Slack       -4.106ns,  Total Violation       -4.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.106ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            ja_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_65_clk_65mhz_1 rise@15.384ns - clk_mem_clk_65mhz_1 rise@14.651ns)
  Data Path Delay:        4.289ns  (logic 1.344ns (31.339%)  route 2.945ns (68.661%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 13.982 - 15.384 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 13.862 - 14.651 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                     14.651    14.651 r  
    M9                                                0.000    14.651 r  clk (IN)
                         net (fo=0)                   0.000    14.651    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    16.117 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    17.350    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    10.554 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    12.214    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.310 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.551    13.862    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.456    14.318 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=48, routed)          0.971    15.289    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X16Y17         LUT6 (Prop_lut6_I2_O)        0.124    15.413 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.413    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X16Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    15.630 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.823    16.453    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X16Y17         LUT5 (Prop_lut5_I0_O)        0.299    16.752 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.574    17.326    douta[3]
    SLICE_X17Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.450 r  ja[0]_i_4/O
                         net (fo=1, routed)           0.577    18.026    ja[0]_i_4_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I2_O)        0.124    18.150 r  ja[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.000    18.150    ja[0]_i_2_n_0
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                     15.384    15.384 r  
    M9                                                0.000    15.384 r  clk (IN)
                         net (fo=0)                   0.000    15.384    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    16.779 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.941    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    10.878 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.459    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.550 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.431    13.982    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
                         clock pessimism              0.408    14.390    
                         clock uncertainty           -0.377    14.013    
    SLICE_X16Y21         FDRE (Setup_fdre_C_D)        0.032    14.045    ja_reg[0]
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -18.150    
  -------------------------------------------------------------------
                         slack                                 -4.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            ja_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Path Group:             clk_65_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.299ns (30.586%)  route 0.679ns (69.414%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.550    -0.540    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.319    -0.056    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X19Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.011 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_comp/O
                         net (fo=1, routed)           0.192     0.181    douta[4]_repN_alias
    SLICE_X16Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.226 r  ja[0]_i_3_comp_4/O
                         net (fo=1, routed)           0.167     0.393    ja[0]_i_3_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  ja[0]_i_2_comp_1/O
                         net (fo=1, routed)           0.000     0.438    ja[0]_i_2_n_0
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.819    -0.774    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
                         clock pessimism              0.550    -0.224    
                         clock uncertainty            0.377     0.153    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.092     0.245    ja_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_65_clk_65mhz
  To Clock:  clk_mem_clk_65mhz_1

Setup :          317  Failing Endpoints,  Worst Slack       -3.788ns,  Total Violation     -982.103ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.788ns  (required time - arrival time)
  Source:                 addra_reg[12]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.484ns  (clk_mem_clk_65mhz_1 rise@7215.838ns - clk_65_clk_65mhz rise@7215.354ns)
  Data Path Delay:        3.290ns  (logic 0.580ns (17.631%)  route 2.710ns (82.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 7214.489 - 7215.838 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 7214.561 - 7215.354 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                   7215.354  7215.354 r  
    M9                                                0.000  7215.354 r  clk (IN)
                         net (fo=0)                   0.000  7215.354    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7216.820 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7218.053    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7211.257 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7212.917    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7213.013 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547  7214.561    clk_65
    SLICE_X13Y21         FDRE                                         r  addra_reg[12]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456  7215.017 f  addra_reg[12]_replica_2/Q
                         net (fo=16, routed)          1.725  7216.741    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra_reg[12]_repN_2_alias
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.124  7216.865 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=1, routed)           0.985  7217.851    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                   7215.838  7215.838 r  
    M9                                                0.000  7215.838 r  clk (IN)
                         net (fo=0)                   0.000  7215.838    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7217.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7218.395    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  7211.333 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  7212.914    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7213.004 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485  7214.489    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408  7214.897    
                         clock uncertainty           -0.393  7214.505    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  7214.062    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       7214.062    
                         arrival time                       -7217.851    
  -------------------------------------------------------------------
                         slack                                 -3.788    

Slack (VIOLATED) :        -3.765ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.484ns  (clk_mem_clk_65mhz_1 rise@7215.838ns - clk_65_clk_65mhz rise@7215.354ns)
  Data Path Delay:        3.270ns  (logic 0.580ns (17.736%)  route 2.690ns (82.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 7214.489 - 7215.838 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 7214.557 - 7215.354 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                   7215.354  7215.354 r  
    M9                                                0.000  7215.354 r  clk (IN)
                         net (fo=0)                   0.000  7215.354    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7216.820 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7218.053    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7211.257 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7212.917    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7213.013 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543  7214.557    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456  7215.013 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.737  7216.750    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.124  7216.874 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.953  7217.827    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y6          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                   7215.838  7215.838 r  
    M9                                                0.000  7215.838 r  clk (IN)
                         net (fo=0)                   0.000  7215.838    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7217.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7218.395    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  7211.333 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  7212.914    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7213.004 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485  7214.489    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408  7214.897    
                         clock uncertainty           -0.393  7214.505    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  7214.062    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       7214.062    
                         arrival time                       -7217.827    
  -------------------------------------------------------------------
                         slack                                 -3.765    

Slack (VIOLATED) :        -3.694ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.484ns  (clk_mem_clk_65mhz_1 rise@7215.838ns - clk_65_clk_65mhz rise@7215.354ns)
  Data Path Delay:        3.198ns  (logic 0.580ns (18.137%)  route 2.618ns (81.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 7214.488 - 7215.838 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 7214.557 - 7215.354 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                   7215.354  7215.354 r  
    M9                                                0.000  7215.354 r  clk (IN)
                         net (fo=0)                   0.000  7215.354    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7216.820 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7218.053    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7211.257 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7212.917    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7213.013 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543  7214.557    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456  7215.013 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.656  7216.668    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X9Y7           LUT5 (Prop_lut5_I1_O)        0.124  7216.792 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20/O
                         net (fo=1, routed)           0.962  7217.754    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                   7215.838  7215.838 r  
    M9                                                0.000  7215.838 r  clk (IN)
                         net (fo=0)                   0.000  7215.838    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7217.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7218.395    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  7211.333 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  7212.914    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7213.004 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.484  7214.488    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408  7214.896    
                         clock uncertainty           -0.393  7214.504    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  7214.061    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       7214.061    
                         arrival time                       -7217.754    
  -------------------------------------------------------------------
                         slack                                 -3.694    

Slack (VIOLATED) :        -3.684ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.484ns  (clk_mem_clk_65mhz_1 rise@7215.838ns - clk_65_clk_65mhz rise@7215.354ns)
  Data Path Delay:        3.189ns  (logic 0.580ns (18.185%)  route 2.609ns (81.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 7214.489 - 7215.838 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 7214.557 - 7215.354 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                   7215.354  7215.354 r  
    M9                                                0.000  7215.354 r  clk (IN)
                         net (fo=0)                   0.000  7215.354    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7216.820 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7218.053    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7211.257 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7212.917    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7213.013 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543  7214.557    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456  7215.013 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.647  7216.660    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I3_O)        0.124  7216.784 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.962  7217.746    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                   7215.838  7215.838 r  
    M9                                                0.000  7215.838 r  clk (IN)
                         net (fo=0)                   0.000  7215.838    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7217.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7218.395    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  7211.333 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  7212.914    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7213.004 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485  7214.489    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408  7214.897    
                         clock uncertainty           -0.393  7214.505    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  7214.062    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       7214.062    
                         arrival time                       -7217.746    
  -------------------------------------------------------------------
                         slack                                 -3.684    

Slack (VIOLATED) :        -3.603ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.484ns  (clk_mem_clk_65mhz_1 rise@7215.838ns - clk_65_clk_65mhz rise@7215.354ns)
  Data Path Delay:        3.103ns  (logic 0.580ns (18.690%)  route 2.523ns (81.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 7214.484 - 7215.838 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 7214.557 - 7215.354 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                   7215.354  7215.354 r  
    M9                                                0.000  7215.354 r  clk (IN)
                         net (fo=0)                   0.000  7215.354    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7216.820 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7218.053    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7211.257 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7212.917    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7213.013 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543  7214.557    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456  7215.013 r  addra_reg[15]/Q
                         net (fo=26, routed)          1.564  7216.577    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.124  7216.701 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.959  7217.660    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                   7215.838  7215.838 r  
    M9                                                0.000  7215.838 r  clk (IN)
                         net (fo=0)                   0.000  7215.838    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7217.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7218.395    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  7211.333 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  7212.914    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7213.004 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.480  7214.484    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408  7214.893    
                         clock uncertainty           -0.393  7214.500    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  7214.057    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       7214.057    
                         arrival time                       -7217.660    
  -------------------------------------------------------------------
                         slack                                 -3.603    

Slack (VIOLATED) :        -3.597ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.484ns  (clk_mem_clk_65mhz_1 rise@7215.838ns - clk_65_clk_65mhz rise@7215.354ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.672%)  route 2.526ns (81.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 7214.494 - 7215.838 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 7214.557 - 7215.354 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                   7215.354  7215.354 r  
    M9                                                0.000  7215.354 r  clk (IN)
                         net (fo=0)                   0.000  7215.354    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7216.820 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7218.053    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7211.257 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7212.917    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7213.013 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543  7214.557    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456  7215.013 r  addra_reg[15]/Q
                         net (fo=26, routed)          1.373  7216.385    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X23Y12         LUT5 (Prop_lut5_I4_O)        0.124  7216.509 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           1.154  7217.663    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                   7215.838  7215.838 r  
    M9                                                0.000  7215.838 r  clk (IN)
                         net (fo=0)                   0.000  7215.838    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7217.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7218.395    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  7211.333 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  7212.914    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7213.004 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.489  7214.493    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408  7214.901    
                         clock uncertainty           -0.393  7214.509    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  7214.066    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       7214.065    
                         arrival time                       -7217.663    
  -------------------------------------------------------------------
                         slack                                 -3.597    

Slack (VIOLATED) :        -3.580ns  (required time - arrival time)
  Source:                 addra_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.484ns  (clk_mem_clk_65mhz_1 rise@7215.838ns - clk_65_clk_65mhz rise@7215.354ns)
  Data Path Delay:        3.076ns  (logic 0.580ns (18.856%)  route 2.496ns (81.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 7214.484 - 7215.838 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 7214.561 - 7215.354 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                   7215.354  7215.354 r  
    M9                                                0.000  7215.354 r  clk (IN)
                         net (fo=0)                   0.000  7215.354    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7216.820 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7218.053    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7211.257 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7212.917    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7213.013 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547  7214.561    clk_65
    SLICE_X15Y21         FDRE                                         r  addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456  7215.017 f  addra_reg[13]/Q
                         net (fo=2, routed)           1.225  7216.242    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124  7216.366 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19/O
                         net (fo=1, routed)           1.271  7217.637    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                   7215.838  7215.838 r  
    M9                                                0.000  7215.838 r  clk (IN)
                         net (fo=0)                   0.000  7215.838    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7217.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7218.395    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  7211.333 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  7212.914    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7213.004 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.480  7214.484    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408  7214.893    
                         clock uncertainty           -0.393  7214.500    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  7214.057    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       7214.057    
                         arrival time                       -7217.637    
  -------------------------------------------------------------------
                         slack                                 -3.580    

Slack (VIOLATED) :        -3.552ns  (required time - arrival time)
  Source:                 addra_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.484ns  (clk_mem_clk_65mhz_1 rise@7215.838ns - clk_65_clk_65mhz rise@7215.354ns)
  Data Path Delay:        3.054ns  (logic 0.642ns (21.018%)  route 2.412ns (78.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 7214.486 - 7215.838 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 7214.557 - 7215.354 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                   7215.354  7215.354 r  
    M9                                                0.000  7215.354 r  clk (IN)
                         net (fo=0)                   0.000  7215.354    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7216.820 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7218.053    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7211.257 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7212.917    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7213.013 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543  7214.557    clk_65
    SLICE_X12Y23         FDRE                                         r  addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518  7215.075 r  addra_reg[14]/Q
                         net (fo=26, routed)          1.501  7216.576    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.124  7216.700 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=1, routed)           0.911  7217.611    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                   7215.838  7215.838 r  
    M9                                                0.000  7215.838 r  clk (IN)
                         net (fo=0)                   0.000  7215.838    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7217.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7218.395    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  7211.333 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  7212.914    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7213.004 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.482  7214.486    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408  7214.895    
                         clock uncertainty           -0.393  7214.502    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  7214.059    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       7214.059    
                         arrival time                       -7217.611    
  -------------------------------------------------------------------
                         slack                                 -3.552    

Slack (VIOLATED) :        -3.547ns  (required time - arrival time)
  Source:                 addra_reg[12]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.484ns  (clk_mem_clk_65mhz_1 rise@7215.838ns - clk_65_clk_65mhz rise@7215.354ns)
  Data Path Delay:        3.033ns  (logic 0.580ns (19.123%)  route 2.453ns (80.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 7214.475 - 7215.838 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 7214.561 - 7215.354 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                   7215.354  7215.354 r  
    M9                                                0.000  7215.354 r  clk (IN)
                         net (fo=0)                   0.000  7215.354    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7216.820 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7218.053    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7211.257 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7212.917    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7213.013 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547  7214.561    clk_65
    SLICE_X13Y21         FDRE                                         r  addra_reg[12]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456  7215.017 r  addra_reg[12]_replica_2/Q
                         net (fo=16, routed)          1.481  7216.498    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra_reg[12]_repN_2_alias
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124  7216.622 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.971  7217.594    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                   7215.838  7215.838 r  
    M9                                                0.000  7215.838 r  clk (IN)
                         net (fo=0)                   0.000  7215.838    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7217.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7218.395    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  7211.333 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  7212.914    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7213.004 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.470  7214.474    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408  7214.882    
                         clock uncertainty           -0.393  7214.490    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  7214.047    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       7214.047    
                         arrival time                       -7217.594    
  -------------------------------------------------------------------
                         slack                                 -3.547    

Slack (VIOLATED) :        -3.521ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.484ns  (clk_mem_clk_65mhz_1 rise@7215.838ns - clk_65_clk_65mhz rise@7215.354ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.135%)  route 2.451ns (80.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 7214.495 - 7215.838 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 7214.557 - 7215.354 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                   7215.354  7215.354 r  
    M9                                                0.000  7215.354 r  clk (IN)
                         net (fo=0)                   0.000  7215.354    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7216.820 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7218.053    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7211.257 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7212.917    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7213.013 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543  7214.557    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456  7215.013 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.577  7216.589    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X22Y41         LUT5 (Prop_lut5_I3_O)        0.124  7216.713 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.874  7217.588    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                   7215.838  7215.838 r  
    M9                                                0.000  7215.838 r  clk (IN)
                         net (fo=0)                   0.000  7215.838    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  7217.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  7218.395    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  7211.333 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  7212.914    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  7213.004 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.490  7214.494    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408  7214.902    
                         clock uncertainty           -0.393  7214.510    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443  7214.067    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       7214.067    
                         arrival time                       -7217.587    
  -------------------------------------------------------------------
                         slack                                 -3.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 addra_reg[6]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.164ns (16.276%)  route 0.844ns (83.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.531    clk_65
    SLICE_X10Y15         FDRE                                         r  addra_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  addra_reg[6]_replica_1/Q
                         net (fo=4, routed)           0.844     0.477    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra_reg[6]_repN_1_alias
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.393     0.215    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.398    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 addra_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.141ns (13.967%)  route 0.869ns (86.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.531    clk_65
    SLICE_X9Y15          FDRE                                         r  addra_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  addra_reg[3]_replica_2/Q
                         net (fo=4, routed)           0.869     0.479    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra_reg[3]_repN_2_alias
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.393     0.215    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.398    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 addra_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.745%)  route 0.885ns (86.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    -0.536    clk_65
    SLICE_X25Y22         FDRE                                         r  addra_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  addra_reg[0]_replica/Q
                         net (fo=15, routed)          0.885     0.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra_reg[0]_repN_alias
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.876    -0.717    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.167    
                         clock uncertainty            0.393     0.226    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.409    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 addra_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.141ns (13.721%)  route 0.887ns (86.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    -0.536    clk_65
    SLICE_X27Y21         FDRE                                         r  addra_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  addra_reg[10]_replica/Q
                         net (fo=15, routed)          0.887     0.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra_reg[10]_repN_alias
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.875    -0.718    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.168    
                         clock uncertainty            0.393     0.225    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.408    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 addra_reg[8]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.164ns (16.119%)  route 0.853ns (83.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.537    clk_65
    SLICE_X8Y28          FDRE                                         r  addra_reg[8]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  addra_reg[8]_replica_2/Q
                         net (fo=5, routed)           0.853     0.481    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra_reg[8]_repN_2_alias
    RAMB36_X0Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.862    -0.731    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.181    
                         clock uncertainty            0.393     0.212    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.395    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addra_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.871%)  route 0.876ns (86.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X24Y20         FDRE                                         r  addra_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  addra_reg[1]_replica/Q
                         net (fo=15, routed)          0.876     0.482    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra_reg[1]_repN_alias
    RAMB36_X2Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.862    -0.731    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.181    
                         clock uncertainty            0.393     0.212    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.395    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 addra_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.164ns (16.151%)  route 0.851ns (83.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X8Y30          FDRE                                         r  addra_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  addra_reg[3]_replica_1/Q
                         net (fo=5, routed)           0.851     0.481    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra_reg[3]_repN_1_alias
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.859    -0.734    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.184    
                         clock uncertainty            0.393     0.209    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.392    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.695%)  route 0.889ns (86.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X9Y30          FDRE                                         r  addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  addra_reg[2]/Q
                         net (fo=6, routed)           0.889     0.495    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.872    -0.721    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.171    
                         clock uncertainty            0.393     0.222    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.405    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 addra_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.694%)  route 0.889ns (86.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552    -0.538    clk_65
    SLICE_X24Y23         FDRE                                         r  addra_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  addra_reg[7]_replica/Q
                         net (fo=15, routed)          0.889     0.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra_reg[7]_repN_alias
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.393     0.215    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.398    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 addra_reg[9]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.164ns (15.822%)  route 0.873ns (84.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X8Y30          FDRE                                         r  addra_reg[9]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  addra_reg[9]_replica_2/Q
                         net (fo=5, routed)           0.873     0.502    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra_reg[9]_repN_2_alias
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.872    -0.721    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.171    
                         clock uncertainty            0.393     0.222    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.405    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_65mhz
  To Clock:  clk_mem_clk_65mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.609ns (13.294%)  route 3.972ns (86.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 5.929 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.139     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y21         LUT4 (Prop_lut4_I2_O)        0.153     1.950 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=9, routed)           1.833     3.783    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_17_alias
    SLICE_X19Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.437     5.929    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram/C
                         clock pessimism              0.501     6.430    
                         clock uncertainty           -0.249     6.180    
    SLICE_X19Y15         FDRE (Setup_fdre_C_CE)      -0.408     5.772    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_psbram
  -------------------------------------------------------------------
                         required time                          5.772    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 2.454ns (54.333%)  route 2.063ns (45.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 5.926 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.063     3.779    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_n
    SLICE_X20Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.434     5.926    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.427    
                         clock uncertainty           -0.249     6.177    
    SLICE_X20Y18         FDRE (Setup_fdre_C_D)       -0.067     6.110    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 2.454ns (55.250%)  route 1.988ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.924 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.988     3.704    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_n
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.432     5.924    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.425    
                         clock uncertainty           -0.249     6.175    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)       -0.081     6.094    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.609ns (14.585%)  route 3.567ns (85.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 5.923 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.139     1.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y21         LUT4 (Prop_lut4_I2_O)        0.153     1.950 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_33/O
                         net (fo=9, routed)           1.427     3.378    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_17_alias
    SLICE_X15Y19         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.431     5.923    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y19         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram/C
                         clock pessimism              0.587     6.510    
                         clock uncertainty           -0.249     6.260    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.408     5.852    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_psbram
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.608ns (14.882%)  route 3.477ns (85.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.920 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.039     1.697    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/pwropt_1
    SLICE_X21Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.849 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=9, routed)           1.439     3.288    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12_alias
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.428     5.920    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3/C
                         clock pessimism              0.501     6.421    
                         clock uncertainty           -0.249     6.171    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.371     5.800    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_psbram_3
  -------------------------------------------------------------------
                         required time                          5.800    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.608ns (14.882%)  route 3.477ns (85.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.920 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.039     1.697    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/pwropt_1
    SLICE_X21Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.849 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=9, routed)           1.439     3.288    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12_alias
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.428     5.920    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3/C
                         clock pessimism              0.501     6.421    
                         clock uncertainty           -0.249     6.171    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.371     5.800    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_psbram_3
  -------------------------------------------------------------------
                         required time                          5.800    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 2.454ns (56.441%)  route 1.894ns (43.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 5.930 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.894     3.611    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram_n
    SLICE_X18Y14         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.438     5.930    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y14         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.431    
                         clock uncertainty           -0.249     6.181    
    SLICE_X18Y14         FDRE (Setup_fdre_C_D)       -0.028     6.153    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.153    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.454ns (57.584%)  route 1.808ns (42.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 5.923 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.808     3.524    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_n_3
    SLICE_X17Y21         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.431     5.923    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X17Y21         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3/C
                         clock pessimism              0.501     6.424    
                         clock uncertainty           -0.249     6.174    
    SLICE_X17Y21         FDRE (Setup_fdre_C_D)       -0.081     6.093    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_psbram_3
  -------------------------------------------------------------------
                         required time                          6.093    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 2.454ns (57.508%)  route 1.813ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.924 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.604    -0.737    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.717 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.813     3.530    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram_n
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.432     5.924    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y20         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram/C
                         clock pessimism              0.501     6.425    
                         clock uncertainty           -0.249     6.175    
    SLICE_X16Y20         FDRE (Setup_fdre_C_D)       -0.061     6.114    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          6.114    
                         arrival time                          -3.530    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.326ns  (clk_mem_clk_65mhz_1 rise@7.326ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.608ns (14.971%)  route 3.453ns (85.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 5.926 - 7.326 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.543    -0.798    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.342 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          2.359     2.017    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/pwropt_1
    SLICE_X19Y20         LUT4 (Prop_lut4_I2_O)        0.152     2.169 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_25/O
                         net (fo=9, routed)           1.094     3.263    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_13_alias
    SLICE_X15Y17         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      7.326     7.326 r  
    M9                                                0.000     7.326 r  clk (IN)
                         net (fo=0)                   0.000     7.326    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.720 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.882    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062     2.820 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.401    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.492 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.434     5.926    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y17         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3/C
                         clock pessimism              0.587     6.513    
                         clock uncertainty           -0.249     6.263    
    SLICE_X15Y17         FDRE (Setup_fdre_C_CE)      -0.407     5.856    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_5_psbram_3
  -------------------------------------------------------------------
                         required time                          5.856    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  2.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.130%)  route 0.596ns (80.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.559    -0.531    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y15         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.596     0.206    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.822    -0.771    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.498    -0.273    
                         clock uncertainty            0.249    -0.023    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.066     0.043    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.152%)  route 0.732ns (83.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=25, routed)          0.732     0.334    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.822    -0.771    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X19Y18         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.498    -0.273    
                         clock uncertainty            0.249    -0.023    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.070     0.047    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.141ns (15.883%)  route 0.747ns (84.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=25, routed)          0.747     0.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.498    -0.278    
                         clock uncertainty            0.249    -0.028    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.063     0.035    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.189ns (25.496%)  route 0.552ns (74.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=25, routed)          0.410     0.012    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X19Y24         LUT4 (Prop_lut4_I3_O)        0.048     0.060 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=9, routed)           0.143     0.203    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2_alias
    SLICE_X21Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X21Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.249    -0.029    
    SLICE_X21Y24         FDRE (Hold_fdre_C_CE)       -0.101    -0.130    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_8_psbram_1
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.189ns (25.451%)  route 0.554ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.168     0.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.278    
                         clock uncertainty            0.249    -0.028    
    SLICE_X20Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.129    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.189ns (25.451%)  route 0.554ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.168     0.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.817    -0.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.278    
                         clock uncertainty            0.249    -0.028    
    SLICE_X20Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.129    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.087%)  route 0.620ns (76.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.032 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=9, routed)           0.234     0.267    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_9_alias
    SLICE_X20Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y24         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.249    -0.029    
    SLICE_X20Y24         FDRE (Hold_fdre_C_CE)       -0.039    -0.068    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_psbram
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.249    -0.029    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.130    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.249    -0.029    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.130    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz  {rise@0.000ns fall@3.663ns period=7.326ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_mem_clk_65mhz rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.189ns (25.409%)  route 0.555ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.494ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.551    -0.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=25, routed)          0.385    -0.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_3
    SLICE_X17Y23         LUT4 (Prop_lut4_I0_O)        0.048     0.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_37/O
                         net (fo=9, routed)           0.170     0.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19_alias
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.816    -0.777    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X16Y23         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3/C
                         clock pessimism              0.498    -0.279    
                         clock uncertainty            0.249    -0.029    
    SLICE_X16Y23         FDRE (Hold_fdre_C_CE)       -0.101    -0.130    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_psbram_3
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_65_clk_65mhz_1
  To Clock:  clk_mem_clk_65mhz_1

Setup :          317  Failing Endpoints,  Worst Slack       -3.524ns,  Total Violation     -898.221ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.524ns  (required time - arrival time)
  Source:                 addra_reg[12]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz_1 rise@139.189ns - clk_65_clk_65mhz_1 rise@138.456ns)
  Data Path Delay:        3.290ns  (logic 0.580ns (17.631%)  route 2.710ns (82.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 137.840 - 139.189 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 137.662 - 138.456 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    138.456   138.456 r  
    M9                                                0.000   138.456 r  clk (IN)
                         net (fo=0)                   0.000   138.456    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.921 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.154    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.358 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.019    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.115 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547   137.662    clk_65
    SLICE_X13Y21         FDRE                                         r  addra_reg[12]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456   138.118 f  addra_reg[12]_replica_2/Q
                         net (fo=16, routed)          1.725   139.843    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra_reg[12]_repN_2_alias
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.124   139.967 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=1, routed)           0.985   140.952    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    139.189   139.189 r  
    M9                                                0.000   139.189 r  clk (IN)
                         net (fo=0)                   0.000   139.189    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.583 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.745    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.683 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.264    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.355 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485   137.840    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.248    
                         clock uncertainty           -0.377   137.871    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.428    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.428    
                         arrival time                        -140.952    
  -------------------------------------------------------------------
                         slack                                 -3.524    

Slack (VIOLATED) :        -3.500ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz_1 rise@139.189ns - clk_65_clk_65mhz_1 rise@138.456ns)
  Data Path Delay:        3.270ns  (logic 0.580ns (17.736%)  route 2.690ns (82.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 137.840 - 139.189 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.658 - 138.456 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    138.456   138.456 r  
    M9                                                0.000   138.456 r  clk (IN)
                         net (fo=0)                   0.000   138.456    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.921 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.154    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.358 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.019    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.115 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.658    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.114 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.737   139.852    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.124   139.976 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.953   140.928    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y6          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    139.189   139.189 r  
    M9                                                0.000   139.189 r  clk (IN)
                         net (fo=0)                   0.000   139.189    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.583 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.745    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.683 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.264    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.355 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485   137.840    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.248    
                         clock uncertainty           -0.377   137.871    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.428    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.428    
                         arrival time                        -140.928    
  -------------------------------------------------------------------
                         slack                                 -3.500    

Slack (VIOLATED) :        -3.429ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz_1 rise@139.189ns - clk_65_clk_65mhz_1 rise@138.456ns)
  Data Path Delay:        3.198ns  (logic 0.580ns (18.137%)  route 2.618ns (81.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 137.839 - 139.189 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.658 - 138.456 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    138.456   138.456 r  
    M9                                                0.000   138.456 r  clk (IN)
                         net (fo=0)                   0.000   138.456    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.921 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.154    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.358 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.019    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.115 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.658    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.114 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.656   139.770    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X9Y7           LUT5 (Prop_lut5_I1_O)        0.124   139.894 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20/O
                         net (fo=1, routed)           0.962   140.856    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    139.189   139.189 r  
    M9                                                0.000   139.189 r  clk (IN)
                         net (fo=0)                   0.000   139.189    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.583 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.745    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.683 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.264    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.355 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.484   137.839    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.247    
                         clock uncertainty           -0.377   137.870    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.427    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.427    
                         arrival time                        -140.856    
  -------------------------------------------------------------------
                         slack                                 -3.429    

Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz_1 rise@139.189ns - clk_65_clk_65mhz_1 rise@138.456ns)
  Data Path Delay:        3.189ns  (logic 0.580ns (18.185%)  route 2.609ns (81.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 137.840 - 139.189 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.658 - 138.456 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    138.456   138.456 r  
    M9                                                0.000   138.456 r  clk (IN)
                         net (fo=0)                   0.000   138.456    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.921 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.154    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.358 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.019    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.115 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.658    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.114 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.647   139.761    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I3_O)        0.124   139.885 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.962   140.848    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    139.189   139.189 r  
    M9                                                0.000   139.189 r  clk (IN)
                         net (fo=0)                   0.000   139.189    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.583 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.745    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.683 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.264    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.355 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.485   137.840    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.248    
                         clock uncertainty           -0.377   137.871    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.428    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.428    
                         arrival time                        -140.848    
  -------------------------------------------------------------------
                         slack                                 -3.420    

Slack (VIOLATED) :        -3.338ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz_1 rise@139.189ns - clk_65_clk_65mhz_1 rise@138.456ns)
  Data Path Delay:        3.103ns  (logic 0.580ns (18.690%)  route 2.523ns (81.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 137.835 - 139.189 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.658 - 138.456 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    138.456   138.456 r  
    M9                                                0.000   138.456 r  clk (IN)
                         net (fo=0)                   0.000   138.456    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.921 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.154    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.358 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.019    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.115 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.658    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.114 r  addra_reg[15]/Q
                         net (fo=26, routed)          1.564   139.679    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.124   139.803 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7/O
                         net (fo=1, routed)           0.959   140.761    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    139.189   139.189 r  
    M9                                                0.000   139.189 r  clk (IN)
                         net (fo=0)                   0.000   139.189    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.583 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.745    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.683 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.264    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.355 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.480   137.835    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.243    
                         clock uncertainty           -0.377   137.866    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.423    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.423    
                         arrival time                        -140.761    
  -------------------------------------------------------------------
                         slack                                 -3.338    

Slack (VIOLATED) :        -3.332ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz_1 rise@139.189ns - clk_65_clk_65mhz_1 rise@138.456ns)
  Data Path Delay:        3.106ns  (logic 0.580ns (18.672%)  route 2.526ns (81.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 137.844 - 139.189 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.658 - 138.456 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    138.456   138.456 r  
    M9                                                0.000   138.456 r  clk (IN)
                         net (fo=0)                   0.000   138.456    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.921 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.154    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.358 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.019    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.115 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.658    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.114 r  addra_reg[15]/Q
                         net (fo=26, routed)          1.373   139.487    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X23Y12         LUT5 (Prop_lut5_I4_O)        0.124   139.611 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           1.154   140.764    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    139.189   139.189 r  
    M9                                                0.000   139.189 r  clk (IN)
                         net (fo=0)                   0.000   139.189    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.583 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.745    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.683 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.264    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.355 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.489   137.844    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.252    
                         clock uncertainty           -0.377   137.875    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.432    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.432    
                         arrival time                        -140.764    
  -------------------------------------------------------------------
                         slack                                 -3.332    

Slack (VIOLATED) :        -3.315ns  (required time - arrival time)
  Source:                 addra_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz_1 rise@139.189ns - clk_65_clk_65mhz_1 rise@138.456ns)
  Data Path Delay:        3.076ns  (logic 0.580ns (18.856%)  route 2.496ns (81.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 137.835 - 139.189 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 137.662 - 138.456 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    138.456   138.456 r  
    M9                                                0.000   138.456 r  clk (IN)
                         net (fo=0)                   0.000   138.456    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.921 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.154    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.358 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.019    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.115 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547   137.662    clk_65
    SLICE_X15Y21         FDRE                                         r  addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456   138.118 f  addra_reg[13]/Q
                         net (fo=2, routed)           1.225   139.344    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124   139.468 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19/O
                         net (fo=1, routed)           1.271   140.738    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    139.189   139.189 r  
    M9                                                0.000   139.189 r  clk (IN)
                         net (fo=0)                   0.000   139.189    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.583 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.745    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.683 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.264    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.355 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.480   137.835    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.243    
                         clock uncertainty           -0.377   137.866    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.423    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.423    
                         arrival time                        -140.738    
  -------------------------------------------------------------------
                         slack                                 -3.315    

Slack (VIOLATED) :        -3.288ns  (required time - arrival time)
  Source:                 addra_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz_1 rise@139.189ns - clk_65_clk_65mhz_1 rise@138.456ns)
  Data Path Delay:        3.054ns  (logic 0.642ns (21.018%)  route 2.412ns (78.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 137.837 - 139.189 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.658 - 138.456 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    138.456   138.456 r  
    M9                                                0.000   138.456 r  clk (IN)
                         net (fo=0)                   0.000   138.456    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.921 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.154    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.358 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.019    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.115 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.658    clk_65
    SLICE_X12Y23         FDRE                                         r  addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518   138.176 r  addra_reg[14]/Q
                         net (fo=26, routed)          1.501   139.677    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.124   139.801 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=1, routed)           0.911   140.713    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    139.189   139.189 r  
    M9                                                0.000   139.189 r  clk (IN)
                         net (fo=0)                   0.000   139.189    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.583 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.745    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.683 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.264    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.355 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.482   137.837    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.245    
                         clock uncertainty           -0.377   137.868    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.425    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.425    
                         arrival time                        -140.713    
  -------------------------------------------------------------------
                         slack                                 -3.288    

Slack (VIOLATED) :        -3.282ns  (required time - arrival time)
  Source:                 addra_reg[12]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz_1 rise@139.189ns - clk_65_clk_65mhz_1 rise@138.456ns)
  Data Path Delay:        3.033ns  (logic 0.580ns (19.123%)  route 2.453ns (80.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 137.825 - 139.189 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( 137.662 - 138.456 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    138.456   138.456 r  
    M9                                                0.000   138.456 r  clk (IN)
                         net (fo=0)                   0.000   138.456    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.921 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.154    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.358 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.019    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.115 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.547   137.662    clk_65
    SLICE_X13Y21         FDRE                                         r  addra_reg[12]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456   138.118 r  addra_reg[12]_replica_2/Q
                         net (fo=16, routed)          1.481   139.600    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra_reg[12]_repN_2_alias
    SLICE_X11Y22         LUT5 (Prop_lut5_I2_O)        0.124   139.724 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=1, routed)           0.971   140.695    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    139.189   139.189 r  
    M9                                                0.000   139.189 r  clk (IN)
                         net (fo=0)                   0.000   139.189    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.583 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.745    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.683 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.264    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.355 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.470   137.825    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.233    
                         clock uncertainty           -0.377   137.856    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.413    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.413    
                         arrival time                        -140.695    
  -------------------------------------------------------------------
                         slack                                 -3.282    

Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.733ns  (clk_mem_clk_65mhz_1 rise@139.189ns - clk_65_clk_65mhz_1 rise@138.456ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.135%)  route 2.451ns (80.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 137.845 - 139.189 ) 
    Source Clock Delay      (SCD):    -0.798ns = ( 137.658 - 138.456 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                    138.456   138.456 r  
    M9                                                0.000   138.456 r  clk (IN)
                         net (fo=0)                   0.000   138.456    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465   139.921 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.154    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796   134.358 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   136.019    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   136.115 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.543   137.658    clk_65
    SLICE_X15Y23         FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456   138.114 f  addra_reg[15]/Q
                         net (fo=26, routed)          1.577   139.691    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X22Y41         LUT5 (Prop_lut5_I3_O)        0.124   139.815 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.874   140.689    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                    139.189   139.189 r  
    M9                                                0.000   139.189 r  clk (IN)
                         net (fo=0)                   0.000   139.189    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   140.583 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   141.745    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   134.683 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.264    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   136.355 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         1.490   137.845    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.408   138.253    
                         clock uncertainty           -0.377   137.876    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   137.433    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        137.433    
                         arrival time                        -140.689    
  -------------------------------------------------------------------
                         slack                                 -3.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 addra_reg[6]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.164ns (16.276%)  route 0.844ns (83.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.531    clk_65
    SLICE_X10Y15         FDRE                                         r  addra_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  addra_reg[6]_replica_1/Q
                         net (fo=4, routed)           0.844     0.477    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra_reg[6]_repN_1_alias
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.377     0.200    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.383    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 addra_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.141ns (13.967%)  route 0.869ns (86.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.531    clk_65
    SLICE_X9Y15          FDRE                                         r  addra_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  addra_reg[3]_replica_2/Q
                         net (fo=4, routed)           0.869     0.479    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra_reg[3]_repN_2_alias
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.377     0.200    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.383    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 addra_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.745%)  route 0.885ns (86.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    -0.536    clk_65
    SLICE_X25Y22         FDRE                                         r  addra_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  addra_reg[0]_replica/Q
                         net (fo=15, routed)          0.885     0.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra_reg[0]_repN_alias
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.876    -0.717    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.167    
                         clock uncertainty            0.377     0.211    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.394    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 addra_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.141ns (13.721%)  route 0.887ns (86.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.554    -0.536    clk_65
    SLICE_X27Y21         FDRE                                         r  addra_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  addra_reg[10]_replica/Q
                         net (fo=15, routed)          0.887     0.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra_reg[10]_repN_alias
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.875    -0.718    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.168    
                         clock uncertainty            0.377     0.210    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.393    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 addra_reg[8]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.164ns (16.119%)  route 0.853ns (83.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553    -0.537    clk_65
    SLICE_X8Y28          FDRE                                         r  addra_reg[8]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  addra_reg[8]_replica_2/Q
                         net (fo=5, routed)           0.853     0.481    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra_reg[8]_repN_2_alias
    RAMB36_X0Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.862    -0.731    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.181    
                         clock uncertainty            0.377     0.197    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 addra_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.871%)  route 0.876ns (86.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X24Y20         FDRE                                         r  addra_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  addra_reg[1]_replica/Q
                         net (fo=15, routed)          0.876     0.482    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra_reg[1]_repN_alias
    RAMB36_X2Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.862    -0.731    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.181    
                         clock uncertainty            0.377     0.197    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.380    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 addra_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.164ns (16.151%)  route 0.851ns (83.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X8Y30          FDRE                                         r  addra_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  addra_reg[3]_replica_1/Q
                         net (fo=5, routed)           0.851     0.481    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra_reg[3]_repN_1_alias
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.859    -0.734    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.184    
                         clock uncertainty            0.377     0.194    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.377    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.695%)  route 0.889ns (86.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X9Y30          FDRE                                         r  addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  addra_reg[2]/Q
                         net (fo=6, routed)           0.889     0.495    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.872    -0.721    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.171    
                         clock uncertainty            0.377     0.207    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.390    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 addra_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.694%)  route 0.889ns (86.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.552    -0.538    clk_65
    SLICE_X24Y23         FDRE                                         r  addra_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  addra_reg[7]_replica/Q
                         net (fo=15, routed)          0.889     0.492    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra_reg[7]_repN_alias
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.865    -0.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.178    
                         clock uncertainty            0.377     0.200    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.383    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 addra_reg[9]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_65mhz_1  {rise@0.000ns fall@3.663ns period=7.326ns})
  Path Group:             clk_mem_clk_65mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_65mhz_1 rise@0.000ns - clk_65_clk_65mhz_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.164ns (15.822%)  route 0.873ns (84.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.535    clk_65
    SLICE_X8Y30          FDRE                                         r  addra_reg[9]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  addra_reg[9]_replica_2/Q
                         net (fo=5, routed)           0.873     0.502    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra_reg[9]_repN_2_alias
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  clk_65m/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    clk_65m/inst/clk_mem_clk_65mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_65m/inst/clkout2_buf/O
                         net (fo=250, routed)         0.872    -0.721    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.550    -0.171    
                         clock uncertainty            0.377     0.207    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.390    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.112    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_65_clk_65mhz
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.748ns  (logic 4.050ns (52.279%)  route 3.697ns (47.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.897ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.629    -0.712    clk_65
    SLICE_X2Y42          FDRE                                         r  vsync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.194 r  vsync_state_reg/Q
                         net (fo=1, routed)           3.697     3.503    ja_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.532     7.036 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.036    ja[3]
    F3                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.704ns  (logic 3.969ns (51.523%)  route 3.735ns (48.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.897ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.628    -0.713    clk_65
    SLICE_X1Y39          FDRE                                         r  hsync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.257 r  hsync_state_reg/Q
                         net (fo=1, routed)           3.735     3.478    ja_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         3.513     6.991 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.991    ja[2]
    H4                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.501ns  (logic 3.967ns (61.020%)  route 2.534ns (38.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.897ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.548    -0.793    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.337 r  ja_reg[0]/Q
                         net (fo=1, routed)           2.534     2.197    ja_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         3.511     5.708 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.708    ja[0]
    J2                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.353ns (63.727%)  route 0.770ns (36.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.897ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.550    -0.540    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  ja_reg[0]/Q
                         net (fo=1, routed)           0.770     0.371    ja_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         1.212     1.584 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.584    ja[0]
    J2                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.355ns (49.357%)  route 1.391ns (50.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.897ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.589    -0.501    clk_65
    SLICE_X1Y39          FDRE                                         r  hsync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  hsync_state_reg/Q
                         net (fo=1, routed)           1.391     1.031    ja_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         1.214     2.245 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.245    ja[2]
    H4                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.397ns (50.450%)  route 1.372ns (49.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.897ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.500    clk_65
    SLICE_X2Y42          FDRE                                         r  vsync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  vsync_state_reg/Q
                         net (fo=1, routed)           1.372     1.037    ja_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.233     2.270 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.270    ja[3]
    F3                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_65_clk_65mhz_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.748ns  (logic 4.050ns (52.279%)  route 3.697ns (47.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.881ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.629    -0.712    clk_65
    SLICE_X2Y42          FDRE                                         r  vsync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.194 r  vsync_state_reg/Q
                         net (fo=1, routed)           3.697     3.503    ja_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.532     7.036 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.036    ja[3]
    F3                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.704ns  (logic 3.969ns (51.523%)  route 3.735ns (48.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.881ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.628    -0.713    clk_65
    SLICE_X1Y39          FDRE                                         r  hsync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.257 r  hsync_state_reg/Q
                         net (fo=1, routed)           3.735     3.478    ja_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         3.513     6.991 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.991    ja[2]
    H4                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ja_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.501ns  (logic 3.967ns (61.020%)  route 2.534ns (38.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.881ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         1.548    -0.793    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.337 r  ja_reg[0]/Q
                         net (fo=1, routed)           2.534     2.197    ja_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         3.511     5.708 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.708    ja[0]
    J2                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.353ns (63.727%)  route 0.770ns (36.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.881ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.550    -0.540    clk_65
    SLICE_X16Y21         FDRE                                         r  ja_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  ja_reg[0]/Q
                         net (fo=1, routed)           0.770     0.371    ja_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         1.212     1.584 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.584    ja[0]
    J2                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.355ns (49.357%)  route 1.391ns (50.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.881ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.589    -0.501    clk_65
    SLICE_X1Y39          FDRE                                         r  hsync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  hsync_state_reg/Q
                         net (fo=1, routed)           1.391     1.031    ja_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         1.214     2.245 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.245    ja[2]
    H4                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65_clk_65mhz_1  {rise@0.000ns fall@7.692ns period=15.384ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.397ns (50.450%)  route 1.372ns (49.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.881ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_65m/inst/clk_in1_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_65m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_65m/inst/clk_65_clk_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_65m/inst/clkout1_buf/O
                         net (fo=132, routed)         0.590    -0.500    clk_65
    SLICE_X2Y42          FDRE                                         r  vsync_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  vsync_state_reg/Q
                         net (fo=1, routed)           1.372     1.037    ja_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.233     2.270 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.270    ja[3]
    F3                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_65mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_65m/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_65mhz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_65m/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.832ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.409ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_65mhz fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    clk_65m/inst/clk_in1_clk_65mhz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  clk_65m/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    clk_65m/inst/clkfbout_clk_65mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.325 f  clk_65m/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    clk_65m/inst/clkfbout_buf_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_65m/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_65m/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_65mhz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_65m/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.832ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.409ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_65mhz rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    clk_65m/inst/clk_in1_clk_65mhz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  clk_65m/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    clk_65m/inst/clkfbout_clk_65mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  clk_65m/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    clk_65m/inst/clkfbout_buf_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_65m/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_65mhz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_65m/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_65mhz_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_65m/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.810ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_65mhz_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    clk_65m/inst/clk_in1_clk_65mhz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  clk_65m/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    clk_65m/inst/clkfbout_clk_65mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.324 f  clk_65m/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    clk_65m/inst/clkfbout_buf_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_65m/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_65m/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_65mhz_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_65m/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.810ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.366ns
    Phase Error              (PE):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_65mhz_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_65m/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_65m/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    clk_65m/inst/clk_in1_clk_65mhz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  clk_65m/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    clk_65m/inst/clkfbout_clk_65mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  clk_65m/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    clk_65m/inst/clkfbout_buf_clk_65mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_65m/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





