{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599996414271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599996414271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 13 19:26:54 2020 " "Processing started: Sun Sep 13 19:26:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599996414271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996414271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dpsd_simu -c dpsd_simu " "Command: quartus_map --read_settings_files=on --write_settings_files=off dpsd_simu -c dpsd_simu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996414271 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1599996415959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sin_12b_4096.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_sin_12b_4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_SIN_12b_4096 " "Found entity 1: ROM_SIN_12b_4096" {  } { { "ROM_SIN_12b_4096.v" "" { Text "E:/quartus workspace/Projects/body impedence/ROM_SIN_12b_4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599996437584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996437584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noise_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file noise_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_gen " "Found entity 1: noise_gen" {  } { { "noise_gen.v" "" { Text "E:/quartus workspace/Projects/body impedence/noise_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599996437584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996437584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpsd_simu.v 1 1 " "Found 1 design units, including 1 entities, in source file dpsd_simu.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpsd_simu " "Found entity 1: dpsd_simu" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599996437584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996437584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "E:/quartus workspace/Projects/body impedence/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599996437584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996437584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_SIN " "Found entity 1: ROM_SIN" {  } { { "ROM_SIN.v" "" { Text "E:/quartus workspace/Projects/body impedence/ROM_SIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599996437584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996437584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sin_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_sin_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_SIN_2 " "Found entity 1: ROM_SIN_2" {  } { { "ROM_SIN_2.v" "" { Text "E:/quartus workspace/Projects/body impedence/ROM_SIN_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599996437599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996437599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sin_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_sin_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_SIN_3 " "Found entity 1: ROM_SIN_3" {  } { { "ROM_SIN_3.v" "" { Text "E:/quartus workspace/Projects/body impedence/ROM_SIN_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599996437599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996437599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dpsd_simu " "Elaborating entity \"dpsd_simu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599996438021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:ddsi0 " "Elaborating entity \"dds\" for hierarchy \"dds:ddsi0\"" {  } { { "dpsd_simu.v" "ddsi0" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599996438021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_SIN_3 dds:ddsi0\|ROM_SIN_3:ROM1 " "Elaborating entity \"ROM_SIN_3\" for hierarchy \"dds:ddsi0\|ROM_SIN_3:ROM1\"" {  } { { "dds.v" "ROM1" { Text "E:/quartus workspace/Projects/body impedence/dds.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599996438037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds:ddsi0\|ROM_SIN_3:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds:ddsi0\|ROM_SIN_3:ROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM_SIN_3.v" "altsyncram_component" { Text "E:/quartus workspace/Projects/body impedence/ROM_SIN_3.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599996438490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:ddsi0\|ROM_SIN_3:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds:ddsi0\|ROM_SIN_3:ROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM_SIN_3.v" "" { Text "E:/quartus workspace/Projects/body impedence/ROM_SIN_3.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599996438506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds:ddsi0\|ROM_SIN_3:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds:ddsi0\|ROM_SIN_3:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dpsd_simu.mif " "Parameter \"init_file\" = \"dpsd_simu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599996438506 ""}  } { { "ROM_SIN_3.v" "" { Text "E:/quartus workspace/Projects/body impedence/ROM_SIN_3.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599996438506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_km91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km91 " "Found entity 1: altsyncram_km91" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/quartus workspace/Projects/body impedence/db/altsyncram_km91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599996438646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996438646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_km91 dds:ddsi0\|ROM_SIN_3:ROM1\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated " "Elaborating entity \"altsyncram_km91\" for hierarchy \"dds:ddsi0\|ROM_SIN_3:ROM1\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599996438646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599996439818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599996440834 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599996440834 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_w\[0\] " "No output dependent on input pin \"pha_w\[0\]\"" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599996441021 "|dpsd_simu|pha_w[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_w\[1\] " "No output dependent on input pin \"pha_w\[1\]\"" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599996441021 "|dpsd_simu|pha_w[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_w\[2\] " "No output dependent on input pin \"pha_w\[2\]\"" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599996441021 "|dpsd_simu|pha_w[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_w\[3\] " "No output dependent on input pin \"pha_w\[3\]\"" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599996441021 "|dpsd_simu|pha_w[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_w\[4\] " "No output dependent on input pin \"pha_w\[4\]\"" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599996441021 "|dpsd_simu|pha_w[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_w\[5\] " "No output dependent on input pin \"pha_w\[5\]\"" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599996441021 "|dpsd_simu|pha_w[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_w\[6\] " "No output dependent on input pin \"pha_w\[6\]\"" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599996441021 "|dpsd_simu|pha_w[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_w\[7\] " "No output dependent on input pin \"pha_w\[7\]\"" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599996441021 "|dpsd_simu|pha_w[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_w\[8\] " "No output dependent on input pin \"pha_w\[8\]\"" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599996441021 "|dpsd_simu|pha_w[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pha_w\[9\] " "No output dependent on input pin \"pha_w\[9\]\"" {  } { { "dpsd_simu.v" "" { Text "E:/quartus workspace/Projects/body impedence/dpsd_simu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599996441021 "|dpsd_simu|pha_w[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599996441021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599996441021 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599996441021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599996441021 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599996441021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599996441021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599996441100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 13 19:27:21 2020 " "Processing ended: Sun Sep 13 19:27:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599996441100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599996441100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599996441100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599996441100 ""}
