$comment
	File created using the following command:
		vcd file lab8part1.msim.vcd -direction
$end
$date
	Thu Oct 06 09:30:21 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab8part1_vhd_vec_tst $end
$var wire 1 ! addr [4] $end
$var wire 1 " addr [3] $end
$var wire 1 # addr [2] $end
$var wire 1 $ addr [1] $end
$var wire 1 % addr [0] $end
$var wire 1 & clk $end
$var wire 1 ' data [3] $end
$var wire 1 ( data [2] $end
$var wire 1 ) data [1] $end
$var wire 1 * data [0] $end
$var wire 1 + v [3] $end
$var wire 1 , v [2] $end
$var wire 1 - v [1] $end
$var wire 1 . v [0] $end
$var wire 1 / w $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var wire 1 3 devoe $end
$var wire 1 4 devclrn $end
$var wire 1 5 devpor $end
$var wire 1 6 ww_devoe $end
$var wire 1 7 ww_devclrn $end
$var wire 1 8 ww_devpor $end
$var wire 1 9 ww_addr [4] $end
$var wire 1 : ww_addr [3] $end
$var wire 1 ; ww_addr [2] $end
$var wire 1 < ww_addr [1] $end
$var wire 1 = ww_addr [0] $end
$var wire 1 > ww_clk $end
$var wire 1 ? ww_data [3] $end
$var wire 1 @ ww_data [2] $end
$var wire 1 A ww_data [1] $end
$var wire 1 B ww_data [0] $end
$var wire 1 C ww_w $end
$var wire 1 D ww_v [3] $end
$var wire 1 E ww_v [2] $end
$var wire 1 F ww_v [1] $end
$var wire 1 G ww_v [0] $end
$var wire 1 H \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 I \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 J \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 K \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 L \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 M \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 N \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 O \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 P \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 Q \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 R \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 S \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 T \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 U \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 V \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 W \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 X \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 Y \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 Z \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 [ \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 \ \u0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 ] \u0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 ^ \u0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 _ \u0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 ` \u0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 a \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 b \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 c \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 d \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 e \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 f \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 g \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 h \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 i \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 j \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 k \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 l \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 m \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 n \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 o \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 p \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 q \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 r \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 s \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 t \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 u \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 v \w~input_o\ $end
$var wire 1 w \clk~input_o\ $end
$var wire 1 x \clk~inputCLKENA0_outclk\ $end
$var wire 1 y \data[0]~input_o\ $end
$var wire 1 z \addr[0]~input_o\ $end
$var wire 1 { \addr[1]~input_o\ $end
$var wire 1 | \addr[2]~input_o\ $end
$var wire 1 } \addr[3]~input_o\ $end
$var wire 1 ~ \addr[4]~input_o\ $end
$var wire 1 !! \data[1]~input_o\ $end
$var wire 1 "! \data[2]~input_o\ $end
$var wire 1 #! \data[3]~input_o\ $end
$var wire 1 $! \u0|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 %! \u0|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 &! \u0|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 '! \u0|altsyncram_component|auto_generated|q_a\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0/
00
11
x2
13
14
15
16
17
18
0>
0C
xu
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0!
0"
0#
0$
0%
0'
0(
0)
0*
09
0:
0;
0<
0=
0?
0@
0A
0B
0D
0E
0F
0G
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0$!
0%!
0&!
0'!
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0+
0,
0-
0.
$end
#20000
1&
1>
1w
1x
#40000
0&
0>
0w
0x
#60000
1&
1'
1)
1/
1>
1A
1?
1C
1v
1#!
1!!
1w
1x
1Z
1X
#60001
1q
1s
1$!
1&!
1F
1D
1-
1+
#80000
0&
0'
0)
0/
0>
0A
0?
0C
0v
0#!
0!!
0w
0x
0Z
0X
#100000
1&
1/
1!
1"
1#
1$
1%
1(
1*
1>
1C
1=
1<
1;
1:
19
1B
1@
1"!
1y
1~
1}
1|
1{
1z
1v
1w
1x
1[
1Y
1`
1_
1^
1]
1\
#100001
0q
1r
0s
1t
0$!
1%!
0&!
1'!
1G
0F
1E
0D
1.
0-
1,
0+
#120000
0&
0/
0!
0"
0#
0$
0%
0(
0*
0>
0C
0=
0<
0;
0:
09
0B
0@
0"!
0y
0~
0}
0|
0{
0z
0v
0w
0x
0[
0Y
0`
0_
0^
0]
0\
#140000
1&
1>
1w
1x
#140001
1q
0r
1s
0t
1$!
0%!
1&!
0'!
0G
1F
0E
1D
0.
1-
0,
1+
#160000
0&
1!
1"
1#
1$
1%
0>
1=
1<
1;
1:
19
1~
1}
1|
1{
1z
0w
0x
1`
1_
1^
1]
1\
#180000
1&
1>
1w
1x
#180001
0q
1r
0s
1t
0$!
1%!
0&!
1'!
1G
0F
1E
0D
1.
0-
1,
0+
#200000
0&
0!
0"
0#
0$
0%
0>
0=
0<
0;
0:
09
0~
0}
0|
0{
0z
0w
0x
0`
0_
0^
0]
0\
#220000
1&
1>
1w
1x
#220001
1q
0r
1s
0t
1$!
0%!
1&!
0'!
0G
1F
0E
1D
0.
1-
0,
1+
#240000
0&
0>
0w
0x
#260000
1&
1>
1w
1x
#280000
0&
0>
0w
0x
#300000
1&
1>
1w
1x
#320000
0&
0>
0w
0x
#340000
1&
1>
1w
1x
#360000
0&
0>
0w
0x
#380000
1&
1>
1w
1x
#400000
0&
0>
0w
0x
#420000
1&
1>
1w
1x
#440000
0&
0>
0w
0x
#460000
1&
1>
1w
1x
#480000
0&
0>
0w
0x
#500000
1&
1>
1w
1x
#520000
0&
0>
0w
0x
#540000
1&
1>
1w
1x
#560000
0&
0>
0w
0x
#580000
1&
1>
1w
1x
#600000
0&
0>
0w
0x
#620000
1&
1>
1w
1x
#640000
0&
0>
0w
0x
#660000
1&
1>
1w
1x
#680000
0&
0>
0w
0x
#700000
1&
1>
1w
1x
#720000
0&
0>
0w
0x
#740000
1&
1>
1w
1x
#760000
0&
0>
0w
0x
#780000
1&
1>
1w
1x
#800000
0&
0>
0w
0x
#820000
1&
1>
1w
1x
#840000
0&
0>
0w
0x
#860000
1&
1>
1w
1x
#880000
0&
0>
0w
0x
#900000
1&
1>
1w
1x
#920000
0&
0>
0w
0x
#940000
1&
1>
1w
1x
#960000
0&
0>
0w
0x
#980000
1&
1>
1w
1x
#1000000
