Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Reading design: /home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/bsp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/bsp.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "bsp"
Output Format                      : ngc
Target Device                      : XC6Slx45-CSG324

---- Source Options
Top Module Name                    : bsp

---- General Options
Optimization Effort                : 1
Optimization Goal                  : SPEED

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" into library work
Parsing module <main_0>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_1.v" into library work
Parsing module <main_1>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_2.v" into library work
Parsing module <main_2>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_3.v" into library work
Parsing module <main_3>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_4.v" into library work
Parsing module <main_4>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_5.v" into library work
Parsing module <main_5>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_6.v" into library work
Parsing module <main_6>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/user_design.v" into library work
Parsing module <user_design>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/chips_lib.v" into library work
Parsing module <adder>.
Parsing module <divider>.
Parsing module <multiplier>.
Parsing module <double_divider>.
Parsing module <double_multiplier>.
Parsing module <double_adder>.
Parsing module <int_to_float>.
Parsing module <float_to_int>.
Parsing module <long_to_double>.
Parsing module <double_to_long>.
Parsing module <float_to_double>.
Parsing module <double_to_float>.
Parsing VHDL file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/serial_out.vhd" into library work
Parsing entity <serial_output>.
Parsing architecture <RTL> of entity <serial_output>.
Parsing VHDL file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/serial_in.vhd" into library work
Parsing entity <SERIAL_INPUT>.
Parsing architecture <RTL> of entity <serial_input>.
Parsing VHDL file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/gigabit_ethernet.vhd" into library work
Parsing entity <gigabit_ethernet>.
Parsing architecture <RTL> of entity <gigabit_ethernet>.
Parsing VHDL file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/keyboard.vhd" into library work
Parsing entity <KEYBOARD>.
Parsing architecture <RTL> of entity <keyboard>.
Parsing VHDL file "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/bsp.vhd" into library work
Parsing entity <BSP>.
Parsing architecture <RTL> of entity <bsp>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <BSP> (architecture <RTL>) from library <work>.

Elaborating entity <gigabit_ethernet> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module USER_DESIGN

Elaborating module <user_design>.

Elaborating module <main_0>.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" Line 684: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" Line 685: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" Line 702: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" Line 707: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" Line 712: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" Line 828: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" Line 693: Assignment to carry ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" Line 913: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" Line 914: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v" Line 916: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <main_1>.

Elaborating module <main_2>.

Elaborating module <main_3>.

Elaborating module <main_4>.

Elaborating module <main_5>.

Elaborating module <main_6>.
Back to vhdl to continue elaboration

Elaborating entity <serial_output> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/serial_out.vhd" Line 132. Case statement is complete. others clause is never selected

Elaborating entity <SERIAL_INPUT> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/serial_in.vhd" Line 190. Case statement is complete. others clause is never selected

Elaborating entity <KEYBOARD> (architecture <RTL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BSP>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/bsp.vhd".
WARNING:Xst:647 - Input <RX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MKD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MKC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/bsp.vhd" line 334: Output port <GTXCLK> of the instance <gigabit_ethernet_inst_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/bsp.vhd" line 367: Output port <exception> of the instance <USER_DESIGN_INST_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/bsp.vhd" line 367: Output port <input_timer_ack> of the instance <USER_DESIGN_INST_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/bsp.vhd" line 367: Output port <input_buttons_ack> of the instance <USER_DESIGN_INST_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/bsp.vhd" line 367: Output port <input_switches_ack> of the instance <USER_DESIGN_INST_1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <INTERNAL_RST>.
    Found 8-bit register for signal <GPIO_LEDS>.
    Found 8-bit register for signal <GPIO_SWITCHES_D>.
    Found 4-bit register for signal <GPIO_BUTTONS_D>.
    Found 32-bit register for signal <TIMER>.
    Found 32-bit register for signal <INPUT_TIMER>.
    Found 1-bit register for signal <NOT_LOCKED>.
    Found 8-bit register for signal <INPUT_SWITCHES>.
    Found 4-bit register for signal <INPUT_BUTTONS>.
    Found 32-bit adder for signal <TIMER[31]_GND_5_o_add_4_OUT> created at line 1241.
    WARNING:Xst:2404 -  FFs/Latches <OUTPUT_LEDS_ACK<0:0>> (without init value) have a constant value of 1 in block <BSP>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_SWITCHES_STB<0:0>> (without init value) have a constant value of 1 in block <BSP>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_BUTTONS_STB<0:0>> (without init value) have a constant value of 1 in block <BSP>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_TIMER_STB<0:0>> (without init value) have a constant value of 1 in block <BSP>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_SWITCHES<31:8>> (without init value) have a constant value of 0 in block <BSP>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_BUTTONS<31:4>> (without init value) have a constant value of 0 in block <BSP>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  98 D-type flip-flop(s).
Unit <BSP> synthesized.

Synthesizing Unit <gigabit_ethernet>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/gigabit_ethernet.vhd".
WARNING:Xst:647 - Input <TXCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <TX_MEMORY>, simulation mismatch.
    Found 1025x16-bit dual-port RAM <Mram_TX_MEMORY> for signal <TX_MEMORY>.
    Found 2048x16-bit dual-port RAM <Mram_RX_MEMORY> for signal <RX_MEMORY>.
    Found 32x11-bit dual-port RAM <Mram_RX_START_ADDRESS_BUFFER> for signal <RX_START_ADDRESS_BUFFER>.
    Found 32x11-bit dual-port RAM <Mram_RX_PACKET_LENGTH_BUFFER> for signal <RX_PACKET_LENGTH_BUFFER>.
    Found 1-bit register for signal <S_TX_ACK>.
    Found 16-bit register for signal <TX_PACKET_LENGTH>.
    Found 11-bit register for signal <TX_IN_COUNT>.
    Found 2-bit register for signal <TX_PACKET_STATE>.
    Found 16-bit register for signal <TX_WRITE_DATA>.
    Found 11-bit register for signal <TX_WRITE_ADDRESS>.
    Found 1-bit register for signal <GO>.
    Found 11-bit register for signal <TX_WRITE_ADDRESS_DEL>.
    Found 16-bit register for signal <TX_READ_DATA>.
    Found 1-bit register for signal <GO_DEL>.
    Found 1-bit register for signal <GO_SYNC>.
    Found 1-bit register for signal <DONE_DEL>.
    Found 1-bit register for signal <DONE_SYNC>.
    Found 4-bit register for signal <TX_PHY_STATE>.
    Found 11-bit register for signal <TX_READ_ADDRESS>.
    Found 11-bit register for signal <TX_OUT_COUNT>.
    Found 8-bit register for signal <TXD>.
    Found 1-bit register for signal <TXEN>.
    Found 32-bit register for signal <TX_CRC>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <RX_WRITE_ENABLE>.
    Found 1-bit register for signal <RXDV_D>.
    Found 1-bit register for signal <RXER_D>.
    Found 8-bit register for signal <RXD_D>.
    Found 3-bit register for signal <RX_PHY_STATE>.
    Found 1-bit register for signal <RX_ERROR>.
    Found 11-bit register for signal <RX_START_ADDRESS>.
    Found 11-bit register for signal <RX_PACKET_LENGTH>.
    Found 32-bit register for signal <RX_CRC>.
    Found 16-bit register for signal <RX_WRITE_DATA>.
    Found 5-bit register for signal <RX_WRITE_BUFFER>.
    Found 32-bit register for signal <RX_BUFFER_BUSY>.
    Found 11-bit register for signal <RX_WRITE_ADDRESS>.
    Found 32-bit register for signal <RX_BUFFER_BUSY_DEL>.
    Found 32-bit register for signal <RX_BUFFER_BUSY_SYNC>.
    Found 3-bit register for signal <RX_PACKET_STATE>.
    Found 5-bit register for signal <RX_READ_BUFFER>.
    Found 11-bit register for signal <RX_START_ADDRESS_SYNC>.
    Found 11-bit register for signal <RX_PACKET_LENGTH_SYNC>.
    Found 16-bit register for signal <RX>.
    Found 1-bit register for signal <RX_STB>.
    Found 11-bit register for signal <RX_READ_ADDRESS>.
    Found 11-bit register for signal <RX_END_ADDRESS>.
    Found 1-bit register for signal <TX_WRITE>.
    Found finite state machine <FSM_0> for signal <TX_PACKET_STATE>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | get_length                                     |
    | Power Up State     | get_length                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <TX_PHY_STATE>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 20                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK_125_MHZ (rising_edge)                      |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_new_packet                                |
    | Power Up State     | wait_new_packet                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <RX_PHY_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | RXCLK (rising_edge)                            |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_start                                     |
    | Power Up State     | wait_start                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <RX_PACKET_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_initialise                                |
    | Power Up State     | wait_initialise                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit subtractor for signal <n0980> created at line 1308.
    Found 11-bit adder for signal <TX_WRITE_ADDRESS[10]_GND_6_o_add_4_OUT> created at line 299.
    Found 11-bit adder for signal <TX_IN_COUNT[10]_GND_6_o_add_5_OUT> created at line 300.
    Found 11-bit adder for signal <TX_READ_ADDRESS[10]_GND_6_o_add_39_OUT> created at line 415.
    Found 11-bit adder for signal <RX_PACKET_LENGTH[10]_GND_6_o_add_80_OUT> created at line 1241.
    Found 5-bit adder for signal <RX_WRITE_BUFFER[4]_GND_6_o_add_94_OUT> created at line 535.
    Found 11-bit adder for signal <RX_WRITE_ADDRESS[10]_GND_6_o_add_148_OUT> created at line 1241.
    Found 11-bit adder for signal <RX_START_ADDRESS_SYNC[10]_GND_6_o_add_167_OUT> created at line 624.
    Found 11-bit adder for signal <RX_READ_ADDRESS[10]_GND_6_o_add_168_OUT> created at line 1241.
    Found 5-bit adder for signal <RX_READ_BUFFER[4]_GND_6_o_add_174_OUT> created at line 643.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_35_OUT<10:0>> created at line 1308.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_46_OUT<10:0>> created at line 426.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_161_OUT<10:0>> created at line 1308.
    Found 1-bit 32-to-1 multiplexer for signal <RX_READ_BUFFER[4]_RX_BUFFER_BUSY_SYNC[31]_Mux_156_o> created at line 606.
    Found 16-bit comparator greater for signal <TX_PACKET_LENGTH[15]_INV_4_o> created at line 295
    Found 11-bit comparator greater for signal <RX_PACKET_LENGTH[10]_GND_6_o_LessThan_85_o> created at line 518
    Found 11-bit comparator greater for signal <PWR_6_o_RX_PACKET_LENGTH[10]_LessThan_86_o> created at line 520
    Found 11-bit comparator equal for signal <RX_READ_ADDRESS[10]_RX_END_ADDRESS[10]_equal_173_o> created at line 637
    Summary:
	inferred   4 RAM(s).
	inferred  12 Adder/Subtractor(s).
	inferred 412 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <gigabit_ethernet> synthesized.

Synthesizing Unit <user_design>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/user_design.v".
    Summary:
	no macro.
Unit <user_design> synthesized.

Synthesizing Unit <main_0>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_0.v".
        stop = 3'b000
        instruction_fetch = 3'b001
        operand_fetch = 3'b010
        execute = 3'b011
        load = 3'b100
        wait_state = 3'b101
        read = 3'b110
        write = 3'b111
WARNING:Xst:653 - Signal <exception> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2999 - Signal 'instructions', unconnected in block 'main_0', is tied to its initial value.
    Found 512x28-bit single-port Read Only RAM <Mram_instructions> for signal <instructions>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <memory>, simulation mismatch.
    Found 4097x32-bit single-port RAM <Mram_memory> for signal <memory>.
    Found 44-bit register for signal <instruction>.
    Found 16-bit register for signal <program_counter_1>.
    Found 4-bit register for signal <opcode_2>.
    Found 16-bit register for signal <literal_2>.
    Found 4-bit register for signal <address_a_2>.
    Found 4-bit register for signal <address_b_2>.
    Found 4-bit register for signal <address_z_2>.
    Found 16-bit register for signal <program_counter_2>.
    Found 1-bit register for signal <write_enable>.
    Found 16-bit register for signal <program_counter>.
    Found 8-bit register for signal <state>.
    Found 4-bit register for signal <address_z_3>.
    Found 32-bit register for signal <write_output>.
    Found 32-bit register for signal <write_value>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <read_input>.
    Found 32-bit register for signal <s_input_eth_in_ack>.
    Found 32-bit register for signal <s_output_eth_out_stb>.
    Found 32-bit register for signal <s_output_eth_out>.
    Found 32-bit register for signal <s_output_rs232_out_stb>.
    Found 32-bit register for signal <s_output_rs232_out>.
    Found 32-bit register for signal <timer>.
    Found 32-bit register for signal <load_data>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 40                                             |
    | Inputs             | 18                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000001                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <timer[31]_GND_9_o_sub_98_OUT> created at line 886.
    Found 16-bit adder for signal <program_counter[15]_GND_9_o_add_49_OUT> created at line 702.
    Found 32-bit adder for signal <operand_a[31]_GND_9_o_add_50_OUT> created at line 726.
    Found 17-bit adder for signal <n0267[16:0]> created at line 738.
    Found 64-bit adder for signal <n0271> created at line 766.
    Found 64-bit adder for signal <n0199> created at line 766.
    Found 32-bit adder for signal <operand_a[31]_operand_b[31]_add_55_OUT> created at line 775.
    Found 32-bit shifter logical right for signal <operand_a[31]_operand_b[31]_shift_right_57_OUT> created at line 785
    Found 16x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 16x1-bit Read Only RAM for signal <opcode_2[3]_GND_9_o_Mux_71_o>
    Found 4-bit comparator equal for signal <address_a_2[3]_address_z_3[3]_equal_38_o> created at line 682
    Found 4-bit comparator equal for signal <address_b_2[3]_address_z_3[3]_equal_40_o> created at line 683
    Found 32-bit comparator greater for signal <operand_b[31]_GND_9_o_LessThan_57_o> created at line 784
    Found 32-bit comparator equal for signal <operand_a[31]_operand_b[31]_equal_63_o> created at line 797
    Summary:
	inferred   5 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred 481 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <main_0> synthesized.

Synthesizing Unit <main_1>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_1.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_1> synthesized.

Synthesizing Unit <main_2>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_2.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_2> synthesized.

Synthesizing Unit <main_3>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_3.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_3> synthesized.

Synthesizing Unit <main_4>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_4.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_4> synthesized.

Synthesizing Unit <main_5>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_5.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_5> synthesized.

Synthesizing Unit <main_6>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/main_6.v".
WARNING:Xst:647 - Input <output_out_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_6> synthesized.

Synthesizing Unit <serial_output>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/serial_out.vhd".
        CLOCK_FREQUENCY = 50000000
        BAUD_RATE = 115200
    Found 1-bit register for signal <X16CLK_EN>.
    Found 1-bit register for signal <TX>.
    Found 1-bit register for signal <S_IN1_ACK>.
    Found 8-bit register for signal <DATA>.
    Found 4-bit register for signal <STATE>.
    Found 12-bit register for signal <BAUD_COUNT>.
    Found finite state machine <FSM_5> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 25                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <BAUD_COUNT[11]_GND_18_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_output> synthesized.

Synthesizing Unit <SERIAL_INPUT>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/serial_in.vhd".
        CLOCK_FREQUENCY = 50000000
        BAUD_RATE = 115200
    Found 1-bit register for signal <X16CLK_EN>.
    Found 2-bit register for signal <SERIAL_DEGLITCH>.
    Found 1-bit register for signal <INT_SERIAL>.
    Found 2-bit register for signal <COUNT>.
    Found 4-bit register for signal <BIT_SPACING>.
    Found 4-bit register for signal <STATE>.
    Found 8-bit register for signal <OUT1>.
    Found 1-bit register for signal <OUT1_STB>.
    Found 12-bit register for signal <BAUD_COUNT>.
    Found finite state machine <FSM_6> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 35                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <BAUD_COUNT[11]_GND_19_o_add_1_OUT> created at line 1241.
    Found 2-bit adder for signal <COUNT[1]_GND_19_o_add_9_OUT> created at line 101.
    Found 4-bit adder for signal <BIT_SPACING[3]_GND_19_o_add_17_OUT> created at line 117.
    Found 2-bit subtractor for signal <GND_19_o_GND_19_o_sub_7_OUT<1:0>> created at line 95.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SERIAL_INPUT> synthesized.

Synthesizing Unit <KEYBOARD>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/raw_ethernet/keyboard.vhd".
WARNING:Xst:653 - Signal <DATA<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <KC_DEL>.
    Found 1-bit register for signal <INT_KD>.
    Found 1-bit register for signal <INT_KC>.
    Found 1-bit register for signal <LAST_KC>.
    Found 2-bit register for signal <STATE>.
    Found 4-bit register for signal <BIT_COUNT>.
    Found 26-bit register for signal <TIMEOUT>.
    Found 11-bit register for signal <INT_DATA>.
    Found 1-bit register for signal <S_DATA_STB>.
    Found 1-bit register for signal <DATA<7>>.
    Found 1-bit register for signal <DATA<6>>.
    Found 1-bit register for signal <DATA<5>>.
    Found 1-bit register for signal <DATA<4>>.
    Found 1-bit register for signal <DATA<3>>.
    Found 1-bit register for signal <DATA<2>>.
    Found 1-bit register for signal <DATA<1>>.
    Found 1-bit register for signal <DATA<0>>.
    Found 1-bit register for signal <KD_DEL>.
    Found finite state machine <FSM_7> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | initialise                                     |
    | Power Up State     | initialise                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <BIT_COUNT[3]_GND_20_o_add_6_OUT> created at line 88.
    Found 26-bit subtractor for signal <GND_20_o_GND_20_o_sub_2_OUT<25:0>> created at line 80.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <KEYBOARD> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1025x16-bit dual-port RAM                             : 1
 16x1-bit single-port Read Only RAM                    : 1
 16x32-bit dual-port RAM                               : 2
 2048x16-bit dual-port RAM                             : 1
 32x11-bit dual-port RAM                               : 2
 4097x32-bit single-port RAM                           : 1
 512x28-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 26
 11-bit adder                                          : 7
 11-bit subtractor                                     : 2
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 2-bit addsub                                          : 1
 26-bit subtractor                                     : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 64-bit adder                                          : 2
# Registers                                            : 101
 1-bit register                                        : 37
 11-bit register                                       : 13
 12-bit register                                       : 2
 16-bit register                                       : 9
 2-bit register                                        : 2
 26-bit register                                       : 1
 32-bit register                                       : 18
 4-bit register                                        : 9
 44-bit register                                       : 1
 5-bit register                                        : 2
 8-bit register                                        : 7
# Comparators                                          : 8
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 16-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 2
# Multiplexers                                         : 105
 1-bit 2-to-1 multiplexer                              : 31
 1-bit 32-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 7
 12-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 16
 26-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 15
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 14
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 8
# Xors                                                 : 183
 1-bit xor2                                            : 114
 1-bit xor3                                            : 35
 1-bit xor4                                            : 31
 1-bit xor5                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <instruction<43:28>> (without init value) have a constant value of 0 in block <main_0>.
WARNING:Xst:2404 -  FFs/Latches <s_input_eth_in_ack<31:1>> (without init value) have a constant value of 0 in block <main_0>.
WARNING:Xst:2404 -  FFs/Latches <s_output_eth_out_stb<31:1>> (without init value) have a constant value of 0 in block <main_0>.
WARNING:Xst:2404 -  FFs/Latches <s_output_rs232_out_stb<31:1>> (without init value) have a constant value of 0 in block <main_0>.

Synthesizing (advanced) Unit <BSP>.
The following registers are absorbed into counter <TIMER>: 1 register on signal <TIMER>.
Unit <BSP> synthesized (advanced).

Synthesizing (advanced) Unit <KEYBOARD>.
The following registers are absorbed into counter <TIMEOUT>: 1 register on signal <TIMEOUT>.
Unit <KEYBOARD> synthesized (advanced).

Synthesizing (advanced) Unit <SERIAL_INPUT>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <BAUD_COUNT>: 1 register on signal <BAUD_COUNT>.
Unit <SERIAL_INPUT> synthesized (advanced).

Synthesizing (advanced) Unit <gigabit_ethernet>.
The following registers are absorbed into counter <RX_WRITE_ADDRESS>: 1 register on signal <RX_WRITE_ADDRESS>.
The following registers are absorbed into counter <RX_PACKET_LENGTH>: 1 register on signal <RX_PACKET_LENGTH>.
The following registers are absorbed into counter <TX_WRITE_ADDRESS>: 1 register on signal <TX_WRITE_ADDRESS>.
The following registers are absorbed into counter <TX_READ_ADDRESS>: 1 register on signal <TX_READ_ADDRESS>.
The following registers are absorbed into counter <RX_WRITE_BUFFER>: 1 register on signal <RX_WRITE_BUFFER>.
INFO:Xst:3226 - The RAM <Mram_RX_MEMORY> will be implemented as a BLOCK RAM, absorbing the following register(s): <RX_READ_ADDRESS>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <RXCLK>         | rise     |
    |     weA            | connected to signal <RX_WRITE_ENABLE> | high     |
    |     addrA          | connected to signal <RX_WRITE_ADDRESS> |          |
    |     diA            | connected to signal <RX_WRITE_DATA> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <RX_PACKET_STATE[2]_X_6_o_wide_mux_188_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_TX_MEMORY> will be implemented as a BLOCK RAM, absorbing the following register(s): <TX_READ_DATA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1025-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <TX_WRITE>      | high     |
    |     addrA          | connected to signal <TX_WRITE_ADDRESS_DEL> |          |
    |     diA            | connected to signal <TX_WRITE_DATA> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1025-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK_125_MHZ>   | rise     |
    |     addrB          | connected to signal <TX_READ_ADDRESS> |          |
    |     doB            | connected to signal <TX_READ_DATA>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RX_START_ADDRESS_BUFFER> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     clkA           | connected to signal <RXCLK>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <RX_WRITE_BUFFER> |          |
    |     diA            | connected to signal <RX_START_ADDRESS> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     addrB          | connected to signal <RX_READ_BUFFER> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RX_PACKET_LENGTH_BUFFER> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     clkA           | connected to signal <RXCLK>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <RX_WRITE_BUFFER> |          |
    |     diA            | connected to signal <RX_PACKET_LENGTH> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     addrB          | connected to signal <RX_READ_BUFFER> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <gigabit_ethernet> synthesized (advanced).

Synthesizing (advanced) Unit <main_0>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <load_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4097-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <operand_a<12:0>> |          |
    |     diA            | connected to signal <operand_b>     |          |
    |     doA            | connected to signal <load_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_registers> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <address_z_3>   |          |
    |     diA            | connected to signal <result>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <address_a_2>   |          |
    |     doB            | connected to signal <register_a>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_registers1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <address_z_3>   |          |
    |     diA            | connected to signal <result>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <address_b_2>   |          |
    |     doB            | connected to signal <register_b>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_instructions> will be implemented as a BLOCK RAM, absorbing the following register(s): <instruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 28-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <program_counter<8:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <instruction>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_opcode_2[3]_GND_9_o_Mux_71_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <main_0> synthesized (advanced).

Synthesizing (advanced) Unit <serial_output>.
The following registers are absorbed into counter <BAUD_COUNT>: 1 register on signal <BAUD_COUNT>.
Unit <serial_output> synthesized (advanced).
WARNING:Xst:2677 - Node <INT_DATA_0> of sequential type is unconnected in block <KEYBOARD>.
WARNING:Xst:2677 - Node <INT_DATA_9> of sequential type is unconnected in block <KEYBOARD>.
WARNING:Xst:2677 - Node <INT_DATA_10> of sequential type is unconnected in block <KEYBOARD>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1025x16-bit dual-port block RAM                       : 1
 16x1-bit single-port distributed Read Only RAM        : 1
 16x32-bit dual-port distributed RAM                   : 2
 2048x16-bit dual-port block RAM                       : 1
 32x11-bit dual-port distributed RAM                   : 2
 4097x32-bit single-port block RAM                     : 1
 512x28-bit single-port block Read Only RAM            : 1
# Adders/Subtractors                                   : 14
 11-bit adder                                          : 3
 11-bit subtractor                                     : 3
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
# Counters                                             : 11
 11-bit up counter                                     : 4
 12-bit up counter                                     : 2
 2-bit updown counter                                  : 1
 26-bit down counter                                   : 1
 32-bit down counter                                   : 1
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 747
 Flip-Flops                                            : 747
# Comparators                                          : 8
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 16-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 2
# Multiplexers                                         : 115
 1-bit 2-to-1 multiplexer                              : 50
 1-bit 32-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 16
 32-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 15
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 14
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 8
# Xors                                                 : 183
 1-bit xor2                                            : 114
 1-bit xor3                                            : 35
 1-bit xor4                                            : 31
 1-bit xor5                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <literal_2_0> in Unit <main_0> is equivalent to the following FF/Latch, which will be removed : <address_b_2_0> 
INFO:Xst:2261 - The FF/Latch <literal_2_1> in Unit <main_0> is equivalent to the following FF/Latch, which will be removed : <address_b_2_1> 
INFO:Xst:2261 - The FF/Latch <literal_2_2> in Unit <main_0> is equivalent to the following FF/Latch, which will be removed : <address_b_2_2> 
INFO:Xst:2261 - The FF/Latch <literal_2_3> in Unit <main_0> is equivalent to the following FF/Latch, which will be removed : <address_b_2_3> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gigabit_ethernet_inst_1/FSM_1> on signal <TX_PHY_STATE[1:4]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 wait_new_packet | 0000
 preamble_0      | 0001
 preamble_1      | 0010
 preamble_2      | 0011
 preamble_3      | 0100
 preamble_4      | 0101
 preamble_5      | 0110
 preamble_6      | 0111
 sfd             | 1000
 send_data_hi    | 1001
 send_data_lo    | 1010
 send_crc_3      | 1011
 send_crc_2      | 1100
 send_crc_1      | 1101
 send_crc_0      | 1110
 done_state      | 1111
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gigabit_ethernet_inst_1/FSM_0> on signal <TX_PACKET_STATE[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 get_length    | 00
 get_data      | 01
 send_packet   | 11
 wait_not_done | 10
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gigabit_ethernet_inst_1/FSM_3> on signal <RX_PACKET_STATE[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 wait_initialise | 000
 wait_new_packet | 001
 send_data       | 010
 prefetch0       | 011
 prefetch1       | 100
 send_length     | 101
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gigabit_ethernet_inst_1/FSM_2> on signal <RX_PHY_STATE[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_start        | 000
 preamble          | 001
 data_high         | 010
 data_low          | 011
 end_of_frame      | 100
 notify_new_packet | 101
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <KEYBOARD_INST_1/FSM_7> on signal <STATE[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 initialise | 00
 send_data  | 11
 get_data   | 01
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SERIAL_INPUT_INST_1/FSM_6> on signal <STATE[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 0000
 start       | 0001
 rx0         | 0010
 rx1         | 0011
 rx2         | 0100
 rx3         | 0101
 rx4         | 0110
 rx5         | 0111
 rx6         | 1000
 rx7         | 1001
 stop        | 1010
 output_data | 1011
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/main_0_139862647006128/FSM_4> on signal <state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00000010 | 000
 00000011 | 001
 00000001 | 011
 00000000 | 010
 00000100 | 110
 00000110 | 111
 00000111 | 101
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SERIAL_OUTPUT_INST_1/FSM_5> on signal <STATE[1:4]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 0000
 start   | 0001
 wait_en | 0010
 tx0     | 0011
 tx1     | 0100
 tx2     | 0101
 tx3     | 0110
 tx4     | 0111
 tx5     | 1000
 tx6     | 1001
 tx7     | 1010
 stop    | 1011
---------------------
WARNING:Xst:1293 - FF/Latch <TX_IN_COUNT_0> has a constant value of 0 in block <gigabit_ethernet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_0> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_1> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_2> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_3> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_4> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_5> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_6> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_7> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2973 - All outputs of instance <KEYBOARD_INST_1> of block <KEYBOARD> are unconnected in block <BSP>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <SERIAL_INPUT_INST_1> of block <SERIAL_INPUT> are unconnected in block <BSP>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <GPIO_BUTTONS_D_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_BUTTONS_D_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_BUTTONS_D_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_BUTTONS_D_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_BUTTONS_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_BUTTONS_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_BUTTONS_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_BUTTONS_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_31> of sequential type is unconnected in block <BSP>.

Optimizing unit <BSP> ...

Optimizing unit <gigabit_ethernet> ...

Optimizing unit <KEYBOARD> ...

Optimizing unit <SERIAL_INPUT> ...

Optimizing unit <main_0> ...

Optimizing unit <serial_output> ...
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_rs232_out_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/s_output_eth_out_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862647006128/write_value_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:1293 - FF/Latch <SERIAL_OUTPUT_INST_1/BAUD_COUNT_11> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SERIAL_OUTPUT_INST_1/BAUD_COUNT_10> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SERIAL_OUTPUT_INST_1/BAUD_COUNT_9> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block BSP, actual ratio is 5.

Final Macro Processing ...

Processing Unit <BSP> :
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/DONE_SYNC>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/GO_SYNC>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_31>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_30>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_29>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_28>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_27>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_26>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_25>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_24>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_23>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_22>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_21>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_20>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_19>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_18>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_17>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_16>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_15>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_14>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_13>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_12>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_11>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_10>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_9>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_8>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_7>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_6>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_5>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_4>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_3>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_2>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_1>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_0>.
Unit <BSP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 588
 Flip-Flops                                            : 588
# Shift Registers                                      : 34
 2-bit shift register                                  : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bsp.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1414
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 49
#      LUT2                        : 75
#      LUT3                        : 155
#      LUT4                        : 93
#      LUT5                        : 255
#      LUT6                        : 363
#      MUXCY                       : 205
#      MUXF7                       : 15
#      VCC                         : 1
#      XORCY                       : 192
# FlipFlops/Latches                : 633
#      FD                          : 56
#      FDE                         : 442
#      FDR                         : 29
#      FDRE                        : 91
#      FDS                         : 2
#      FDSE                        : 2
#      ODDR2                       : 11
# RAMS                             : 39
#      RAM16X1D                    : 4
#      RAM32M                      : 14
#      RAMB16BWER                  : 21
# Shift Registers                  : 34
#      SRLC16E                     : 34
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 34
#      IBUF                        : 11
#      IBUFG                       : 2
#      OBUF                        : 21
# DCMs                             : 2
#      DCM_SP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             633  out of  54576     1%  
 Number of Slice LUTs:                 1098  out of  27288     4%  
    Number used as Logic:              1000  out of  27288     3%  
    Number used as Memory:               98  out of   6408     1%  
       Number used as RAM:               64
       Number used as SRL:               34

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1316
   Number with an unused Flip Flop:     683  out of   1316    51%  
   Number with an unused LUT:           218  out of   1316    16%  
   Number of fully used LUT-FF pairs:   415  out of   1316    31%  
   Number of unique control sets:        50

IO Utilization: 
 Number of IOs:                          54
 Number of bonded IOBs:                  34  out of    218    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               21  out of    116    18%  
    Number using Block RAM only:         21
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | DCM_SP:CLKDV           | 488   |
CLK_IN                             | DCM_SP:CLKFX           | 83    |
CLK_IN                             | DCM_SP:CLKFX180        | 11    |
RXCLK                              | DCM_SP:CLK0            | 139   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.429ns (Maximum Frequency: 106.050MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 5.722ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 9.429ns (frequency: 106.050MHz)
  Total number of paths / destination ports: 106774 / 1562
-------------------------------------------------------------------------
Delay:               3.772ns (Levels of Logic = 3)
  Source:            gigabit_ethernet_inst_1/TX_PACKET_LENGTH_2 (FF)
  Destination:       gigabit_ethernet_inst_1/TX_OUT_COUNT_10 (FF)
  Source Clock:      CLK_IN rising 0.5X
  Destination Clock: CLK_IN rising 1.2X

  Data Path: gigabit_ethernet_inst_1/TX_PACKET_LENGTH_2 to gigabit_ethernet_inst_1/TX_OUT_COUNT_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   0.943  gigabit_ethernet_inst_1/TX_PACKET_LENGTH_2 (gigabit_ethernet_inst_1/TX_PACKET_LENGTH_2)
     LUT6:I3->O           10   0.205   0.857  gigabit_ethernet_inst_1/Mmux_TX_PHY_STATE[3]_TX_OUT_COUNT[10]_wide_mux_55_OUT_rs_cy<3>11 (gigabit_ethernet_inst_1/Mmux_TX_PHY_STATE[3]_TX_OUT_COUNT[10]_wide_mux_55_OUT_rs_cy<3>)
     LUT3:I2->O            1   0.205   0.808  gigabit_ethernet_inst_1/Mmux_TX_PHY_STATE[3]_TX_OUT_COUNT[10]_wide_mux_55_OUT_rs_xor<6>141 (gigabit_ethernet_inst_1/Mmux_TX_PHY_STATE[3]_TX_OUT_COUNT[10]_wide_mux_55_OUT_rs_xor<6>14)
     LUT6:I3->O            1   0.205   0.000  gigabit_ethernet_inst_1/Mmux_TX_PHY_STATE[3]_TX_OUT_COUNT[10]_wide_mux_55_OUT_rs_xor<8>13 (gigabit_ethernet_inst_1/TX_PHY_STATE[3]_TX_OUT_COUNT[10]_wide_mux_55_OUT<8>)
     FDE:D                     0.102          gigabit_ethernet_inst_1/TX_OUT_COUNT_8
    ----------------------------------------
    Total                      3.772ns (1.164ns logic, 2.608ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RXCLK'
  Clock period: 6.145ns (frequency: 162.735MHz)
  Total number of paths / destination ports: 1735 / 302
-------------------------------------------------------------------------
Delay:               6.145ns (Levels of Logic = 3)
  Source:            gigabit_ethernet_inst_1/RX_PHY_STATE_FSM_FFd2 (FF)
  Destination:       gigabit_ethernet_inst_1/RX_PACKET_LENGTH_10 (FF)
  Source Clock:      RXCLK rising +14
  Destination Clock: RXCLK rising +14

  Data Path: gigabit_ethernet_inst_1/RX_PHY_STATE_FSM_FFd2 to gigabit_ethernet_inst_1/RX_PACKET_LENGTH_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             51   0.447   1.659  gigabit_ethernet_inst_1/RX_PHY_STATE_FSM_FFd2 (gigabit_ethernet_inst_1/RX_PHY_STATE_FSM_FFd2)
     LUT4:I2->O            1   0.203   0.580  gigabit_ethernet_inst_1/RX_PHY_STATE_FSM_FFd3-In1_SW0 (N19)
     LUT6:I5->O            5   0.205   1.079  gigabit_ethernet_inst_1/RX_PHY_STATE_FSM_FFd3-In1 (gigabit_ethernet_inst_1/RX_PHY_STATE_FSM_FFd3-In1)
     LUT6:I0->O           43   0.203   1.448  gigabit_ethernet_inst_1/_n1193_inv2 (gigabit_ethernet_inst_1/_n1193_inv)
     FDE:CE                    0.322          gigabit_ethernet_inst_1/RX_CRC_0
    ----------------------------------------
    Total                      6.145ns (1.380ns logic, 4.765ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RXCLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            RXER (PAD)
  Destination:       gigabit_ethernet_inst_1/RXER_D (FF)
  Destination Clock: RXCLK rising +14

  Data Path: RXER to gigabit_ethernet_inst_1/RXER_D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  RXER_IBUF (RXER_IBUF)
     FD:D                      0.102          gigabit_ethernet_inst_1/RXER_D
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_IN'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.722ns (Levels of Logic = 2)
  Source:            INTERNAL_RST (FF)
  Destination:       PHY_RESET (PAD)
  Source Clock:      CLK_IN rising 0.5X

  Data Path: INTERNAL_RST to PHY_RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             116   0.447   1.919  INTERNAL_RST (INTERNAL_RST)
     INV:I->O              1   0.206   0.579  gigabit_ethernet_inst_1/PHY_RESET1_INV_0 (PHY_RESET_OBUF)
     OBUF:I->O                 2.571          PHY_RESET_OBUF (PHY_RESET)
    ----------------------------------------
    Total                      5.722ns (3.224ns logic, 2.498ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |   14.051|         |         |         |
RXCLK          |    4.157|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |    2.796|         |         |         |
RXCLK          |    6.145|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.05 secs
 
--> 


Total memory usage is 413636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  213 (   0 filtered)
Number of infos    :   19 (   0 filtered)

