digraph "CFG for '_Z4sumaPiS_S_ii' function" {
	label="CFG for '_Z4sumaPiS_S_ii' function";

	Node0x57580b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 2, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = add i32 %13, %6\l  %15 = mul nsw i32 %4, %3\l  %16 = icmp slt i32 %14, %15\l  br i1 %16, label %17, label %25\l|{<s0>T|<s1>F}}"];
	Node0x57580b0:s0 -> Node0x5758710;
	Node0x57580b0:s1 -> Node0x575a020;
	Node0x5758710 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = sext i32 %14 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !6, !amdgpu.noclobber\l... !5\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %18\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !6, !amdgpu.noclobber\l... !5\l  %23 = add nsw i32 %22, %20\l  %24 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %18\l  store i32 %23, i32 addrspace(1)* %24, align 4, !tbaa !6\l  br label %25\l}"];
	Node0x5758710 -> Node0x575a020;
	Node0x575a020 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  ret void\l}"];
}
