

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Wed Sep 21 00:46:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.098 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.560 us|  0.560 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_find_region_fu_198  |find_region  |        9|        9|  0.180 us|  0.180 us|    8|    8|      yes|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 8, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 30 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %taskId_c, i16 %p_read" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 31 'write' 'write_ln80' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i16 %p_read" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 32 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 33 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 34 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 35 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 36 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 37 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 38 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 39 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 0, i64 %zext_ln80" [detector_solid/abs_solid_detector.cpp:80]   --->   Operation 40 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 41 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 42 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 43 [2/2] (5.43ns)   --->   "%cmp_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 43 'fcmp' 'cmp_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 44 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 45 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 46 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 47 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 48 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 49 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 50 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 51 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 52 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specreset_ln361 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 1, void @empty_0" [detector_solid/abs_solid_detector.cpp:361]   --->   Operation 53 'specreset' 'specreset_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %taskId_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_0" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 55 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (5.43ns)   --->   "%cmp_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 56 'fcmp' 'cmp_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 57 'bitcast' 'bitcast_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 58 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %bitcast_ln85" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 59 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln85 = icmp_ne  i8 %tmp_1, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 60 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (2.44ns)   --->   "%icmp_ln85_1 = icmp_eq  i23 %trunc_ln85, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 61 'icmp' 'icmp_ln85_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_1)   --->   "%or_ln85 = or i1 %icmp_ln85_1, i1 %icmp_ln85" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 62 'or' 'or_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 63 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 64 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_1)   --->   "%or_ln85_2 = or i1 %tmp_2, i1 %tmp_4" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 65 'or' 'or_ln85_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_1)   --->   "%and_ln85 = and i1 %or_ln85, i1 %or_ln85_2" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 66 'and' 'and_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_1 = or i1 %and_ln85, i1 %cmp_i_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 67 'or' 'or_ln85_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_1, void %for.inc.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 68 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 69 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load' <Predicate = (!or_ln85_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 70 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 70 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load' <Predicate = (!or_ln85_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 71 [2/2] (5.43ns)   --->   "%cmp_i17_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 71 'fcmp' 'cmp_i17_i' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 72 'fcmp' 'tmp_6' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 73 'fcmp' 'tmp_8' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 74 [1/2] (5.43ns)   --->   "%cmp_i17_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 74 'fcmp' 'cmp_i17_i' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln85_1 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 75 'bitcast' 'bitcast_ln85_1' <Predicate = (!or_ln85_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 76 'partselect' 'tmp_5' <Predicate = (!or_ln85_1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i32 %bitcast_ln85_1" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 77 'trunc' 'trunc_ln85_1' <Predicate = (!or_ln85_1)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.55ns)   --->   "%icmp_ln85_2 = icmp_ne  i8 %tmp_5, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 78 'icmp' 'icmp_ln85_2' <Predicate = (!or_ln85_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (2.44ns)   --->   "%icmp_ln85_3 = icmp_eq  i23 %trunc_ln85_1, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 79 'icmp' 'icmp_ln85_3' <Predicate = (!or_ln85_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_3)   --->   "%or_ln85_4 = or i1 %icmp_ln85_3, i1 %icmp_ln85_2" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 80 'or' 'or_ln85_4' <Predicate = (!or_ln85_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 81 'fcmp' 'tmp_6' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 82 'fcmp' 'tmp_8' <Predicate = (!or_ln85_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_3)   --->   "%or_ln85_6 = or i1 %tmp_6, i1 %tmp_8" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 83 'or' 'or_ln85_6' <Predicate = (!or_ln85_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_3)   --->   "%and_ln85_1 = and i1 %or_ln85_4, i1 %or_ln85_6" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 84 'and' 'and_ln85_1' <Predicate = (!or_ln85_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_3 = or i1 %and_ln85_1, i1 %cmp_i17_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 85 'or' 'or_ln85_3' <Predicate = (!or_ln85_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_3, void %for.inc.1.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 86 'br' 'br_ln85' <Predicate = (!or_ln85_1)> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 87 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 88 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 88 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 89 [2/2] (5.43ns)   --->   "%cmp_i18_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 89 'fcmp' 'cmp_i18_i' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 90 'fcmp' 'tmp_s' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 91 'fcmp' 'tmp_3' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 92 [1/2] (5.43ns)   --->   "%cmp_i18_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 92 'fcmp' 'cmp_i18_i' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln85_2 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 93 'bitcast' 'bitcast_ln85_2' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 94 'partselect' 'tmp_9' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln85_2 = trunc i32 %bitcast_ln85_2" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 95 'trunc' 'trunc_ln85_2' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.55ns)   --->   "%icmp_ln85_4 = icmp_ne  i8 %tmp_9, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 96 'icmp' 'icmp_ln85_4' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (2.44ns)   --->   "%icmp_ln85_5 = icmp_eq  i23 %trunc_ln85_2, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 97 'icmp' 'icmp_ln85_5' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_5)   --->   "%or_ln85_8 = or i1 %icmp_ln85_5, i1 %icmp_ln85_4" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 98 'or' 'or_ln85_8' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 99 'fcmp' 'tmp_s' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 100 'fcmp' 'tmp_3' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_5)   --->   "%or_ln85_10 = or i1 %tmp_s, i1 %tmp_3" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 101 'or' 'or_ln85_10' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_5)   --->   "%and_ln85_2 = and i1 %or_ln85_8, i1 %or_ln85_10" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 102 'and' 'and_ln85_2' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_5 = or i1 %and_ln85_2, i1 %cmp_i18_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 103 'or' 'or_ln85_5' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_5, void %for.inc.2.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 104 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3)> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 105 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 106 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 106 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 107 [2/2] (5.43ns)   --->   "%cmp_i19_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 107 'fcmp' 'cmp_i19_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 108 'fcmp' 'tmp_10' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 109 'fcmp' 'tmp_11' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 110 [1/2] (5.43ns)   --->   "%cmp_i19_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 110 'fcmp' 'cmp_i19_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln85_3 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 111 'bitcast' 'bitcast_ln85_3' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 112 'partselect' 'tmp_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln85_3 = trunc i32 %bitcast_ln85_3" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 113 'trunc' 'trunc_ln85_3' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (1.55ns)   --->   "%icmp_ln85_6 = icmp_ne  i8 %tmp_7, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 114 'icmp' 'icmp_ln85_6' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (2.44ns)   --->   "%icmp_ln85_7 = icmp_eq  i23 %trunc_ln85_3, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 115 'icmp' 'icmp_ln85_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_7)   --->   "%or_ln85_12 = or i1 %icmp_ln85_7, i1 %icmp_ln85_6" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 116 'or' 'or_ln85_12' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 117 'fcmp' 'tmp_10' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 118 'fcmp' 'tmp_11' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_7)   --->   "%or_ln85_14 = or i1 %tmp_10, i1 %tmp_11" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 119 'or' 'or_ln85_14' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_7)   --->   "%and_ln85_3 = and i1 %or_ln85_12, i1 %or_ln85_14" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 120 'and' 'and_ln85_3' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_7 = or i1 %and_ln85_3, i1 %cmp_i19_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 121 'or' 'or_ln85_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_7, void %for.inc.3.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 122 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5)> <Delay = 0.00>
ST_9 : Operation 123 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 123 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 124 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 124 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 125 [2/2] (5.43ns)   --->   "%cmp_i20_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 125 'fcmp' 'cmp_i20_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 126 'fcmp' 'tmp_13' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 127 'fcmp' 'tmp_14' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 128 [1/2] (5.43ns)   --->   "%cmp_i20_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 128 'fcmp' 'cmp_i20_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln85_4 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 129 'bitcast' 'bitcast_ln85_4' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 130 'partselect' 'tmp_12' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln85_4 = trunc i32 %bitcast_ln85_4" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 131 'trunc' 'trunc_ln85_4' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (1.55ns)   --->   "%icmp_ln85_8 = icmp_ne  i8 %tmp_12, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 132 'icmp' 'icmp_ln85_8' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (2.44ns)   --->   "%icmp_ln85_9 = icmp_eq  i23 %trunc_ln85_4, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 133 'icmp' 'icmp_ln85_9' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_9)   --->   "%or_ln85_16 = or i1 %icmp_ln85_9, i1 %icmp_ln85_8" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 134 'or' 'or_ln85_16' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 135 'fcmp' 'tmp_13' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 136 'fcmp' 'tmp_14' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_9)   --->   "%or_ln85_17 = or i1 %tmp_13, i1 %tmp_14" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 137 'or' 'or_ln85_17' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_9)   --->   "%and_ln85_4 = and i1 %or_ln85_16, i1 %or_ln85_17" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 138 'and' 'and_ln85_4' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_9 = or i1 %and_ln85_4, i1 %cmp_i20_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 139 'or' 'or_ln85_9' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_9, void %for.inc.4.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 140 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7)> <Delay = 0.00>
ST_12 : Operation 141 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 141 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 13 <SV = 12> <Delay = 8.68>
ST_13 : Operation 142 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 142 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 143 [2/2] (5.43ns)   --->   "%cmp_i21_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 143 'fcmp' 'cmp_i21_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 144 'fcmp' 'tmp_16' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 145 'fcmp' 'tmp_17' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.40>
ST_14 : Operation 146 [1/2] (5.43ns)   --->   "%cmp_i21_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 146 'fcmp' 'cmp_i21_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln85_5 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 147 'bitcast' 'bitcast_ln85_5' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 148 'partselect' 'tmp_15' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln85_5 = trunc i32 %bitcast_ln85_5" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 149 'trunc' 'trunc_ln85_5' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (1.55ns)   --->   "%icmp_ln85_10 = icmp_ne  i8 %tmp_15, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 150 'icmp' 'icmp_ln85_10' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (2.44ns)   --->   "%icmp_ln85_11 = icmp_eq  i23 %trunc_ln85_5, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 151 'icmp' 'icmp_ln85_11' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_11)   --->   "%or_ln85_18 = or i1 %icmp_ln85_11, i1 %icmp_ln85_10" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 152 'or' 'or_ln85_18' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 153 'fcmp' 'tmp_16' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 154 'fcmp' 'tmp_17' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_11)   --->   "%or_ln85_19 = or i1 %tmp_16, i1 %tmp_17" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 155 'or' 'or_ln85_19' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_11)   --->   "%and_ln85_5 = and i1 %or_ln85_18, i1 %or_ln85_19" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 156 'and' 'and_ln85_5' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_11 = or i1 %and_ln85_5, i1 %cmp_i21_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 157 'or' 'or_ln85_11' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_11, void %for.inc.5.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 158 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9)> <Delay = 0.00>
ST_14 : Operation 159 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 159 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 15 <SV = 14> <Delay = 8.68>
ST_15 : Operation 160 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 160 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 161 [2/2] (5.43ns)   --->   "%cmp_i22_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 161 'fcmp' 'cmp_i22_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 162 'fcmp' 'tmp_19' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 163 'fcmp' 'tmp_20' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 164 [1/2] (5.43ns)   --->   "%cmp_i22_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 164 'fcmp' 'cmp_i22_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln85_6 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 165 'bitcast' 'bitcast_ln85_6' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 166 'partselect' 'tmp_18' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln85_6 = trunc i32 %bitcast_ln85_6" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 167 'trunc' 'trunc_ln85_6' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (1.55ns)   --->   "%icmp_ln85_12 = icmp_ne  i8 %tmp_18, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 168 'icmp' 'icmp_ln85_12' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (2.44ns)   --->   "%icmp_ln85_13 = icmp_eq  i23 %trunc_ln85_6, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 169 'icmp' 'icmp_ln85_13' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_13)   --->   "%or_ln85_20 = or i1 %icmp_ln85_13, i1 %icmp_ln85_12" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 170 'or' 'or_ln85_20' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 171 'fcmp' 'tmp_19' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 172 'fcmp' 'tmp_20' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_13)   --->   "%or_ln85_21 = or i1 %tmp_19, i1 %tmp_20" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 173 'or' 'or_ln85_21' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_13)   --->   "%and_ln85_6 = and i1 %or_ln85_20, i1 %or_ln85_21" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 174 'and' 'and_ln85_6' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_13 = or i1 %and_ln85_6, i1 %cmp_i22_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 175 'or' 'or_ln85_13' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_13, void %for.inc.6.i, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 176 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11)> <Delay = 0.00>
ST_16 : Operation 177 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 177 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 8.68>
ST_17 : Operation 178 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 178 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 179 [2/2] (5.43ns)   --->   "%cmp_i23_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 179 'fcmp' 'cmp_i23_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 180 'fcmp' 'tmp_22' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 181 'fcmp' 'tmp_23' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.40>
ST_18 : Operation 182 [1/2] (5.43ns)   --->   "%cmp_i23_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 182 'fcmp' 'cmp_i23_i' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln85_7 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 183 'bitcast' 'bitcast_ln85_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 184 'partselect' 'tmp_21' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln85_7 = trunc i32 %bitcast_ln85_7" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 185 'trunc' 'trunc_ln85_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (1.55ns)   --->   "%icmp_ln85_14 = icmp_ne  i8 %tmp_21, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 186 'icmp' 'icmp_ln85_14' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (2.44ns)   --->   "%icmp_ln85_15 = icmp_eq  i23 %trunc_ln85_7, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 187 'icmp' 'icmp_ln85_15' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_15)   --->   "%or_ln85_22 = or i1 %icmp_ln85_15, i1 %icmp_ln85_14" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 188 'or' 'or_ln85_22' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 189 'fcmp' 'tmp_22' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 190 'fcmp' 'tmp_23' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_15)   --->   "%or_ln85_23 = or i1 %tmp_22, i1 %tmp_23" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 191 'or' 'or_ln85_23' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln85_15)   --->   "%and_ln85_7 = and i1 %or_ln85_22, i1 %or_ln85_23" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 192 'and' 'and_ln85_7' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85_15 = or i1 %and_ln85_7, i1 %cmp_i23_i" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 193 'or' 'or_ln85_15' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %or_ln85_15, void %lor.rhs, void %_Z8is_validPf.exit" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 194 'br' 'br_ln85' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.43>
ST_19 : Operation 195 [10/10] (5.43ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 195 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 14.0>
ST_20 : Operation 196 [9/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 196 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 14.0>
ST_21 : Operation 197 [8/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 197 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 14.0>
ST_22 : Operation 198 [7/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 198 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 14.0>
ST_23 : Operation 199 [6/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 199 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 14.0>
ST_24 : Operation 200 [5/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 200 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 14.0>
ST_25 : Operation 201 [4/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 201 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 14.0>
ST_26 : Operation 202 [3/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 202 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 14.0>
ST_27 : Operation 203 [2/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 203 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 14.0>
ST_28 : Operation 204 [1/10] (14.0ns)   --->   "%tmp = call i5 @find_region, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 204 'call' 'tmp' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tmp, i32 4" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 205 'bitselect' 'tmp_24' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (1.58ns)   --->   "%br_ln0 = br void %lor.end"   --->   Operation 206 'br' 'br_ln0' <Predicate = (or_ln85_15) | (or_ln85_13) | (or_ln85_11) | (or_ln85_9) | (or_ln85_7) | (or_ln85_5) | (or_ln85_3) | (or_ln85_1)> <Delay = 1.58>

State 29 <SV = 28> <Delay = 1.58>
ST_29 : Operation 207 [1/1] (1.58ns)   --->   "%br_ln322 = br void %lor.end" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 207 'br' 'br_ln322' <Predicate = (!or_ln85_1 & !or_ln85_3 & !or_ln85_5 & !or_ln85_7 & !or_ln85_9 & !or_ln85_11 & !or_ln85_13 & !or_ln85_15)> <Delay = 1.58>
ST_29 : Operation 208 [1/1] (0.00ns)   --->   "%error_write_assign = phi i1 1, void %_Z8is_validPf.exit, i1 %tmp_24, void %lor.rhs" [detector_solid/abs_solid_detector.cpp:322]   --->   Operation 208 'phi' 'error_write_assign' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 209 [1/1] (0.00ns)   --->   "%ret_ln323 = ret i1 %error_write_assign" [detector_solid/abs_solid_detector.cpp:323]   --->   Operation 209 'ret' 'ret_ln323' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ taskId_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                                                             (read         ) [ 000000000000000000000000000000]
write_ln80                                                         (write        ) [ 000000000000000000000000000000]
zext_ln80                                                          (zext         ) [ 000000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr   (getelementptr) [ 011111111111111111000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr (getelementptr) [ 011111111111111100000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr (getelementptr) [ 011111111111110000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr (getelementptr) [ 011111111110000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr (getelementptr) [ 001111111000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr (getelementptr) [ 001111100000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr (getelementptr) [ 001110000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr (getelementptr) [ 001000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load (load         ) [ 011111111111111111110000000000]
specreset_ln361                                                    (specreset    ) [ 000000000000000000000000000000]
specreset_ln361                                                    (specreset    ) [ 000000000000000000000000000000]
specreset_ln361                                                    (specreset    ) [ 000000000000000000000000000000]
specreset_ln361                                                    (specreset    ) [ 000000000000000000000000000000]
specreset_ln361                                                    (specreset    ) [ 000000000000000000000000000000]
specreset_ln361                                                    (specreset    ) [ 000000000000000000000000000000]
specreset_ln361                                                    (specreset    ) [ 000000000000000000000000000000]
specreset_ln361                                                    (specreset    ) [ 000000000000000000000000000000]
specinterface_ln0                                                  (specinterface) [ 000000000000000000000000000000]
specpipeline_ln321                                                 (specpipeline ) [ 000000000000000000000000000000]
cmp_i_i                                                            (fcmp         ) [ 000000000000000000000000000000]
bitcast_ln85                                                       (bitcast      ) [ 000000000000000000000000000000]
tmp_1                                                              (partselect   ) [ 000000000000000000000000000000]
trunc_ln85                                                         (trunc        ) [ 000000000000000000000000000000]
icmp_ln85                                                          (icmp         ) [ 000000000000000000000000000000]
icmp_ln85_1                                                        (icmp         ) [ 000000000000000000000000000000]
or_ln85                                                            (or           ) [ 000000000000000000000000000000]
tmp_2                                                              (fcmp         ) [ 000000000000000000000000000000]
tmp_4                                                              (fcmp         ) [ 000000000000000000000000000000]
or_ln85_2                                                          (or           ) [ 000000000000000000000000000000]
and_ln85                                                           (and          ) [ 000000000000000000000000000000]
or_ln85_1                                                          (or           ) [ 011111111111111111111111111111]
br_ln85                                                            (br           ) [ 000000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load (load         ) [ 011111111111111111111000000000]
cmp_i17_i                                                          (fcmp         ) [ 000000000000000000000000000000]
bitcast_ln85_1                                                     (bitcast      ) [ 000000000000000000000000000000]
tmp_5                                                              (partselect   ) [ 000000000000000000000000000000]
trunc_ln85_1                                                       (trunc        ) [ 000000000000000000000000000000]
icmp_ln85_2                                                        (icmp         ) [ 000000000000000000000000000000]
icmp_ln85_3                                                        (icmp         ) [ 000000000000000000000000000000]
or_ln85_4                                                          (or           ) [ 000000000000000000000000000000]
tmp_6                                                              (fcmp         ) [ 000000000000000000000000000000]
tmp_8                                                              (fcmp         ) [ 000000000000000000000000000000]
or_ln85_6                                                          (or           ) [ 000000000000000000000000000000]
and_ln85_1                                                         (and          ) [ 000000000000000000000000000000]
or_ln85_3                                                          (or           ) [ 011111111111111111111111111111]
br_ln85                                                            (br           ) [ 000000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load (load         ) [ 011111111111111111111100000000]
cmp_i18_i                                                          (fcmp         ) [ 000000000000000000000000000000]
bitcast_ln85_2                                                     (bitcast      ) [ 000000000000000000000000000000]
tmp_9                                                              (partselect   ) [ 000000000000000000000000000000]
trunc_ln85_2                                                       (trunc        ) [ 000000000000000000000000000000]
icmp_ln85_4                                                        (icmp         ) [ 000000000000000000000000000000]
icmp_ln85_5                                                        (icmp         ) [ 000000000000000000000000000000]
or_ln85_8                                                          (or           ) [ 000000000000000000000000000000]
tmp_s                                                              (fcmp         ) [ 000000000000000000000000000000]
tmp_3                                                              (fcmp         ) [ 000000000000000000000000000000]
or_ln85_10                                                         (or           ) [ 000000000000000000000000000000]
and_ln85_2                                                         (and          ) [ 000000000000000000000000000000]
or_ln85_5                                                          (or           ) [ 011111111111111111111111111111]
br_ln85                                                            (br           ) [ 000000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load (load         ) [ 011111111111111111111110000000]
cmp_i19_i                                                          (fcmp         ) [ 000000000000000000000000000000]
bitcast_ln85_3                                                     (bitcast      ) [ 000000000000000000000000000000]
tmp_7                                                              (partselect   ) [ 000000000000000000000000000000]
trunc_ln85_3                                                       (trunc        ) [ 000000000000000000000000000000]
icmp_ln85_6                                                        (icmp         ) [ 000000000000000000000000000000]
icmp_ln85_7                                                        (icmp         ) [ 000000000000000000000000000000]
or_ln85_12                                                         (or           ) [ 000000000000000000000000000000]
tmp_10                                                             (fcmp         ) [ 000000000000000000000000000000]
tmp_11                                                             (fcmp         ) [ 000000000000000000000000000000]
or_ln85_14                                                         (or           ) [ 000000000000000000000000000000]
and_ln85_3                                                         (and          ) [ 000000000000000000000000000000]
or_ln85_7                                                          (or           ) [ 011111111111111111111111111111]
br_ln85                                                            (br           ) [ 000000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load (load         ) [ 011111111001111111111111000000]
cmp_i20_i                                                          (fcmp         ) [ 000000000000000000000000000000]
bitcast_ln85_4                                                     (bitcast      ) [ 000000000000000000000000000000]
tmp_12                                                             (partselect   ) [ 000000000000000000000000000000]
trunc_ln85_4                                                       (trunc        ) [ 000000000000000000000000000000]
icmp_ln85_8                                                        (icmp         ) [ 000000000000000000000000000000]
icmp_ln85_9                                                        (icmp         ) [ 000000000000000000000000000000]
or_ln85_16                                                         (or           ) [ 000000000000000000000000000000]
tmp_13                                                             (fcmp         ) [ 000000000000000000000000000000]
tmp_14                                                             (fcmp         ) [ 000000000000000000000000000000]
or_ln85_17                                                         (or           ) [ 000000000000000000000000000000]
and_ln85_4                                                         (and          ) [ 000000000000000000000000000000]
or_ln85_9                                                          (or           ) [ 011111111000111111111111111111]
br_ln85                                                            (br           ) [ 000000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load (load         ) [ 011111111000001111111111110000]
cmp_i21_i                                                          (fcmp         ) [ 000000000000000000000000000000]
bitcast_ln85_5                                                     (bitcast      ) [ 000000000000000000000000000000]
tmp_15                                                             (partselect   ) [ 000000000000000000000000000000]
trunc_ln85_5                                                       (trunc        ) [ 000000000000000000000000000000]
icmp_ln85_10                                                       (icmp         ) [ 000000000000000000000000000000]
icmp_ln85_11                                                       (icmp         ) [ 000000000000000000000000000000]
or_ln85_18                                                         (or           ) [ 000000000000000000000000000000]
tmp_16                                                             (fcmp         ) [ 000000000000000000000000000000]
tmp_17                                                             (fcmp         ) [ 000000000000000000000000000000]
or_ln85_19                                                         (or           ) [ 000000000000000000000000000000]
and_ln85_5                                                         (and          ) [ 000000000000000000000000000000]
or_ln85_11                                                         (or           ) [ 011111111000001111111111111111]
br_ln85                                                            (br           ) [ 000000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load (load         ) [ 011111111000000011111111100000]
cmp_i22_i                                                          (fcmp         ) [ 000000000000000000000000000000]
bitcast_ln85_6                                                     (bitcast      ) [ 000000000000000000000000000000]
tmp_18                                                             (partselect   ) [ 000000000000000000000000000000]
trunc_ln85_6                                                       (trunc        ) [ 000000000000000000000000000000]
icmp_ln85_12                                                       (icmp         ) [ 000000000000000000000000000000]
icmp_ln85_13                                                       (icmp         ) [ 000000000000000000000000000000]
or_ln85_20                                                         (or           ) [ 000000000000000000000000000000]
tmp_19                                                             (fcmp         ) [ 000000000000000000000000000000]
tmp_20                                                             (fcmp         ) [ 000000000000000000000000000000]
or_ln85_21                                                         (or           ) [ 000000000000000000000000000000]
and_ln85_6                                                         (and          ) [ 000000000000000000000000000000]
or_ln85_13                                                         (or           ) [ 011111111000000011111111111111]
br_ln85                                                            (br           ) [ 000000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load   (load         ) [ 011111111000000000111111111000]
cmp_i23_i                                                          (fcmp         ) [ 000000000000000000000000000000]
bitcast_ln85_7                                                     (bitcast      ) [ 000000000000000000000000000000]
tmp_21                                                             (partselect   ) [ 000000000000000000000000000000]
trunc_ln85_7                                                       (trunc        ) [ 000000000000000000000000000000]
icmp_ln85_14                                                       (icmp         ) [ 000000000000000000000000000000]
icmp_ln85_15                                                       (icmp         ) [ 000000000000000000000000000000]
or_ln85_22                                                         (or           ) [ 000000000000000000000000000000]
tmp_22                                                             (fcmp         ) [ 000000000000000000000000000000]
tmp_23                                                             (fcmp         ) [ 000000000000000000000000000000]
or_ln85_23                                                         (or           ) [ 000000000000000000000000000000]
and_ln85_7                                                         (and          ) [ 000000000000000000000000000000]
or_ln85_15                                                         (or           ) [ 011111111000000000011111111111]
br_ln85                                                            (br           ) [ 000000000000000000000000000000]
tmp                                                                (call         ) [ 000000000000000000000000000000]
tmp_24                                                             (bitselect    ) [ 000011000000000000000000000011]
br_ln0                                                             (br           ) [ 000011000000000000000000000011]
br_ln322                                                           (br           ) [ 000000000000000000000000000000]
error_write_assign                                                 (phi          ) [ 000001000000000000000000000001]
ret_ln323                                                          (ret          ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="taskId_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taskId_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="find_region"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln80_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="7" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="16" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="1" index="3" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="16" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="16" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="2"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="4"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="6"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="8"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="11"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="13"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load/14 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="15"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load/16 "/>
</bind>
</comp>

<comp id="187" class="1005" name="error_write_assign_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="error_write_assign (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="error_write_assign_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="error_write_assign/29 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_find_region_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="17"/>
<pin id="201" dir="0" index="2" bw="32" slack="15"/>
<pin id="202" dir="0" index="3" bw="32" slack="13"/>
<pin id="203" dir="0" index="4" bw="32" slack="11"/>
<pin id="204" dir="0" index="5" bw="32" slack="9"/>
<pin id="205" dir="0" index="6" bw="32" slack="6"/>
<pin id="206" dir="0" index="7" bw="32" slack="4"/>
<pin id="207" dir="0" index="8" bw="32" slack="2"/>
<pin id="208" dir="1" index="9" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i/2 cmp_i17_i/4 cmp_i18_i/6 cmp_i19_i/8 cmp_i20_i/11 cmp_i21_i/13 cmp_i22_i/15 cmp_i23_i/17 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 tmp_6/4 tmp_s/6 tmp_10/8 tmp_13/11 tmp_16/13 tmp_19/15 tmp_22/17 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/2 tmp_8/4 tmp_3/6 tmp_11/8 tmp_14/11 tmp_17/13 tmp_20/15 tmp_23/17 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln80_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bitcast_ln85_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln85_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln85_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln85_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="23" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_1/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="or_ln85_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln85_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_2/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="and_ln85_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="or_ln85_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_1/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="bitcast_ln85_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_1/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="0" index="3" bw="6" slack="0"/>
<pin id="319" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln85_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_1/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln85_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_2/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln85_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="23" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_3/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln85_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_4/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln85_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_6/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln85_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_1/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln85_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_3/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="bitcast_ln85_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_2/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_9_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln85_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_2/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln85_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_4/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln85_5_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="23" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_5/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="or_ln85_8_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_8/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="or_ln85_10_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_10/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="and_ln85_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_2/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln85_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_5/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="bitcast_ln85_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_3/9 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_7_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln85_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_3/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln85_6_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_6/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln85_7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="23" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_7/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="or_ln85_12_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_12/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="or_ln85_14_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_14/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="and_ln85_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_3/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln85_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_7/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="bitcast_ln85_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_4/12 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_12_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="0" index="3" bw="6" slack="0"/>
<pin id="478" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln85_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_4/12 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln85_8_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_8/12 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln85_9_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="23" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_9/12 "/>
</bind>
</comp>

<comp id="499" class="1004" name="or_ln85_16_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_16/12 "/>
</bind>
</comp>

<comp id="505" class="1004" name="or_ln85_17_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_17/12 "/>
</bind>
</comp>

<comp id="511" class="1004" name="and_ln85_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_4/12 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_ln85_9_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_9/12 "/>
</bind>
</comp>

<comp id="523" class="1004" name="bitcast_ln85_5_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_5/14 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_15_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="0" index="3" bw="6" slack="0"/>
<pin id="531" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln85_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_5/14 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln85_10_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_10/14 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln85_11_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="23" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_11/14 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln85_18_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_18/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln85_19_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_19/14 "/>
</bind>
</comp>

<comp id="564" class="1004" name="and_ln85_5_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_5/14 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln85_11_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_11/14 "/>
</bind>
</comp>

<comp id="576" class="1004" name="bitcast_ln85_6_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_6/16 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_18_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="6" slack="0"/>
<pin id="583" dir="0" index="3" bw="6" slack="0"/>
<pin id="584" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/16 "/>
</bind>
</comp>

<comp id="589" class="1004" name="trunc_ln85_6_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_6/16 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln85_12_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_12/16 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln85_13_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="23" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_13/16 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln85_20_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_20/16 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln85_21_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_21/16 "/>
</bind>
</comp>

<comp id="617" class="1004" name="and_ln85_6_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_6/16 "/>
</bind>
</comp>

<comp id="623" class="1004" name="or_ln85_13_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_13/16 "/>
</bind>
</comp>

<comp id="629" class="1004" name="bitcast_ln85_7_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85_7/18 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_21_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="0" index="3" bw="6" slack="0"/>
<pin id="637" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/18 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln85_7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_7/18 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln85_14_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_14/18 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln85_15_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="23" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_15/18 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln85_22_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_22/18 "/>
</bind>
</comp>

<comp id="664" class="1004" name="or_ln85_23_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_23/18 "/>
</bind>
</comp>

<comp id="670" class="1004" name="and_ln85_7_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_7/18 "/>
</bind>
</comp>

<comp id="676" class="1004" name="or_ln85_15_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_15/18 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_24_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="5" slack="0"/>
<pin id="685" dir="0" index="2" bw="4" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/28 "/>
</bind>
</comp>

<comp id="690" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="15"/>
<pin id="692" dir="1" index="1" bw="7" slack="15"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr "/>
</bind>
</comp>

<comp id="695" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="7" slack="13"/>
<pin id="697" dir="1" index="1" bw="7" slack="13"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr "/>
</bind>
</comp>

<comp id="700" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="11"/>
<pin id="702" dir="1" index="1" bw="7" slack="11"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr "/>
</bind>
</comp>

<comp id="705" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="8"/>
<pin id="707" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr "/>
</bind>
</comp>

<comp id="710" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="6"/>
<pin id="712" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr "/>
</bind>
</comp>

<comp id="715" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="4"/>
<pin id="717" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr "/>
</bind>
</comp>

<comp id="720" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="2"/>
<pin id="722" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr "/>
</bind>
</comp>

<comp id="725" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="1"/>
<pin id="727" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr "/>
</bind>
</comp>

<comp id="730" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load "/>
</bind>
</comp>

<comp id="739" class="1005" name="or_ln85_1_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="1"/>
<pin id="741" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln85_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load "/>
</bind>
</comp>

<comp id="752" class="1005" name="or_ln85_3_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln85_3 "/>
</bind>
</comp>

<comp id="756" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load "/>
</bind>
</comp>

<comp id="765" class="1005" name="or_ln85_5_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln85_5 "/>
</bind>
</comp>

<comp id="769" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load "/>
</bind>
</comp>

<comp id="778" class="1005" name="or_ln85_7_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln85_7 "/>
</bind>
</comp>

<comp id="782" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load "/>
</bind>
</comp>

<comp id="791" class="1005" name="or_ln85_9_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln85_9 "/>
</bind>
</comp>

<comp id="795" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load "/>
</bind>
</comp>

<comp id="804" class="1005" name="or_ln85_11_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln85_11 "/>
</bind>
</comp>

<comp id="808" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load "/>
</bind>
</comp>

<comp id="817" class="1005" name="or_ln85_13_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln85_13 "/>
</bind>
</comp>

<comp id="821" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load "/>
</bind>
</comp>

<comp id="830" class="1005" name="or_ln85_15_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln85_15 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_24_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="190"><net_src comp="74" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="214"><net_src comp="146" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="146" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="146" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="152" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="229"><net_src comp="152" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="230"><net_src comp="152" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="157" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="232"><net_src comp="157" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="233"><net_src comp="157" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="162" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="235"><net_src comp="162" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="236"><net_src comp="162" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="172" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="238"><net_src comp="172" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="239"><net_src comp="172" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="240"><net_src comp="177" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="241"><net_src comp="177" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="242"><net_src comp="177" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="243"><net_src comp="182" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="244"><net_src comp="182" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="245"><net_src comp="182" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="249"><net_src comp="76" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="255"><net_src comp="246" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="257"><net_src comp="246" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="258" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="261" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="271" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="275" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="216" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="222" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="210" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="311" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="314" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="64" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="324" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="328" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="216" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="222" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="340" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="210" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="380"><net_src comp="364" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="367" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="377" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="381" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="216" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="222" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="393" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="210" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="60" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="433"><net_src comp="417" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="420" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="430" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="434" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="216" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="222" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="446" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="210" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="479"><net_src comp="58" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="486"><net_src comp="470" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="473" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="64" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="483" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="66" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="487" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="216" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="222" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="499" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="210" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="532"><net_src comp="58" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="60" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="62" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="523" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="526" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="64" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="536" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="66" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="540" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="216" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="222" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="552" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="210" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="585"><net_src comp="58" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="576" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="588"><net_src comp="62" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="592"><net_src comp="576" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="579" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="64" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="589" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="66" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="593" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="216" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="222" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="605" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="210" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="638"><net_src comp="58" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="629" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="60" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="62" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="645"><net_src comp="629" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="632" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="64" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="642" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="66" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="646" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="216" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="222" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="658" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="210" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="70" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="198" pin="9"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="72" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="90" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="698"><net_src comp="97" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="703"><net_src comp="104" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="708"><net_src comp="111" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="713"><net_src comp="118" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="718"><net_src comp="125" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="723"><net_src comp="132" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="728"><net_src comp="139" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="733"><net_src comp="146" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="738"><net_src comp="730" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="742"><net_src comp="305" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="152" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="750"><net_src comp="743" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="751"><net_src comp="743" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="755"><net_src comp="358" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="157" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="768"><net_src comp="411" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="162" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="781"><net_src comp="464" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="167" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="794"><net_src comp="517" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="172" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="802"><net_src comp="795" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="807"><net_src comp="570" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="177" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="814"><net_src comp="808" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="815"><net_src comp="808" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="198" pin=7"/></net>

<net id="820"><net_src comp="623" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="182" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="829"><net_src comp="821" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="833"><net_src comp="676" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="682" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="191" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: taskId_c | {1 }
 - Input state : 
	Port: run_test : p_read1 | {1 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 | {1 2 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 | {3 4 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 | {5 6 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 | {7 8 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 | {9 10 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 | {12 13 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 | {14 15 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data | {16 17 }
  - Chain level:
	State 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load : 2
	State 2
		cmp_i_i : 1
		tmp_2 : 1
		tmp_4 : 1
	State 3
		tmp_1 : 1
		trunc_ln85 : 1
		icmp_ln85 : 2
		icmp_ln85_1 : 2
		or_ln85 : 3
		or_ln85_2 : 1
		and_ln85 : 3
		or_ln85_1 : 3
		br_ln85 : 3
	State 4
		cmp_i17_i : 1
		tmp_6 : 1
		tmp_8 : 1
	State 5
		tmp_5 : 1
		trunc_ln85_1 : 1
		icmp_ln85_2 : 2
		icmp_ln85_3 : 2
		or_ln85_4 : 3
		or_ln85_6 : 1
		and_ln85_1 : 3
		or_ln85_3 : 3
		br_ln85 : 3
	State 6
		cmp_i18_i : 1
		tmp_s : 1
		tmp_3 : 1
	State 7
		tmp_9 : 1
		trunc_ln85_2 : 1
		icmp_ln85_4 : 2
		icmp_ln85_5 : 2
		or_ln85_8 : 3
		or_ln85_10 : 1
		and_ln85_2 : 3
		or_ln85_5 : 3
		br_ln85 : 3
	State 8
		cmp_i19_i : 1
		tmp_10 : 1
		tmp_11 : 1
	State 9
		tmp_7 : 1
		trunc_ln85_3 : 1
		icmp_ln85_6 : 2
		icmp_ln85_7 : 2
		or_ln85_12 : 3
		or_ln85_14 : 1
		and_ln85_3 : 3
		or_ln85_7 : 3
		br_ln85 : 3
	State 10
	State 11
	State 12
		tmp_12 : 1
		trunc_ln85_4 : 1
		icmp_ln85_8 : 2
		icmp_ln85_9 : 2
		or_ln85_16 : 3
		or_ln85_17 : 1
		and_ln85_4 : 3
		or_ln85_9 : 3
		br_ln85 : 3
	State 13
		cmp_i21_i : 1
		tmp_16 : 1
		tmp_17 : 1
	State 14
		tmp_15 : 1
		trunc_ln85_5 : 1
		icmp_ln85_10 : 2
		icmp_ln85_11 : 2
		or_ln85_18 : 3
		or_ln85_19 : 1
		and_ln85_5 : 3
		or_ln85_11 : 3
		br_ln85 : 3
	State 15
		cmp_i22_i : 1
		tmp_19 : 1
		tmp_20 : 1
	State 16
		tmp_18 : 1
		trunc_ln85_6 : 1
		icmp_ln85_12 : 2
		icmp_ln85_13 : 2
		or_ln85_20 : 3
		or_ln85_21 : 1
		and_ln85_6 : 3
		or_ln85_13 : 3
		br_ln85 : 3
	State 17
		cmp_i23_i : 1
		tmp_22 : 1
		tmp_23 : 1
	State 18
		tmp_21 : 1
		trunc_ln85_7 : 1
		icmp_ln85_14 : 2
		icmp_ln85_15 : 2
		or_ln85_22 : 3
		or_ln85_23 : 1
		and_ln85_7 : 3
		or_ln85_15 : 3
		br_ln85 : 3
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		tmp_24 : 1
	State 29
		error_write_assign : 1
		ret_ln323 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   call   | grp_find_region_fu_198 |  4.128  |   280   |   536   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln85_fu_275    |    0    |    0    |    11   |
|          |   icmp_ln85_1_fu_281   |    0    |    0    |    15   |
|          |   icmp_ln85_2_fu_328   |    0    |    0    |    11   |
|          |   icmp_ln85_3_fu_334   |    0    |    0    |    15   |
|          |   icmp_ln85_4_fu_381   |    0    |    0    |    11   |
|          |   icmp_ln85_5_fu_387   |    0    |    0    |    15   |
|          |   icmp_ln85_6_fu_434   |    0    |    0    |    11   |
|   icmp   |   icmp_ln85_7_fu_440   |    0    |    0    |    15   |
|          |   icmp_ln85_8_fu_487   |    0    |    0    |    11   |
|          |   icmp_ln85_9_fu_493   |    0    |    0    |    15   |
|          |   icmp_ln85_10_fu_540  |    0    |    0    |    11   |
|          |   icmp_ln85_11_fu_546  |    0    |    0    |    15   |
|          |   icmp_ln85_12_fu_593  |    0    |    0    |    11   |
|          |   icmp_ln85_13_fu_599  |    0    |    0    |    15   |
|          |   icmp_ln85_14_fu_646  |    0    |    0    |    11   |
|          |   icmp_ln85_15_fu_652  |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |     or_ln85_fu_287     |    0    |    0    |    2    |
|          |    or_ln85_2_fu_293    |    0    |    0    |    2    |
|          |    or_ln85_1_fu_305    |    0    |    0    |    2    |
|          |    or_ln85_4_fu_340    |    0    |    0    |    2    |
|          |    or_ln85_6_fu_346    |    0    |    0    |    2    |
|          |    or_ln85_3_fu_358    |    0    |    0    |    2    |
|          |    or_ln85_8_fu_393    |    0    |    0    |    2    |
|          |    or_ln85_10_fu_399   |    0    |    0    |    2    |
|          |    or_ln85_5_fu_411    |    0    |    0    |    2    |
|          |    or_ln85_12_fu_446   |    0    |    0    |    2    |
|          |    or_ln85_14_fu_452   |    0    |    0    |    2    |
|    or    |    or_ln85_7_fu_464    |    0    |    0    |    2    |
|          |    or_ln85_16_fu_499   |    0    |    0    |    2    |
|          |    or_ln85_17_fu_505   |    0    |    0    |    2    |
|          |    or_ln85_9_fu_517    |    0    |    0    |    2    |
|          |    or_ln85_18_fu_552   |    0    |    0    |    2    |
|          |    or_ln85_19_fu_558   |    0    |    0    |    2    |
|          |    or_ln85_11_fu_570   |    0    |    0    |    2    |
|          |    or_ln85_20_fu_605   |    0    |    0    |    2    |
|          |    or_ln85_21_fu_611   |    0    |    0    |    2    |
|          |    or_ln85_13_fu_623   |    0    |    0    |    2    |
|          |    or_ln85_22_fu_658   |    0    |    0    |    2    |
|          |    or_ln85_23_fu_664   |    0    |    0    |    2    |
|          |    or_ln85_15_fu_676   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     and_ln85_fu_299    |    0    |    0    |    2    |
|          |    and_ln85_1_fu_352   |    0    |    0    |    2    |
|          |    and_ln85_2_fu_405   |    0    |    0    |    2    |
|    and   |    and_ln85_3_fu_458   |    0    |    0    |    2    |
|          |    and_ln85_4_fu_511   |    0    |    0    |    2    |
|          |    and_ln85_5_fu_564   |    0    |    0    |    2    |
|          |    and_ln85_6_fu_617   |    0    |    0    |    2    |
|          |    and_ln85_7_fu_670   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |    p_read_read_fu_76   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln80_write_fu_82 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_210       |    0    |    0    |    0    |
|   fcmp   |       grp_fu_216       |    0    |    0    |    0    |
|          |       grp_fu_222       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln80_fu_246    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_1_fu_261      |    0    |    0    |    0    |
|          |      tmp_5_fu_314      |    0    |    0    |    0    |
|          |      tmp_9_fu_367      |    0    |    0    |    0    |
|partselect|      tmp_7_fu_420      |    0    |    0    |    0    |
|          |      tmp_12_fu_473     |    0    |    0    |    0    |
|          |      tmp_15_fu_526     |    0    |    0    |    0    |
|          |      tmp_18_fu_579     |    0    |    0    |    0    |
|          |      tmp_21_fu_632     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln85_fu_271   |    0    |    0    |    0    |
|          |   trunc_ln85_1_fu_324  |    0    |    0    |    0    |
|          |   trunc_ln85_2_fu_377  |    0    |    0    |    0    |
|   trunc  |   trunc_ln85_3_fu_430  |    0    |    0    |    0    |
|          |   trunc_ln85_4_fu_483  |    0    |    0    |    0    |
|          |   trunc_ln85_5_fu_536  |    0    |    0    |    0    |
|          |   trunc_ln85_6_fu_589  |    0    |    0    |    0    |
|          |   trunc_ln85_7_fu_642  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_24_fu_682     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |  4.128  |   280   |   808   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------+--------+
|                                                                          |   FF   |
+--------------------------------------------------------------------------+--------+
|                        error_write_assign_reg_187                        |    1   |
|                            or_ln85_11_reg_804                            |    1   |
|                            or_ln85_13_reg_817                            |    1   |
|                            or_ln85_15_reg_830                            |    1   |
|                             or_ln85_1_reg_739                            |    1   |
|                             or_ln85_3_reg_752                            |    1   |
|                             or_ln85_5_reg_765                            |    1   |
|                             or_ln85_7_reg_778                            |    1   |
|                             or_ln85_9_reg_791                            |    1   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr_reg_695|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load_reg_808|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr_reg_700|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load_reg_795|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr_reg_705|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load_reg_782|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr_reg_710|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load_reg_769|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr_reg_715|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load_reg_756|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr_reg_720|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load_reg_743|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr_reg_725|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load_reg_730|   32   |
| run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr_reg_690 |    7   |
| run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load_reg_821 |   32   |
|                              tmp_24_reg_834                              |    1   |
+--------------------------------------------------------------------------+--------+
|                                   Total                                  |   322  |
+--------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_146 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_210    |  p0  |  15  |  32  |   480  ||    65   |
|     grp_fu_216    |  p0  |  15  |  32  |   480  ||    65   |
|     grp_fu_222    |  p0  |  15  |  32  |   480  ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1454  || 8.31775 ||   204   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   280  |   808  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   204  |
|  Register |    -   |   322  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   602  |  1012  |
+-----------+--------+--------+--------+
