- 👋 Hi, I’m @DineshkumarreddyKasireddygari.I pursuing Btech 3rd in RGUKT AP IIIT R.K VALLEY in Electronics and communication engineering branch.
- 👀 My motive is to enhance my professional skills in VLSI domain.I’m interested in VLSI Verification and physical design domain.
- 🌱 I’m completed learning Verilog HDL language in MAVEN SILICON.I'm currently learning System verilog.
- I'm learning Embedded systems through IndAC training.
- 💞️ I’m looking to work in Multinational VLSI companies and willing to develop VLSI technology.
- 📫 kasireddydineshreddy@gmail.com is my personal Gmail account to contact me.
- Thank you!
<!---
DineshkumarreddyKasireddygari/DineshkumarreddyKasireddygari is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
