$date
	Wed Dec  9 01:37:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bit_binary_up_down $end
$var wire 2 ! count [1:0] $end
$var reg 1 " clock $end
$var reg 1 # data_in $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " Clock $end
$var wire 1 # Data_In $end
$var wire 1 $ Reset $end
$var reg 2 % Count [1:0] $end
$var reg 4 & Current_State [3:0] $end
$var reg 4 ' Next_State [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
bx &
b0 %
1$
1#
0"
b0 !
$end
#1
b10 '
b1 &
1"
#2
0"
#3
b1 !
b1 %
b100 '
b10 &
1"
#4
0"
#5
b1000 '
b10 !
b10 %
b100 &
1"
#6
0"
#7
b11 !
b11 %
b1 '
b1000 &
1"
#8
0"
#9
b10 '
b0 !
b0 %
b1 &
1"
#10
0"
#11
b1 !
b1 %
b100 '
b10 &
1"
#12
b1 '
0"
0#
#13
b0 !
b0 %
b1000 '
b1 &
1"
#14
0"
#15
b100 '
b11 !
b11 %
b1000 &
1"
#16
0"
#17
b10 !
b10 %
b10 '
b100 &
1"
#18
b1000 '
0"
1#
#19
b11 !
b11 %
b1 '
b1000 &
1"
#20
0"
#21
b10 '
b0 !
b0 %
b1 &
1"
