
5. Printing statistics.

=== tbu ===

   Number of wires:                 85
   Number of wire bits:            155
   Number of public wires:          13
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $adff_3                         1
     $and_1                         16
     $dff_1                          3
     $dlatch_1                       1
     $eq_3                           7
     $logic_and_1                    1
     $logic_not_3                    1
     $mux_1                          2
     $mux_3                         10
     $not_1                         17
     $pmux_1                         1
     $pmux_3                        17
     $reduce_or_8                    2

