

================================================================
== Vitis HLS Report for 'sha512Top_512u_512u_s'
================================================================
* Date:           Thu Aug  3 21:15:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        DESHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.898 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_preProcessing_fu_90             |preProcessing            |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_dup_strm_128u_s_fu_102          |dup_strm_128u_s          |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
        |grp_generateMsgSchedule_fu_109      |generateMsgSchedule      |       91|       91|   0.364 us|   0.364 us|   91|   91|       no|
        |grp_SHA512Digest_64u_512u_s_fu_116  |SHA512Digest_64u_512u_s  |      168|      168|   0.672 us|   0.672 us|  168|  168|       no|
        +------------------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%blk_strm = alloca i64 1"   --->   Operation 9 'alloca' 'blk_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%end_nblk_strm = alloca i64 1" [SHA512CODE/sha512.cpp:775]   --->   Operation 10 'alloca' 'end_nblk_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%end_nblk_strm1 = alloca i64 1" [SHA512CODE/sha512.cpp:778]   --->   Operation 11 'alloca' 'end_nblk_strm1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%end_nblk_strm2 = alloca i64 1" [SHA512CODE/sha512.cpp:781]   --->   Operation 12 'alloca' 'end_nblk_strm2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w_strm = alloca i64 1" [SHA512CODE/sha512.cpp:786]   --->   Operation 13 'alloca' 'w_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tkeep_strm = alloca i64 1" [SHA512CODE/sha512.cpp:791]   --->   Operation 14 'alloca' 'tkeep_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tid_strm = alloca i64 1" [SHA512CODE/sha512.cpp:794]   --->   Operation 15 'alloca' 'tid_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 32> <FIFO>
ST_1 : Operation 16 [2/2] (1.46ns)   --->   "%call_ln799 = call void @preProcessing, i584 %input_r, i1024 %blk_strm, i1 %end_nblk_strm, i64 %tkeep_strm, i6 %tid_strm, i512 %last_input_tdata" [SHA512CODE/sha512.cpp:799]   --->   Operation 16 'call' 'call_ln799' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln799 = call void @preProcessing, i584 %input_r, i1024 %blk_strm, i1 %end_nblk_strm, i64 %tkeep_strm, i6 %tid_strm, i512 %last_input_tdata" [SHA512CODE/sha512.cpp:799]   --->   Operation 17 'call' 'call_ln799' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln802 = call void @dup_strm<128u>, i1 %end_nblk_strm, i1 %end_nblk_strm1, i1 %end_nblk_strm2" [SHA512CODE/sha512.cpp:802]   --->   Operation 18 'call' 'call_ln802' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln802 = call void @dup_strm<128u>, i1 %end_nblk_strm, i1 %end_nblk_strm1, i1 %end_nblk_strm2" [SHA512CODE/sha512.cpp:802]   --->   Operation 19 'call' 'call_ln802' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln805 = call void @generateMsgSchedule, i1024 %blk_strm, i1 %end_nblk_strm1, i64 %w_strm" [SHA512CODE/sha512.cpp:805]   --->   Operation 20 'call' 'call_ln805' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln805 = call void @generateMsgSchedule, i1024 %blk_strm, i1 %end_nblk_strm1, i64 %w_strm" [SHA512CODE/sha512.cpp:805]   --->   Operation 21 'call' 'call_ln805' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln808 = call void @SHA512Digest<64u, 512u>, i64 %w_strm, i1 %end_nblk_strm2, i64 %tkeep_strm, i6 %tid_strm, i583 %output2" [SHA512CODE/sha512.cpp:808]   --->   Operation 22 'call' 'call_ln808' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln756 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [SHA512CODE/sha512.cpp:756]   --->   Operation 23 'specdataflowpipeline' 'specdataflowpipeline_ln756' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i583 %output2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i583 %output2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %input_r, void @empty_6, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @blk_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1024 %blk_strm, i1024 %blk_strm"   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln761 = specmemcore void @_ssdm_op_SpecMemCore, i1024 %blk_strm, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:761]   --->   Operation 28 'specmemcore' 'specmemcore_ln761' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %blk_strm, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @end_nblk_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1 %end_nblk_strm, i1 %end_nblk_strm"   --->   Operation 30 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln777 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:777]   --->   Operation 31 'specmemcore' 'specmemcore_ln777' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @end_nblk_strm1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1 %end_nblk_strm1, i1 %end_nblk_strm1"   --->   Operation 33 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln780 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm1, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:780]   --->   Operation 34 'specmemcore' 'specmemcore_ln780' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @end_nblk_strm2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1 %end_nblk_strm2, i1 %end_nblk_strm2"   --->   Operation 36 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln783 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm2, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:783]   --->   Operation 37 'specmemcore' 'specmemcore_ln783' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @w_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i64 %w_strm, i64 %w_strm"   --->   Operation 39 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln788 = specmemcore void @_ssdm_op_SpecMemCore, i64 %w_strm, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:788]   --->   Operation 40 'specmemcore' 'specmemcore_ln788' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_strm, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @tkeep_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i64 %tkeep_strm, i64 %tkeep_strm"   --->   Operation 42 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln793 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tkeep_strm, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:793]   --->   Operation 43 'specmemcore' 'specmemcore_ln793' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tkeep_strm, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @tid_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i6 %tid_strm, i6 %tid_strm"   --->   Operation 45 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln796 = specmemcore void @_ssdm_op_SpecMemCore, i6 %tid_strm, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:796]   --->   Operation 46 'specmemcore' 'specmemcore_ln796' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %tid_strm, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln808 = call void @SHA512Digest<64u, 512u>, i64 %w_strm, i1 %end_nblk_strm2, i64 %tkeep_strm, i6 %tid_strm, i583 %output2" [SHA512CODE/sha512.cpp:808]   --->   Operation 48 'call' 'call_ln808' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln810 = ret" [SHA512CODE/sha512.cpp:810]   --->   Operation 49 'ret' 'ret_ln810' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_input_tdata]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
blk_strm                   (alloca              ) [ 011111111]
end_nblk_strm              (alloca              ) [ 011111111]
end_nblk_strm1             (alloca              ) [ 001111111]
end_nblk_strm2             (alloca              ) [ 001111111]
w_strm                     (alloca              ) [ 001111111]
tkeep_strm                 (alloca              ) [ 011111111]
tid_strm                   (alloca              ) [ 011111111]
call_ln799                 (call                ) [ 000000000]
call_ln802                 (call                ) [ 000000000]
call_ln805                 (call                ) [ 000000000]
specdataflowpipeline_ln756 (specdataflowpipeline) [ 000000000]
specmemcore_ln0            (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty                      (specchannel         ) [ 000000000]
specmemcore_ln761          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_31                   (specchannel         ) [ 000000000]
specmemcore_ln777          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_32                   (specchannel         ) [ 000000000]
specmemcore_ln780          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_33                   (specchannel         ) [ 000000000]
specmemcore_ln783          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_34                   (specchannel         ) [ 000000000]
specmemcore_ln788          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_35                   (specchannel         ) [ 000000000]
specmemcore_ln793          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_36                   (specchannel         ) [ 000000000]
specmemcore_ln796          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
call_ln808                 (call                ) [ 000000000]
ret_ln810                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="last_input_tdata">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_input_tdata"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="preProcessing"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_strm<128u>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generateMsgSchedule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA512Digest<64u, 512u>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="blk_strm_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm1_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm2_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_strm_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tkeep_strm_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tid_strm_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="blk_strm_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="blk_strm/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="end_nblk_strm_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_nblk_strm/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="end_nblk_strm1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_nblk_strm1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="end_nblk_strm2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_nblk_strm2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="w_strm_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_strm/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tkeep_strm_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tkeep_strm/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tid_strm_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tid_strm/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_preProcessing_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="584" slack="0"/>
<pin id="93" dir="0" index="2" bw="1024" slack="0"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="0" index="4" bw="64" slack="0"/>
<pin id="96" dir="0" index="5" bw="6" slack="0"/>
<pin id="97" dir="0" index="6" bw="512" slack="0"/>
<pin id="98" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln799/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_dup_strm_128u_s_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="2"/>
<pin id="105" dir="0" index="2" bw="1" slack="2"/>
<pin id="106" dir="0" index="3" bw="1" slack="2"/>
<pin id="107" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln802/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_generateMsgSchedule_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="1024" slack="4"/>
<pin id="112" dir="0" index="2" bw="1" slack="4"/>
<pin id="113" dir="0" index="3" bw="64" slack="4"/>
<pin id="114" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln805/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_SHA512Digest_64u_512u_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="6"/>
<pin id="119" dir="0" index="2" bw="1" slack="6"/>
<pin id="120" dir="0" index="3" bw="64" slack="6"/>
<pin id="121" dir="0" index="4" bw="6" slack="6"/>
<pin id="122" dir="0" index="5" bw="583" slack="0"/>
<pin id="123" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln808/7 "/>
</bind>
</comp>

<comp id="126" class="1005" name="blk_strm_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1024" slack="0"/>
<pin id="128" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="blk_strm "/>
</bind>
</comp>

<comp id="132" class="1005" name="end_nblk_strm_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_nblk_strm "/>
</bind>
</comp>

<comp id="138" class="1005" name="end_nblk_strm1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="2"/>
<pin id="140" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="end_nblk_strm1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="end_nblk_strm2_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="2"/>
<pin id="146" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="end_nblk_strm2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="w_strm_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="4"/>
<pin id="152" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="w_strm "/>
</bind>
</comp>

<comp id="156" class="1005" name="tkeep_strm_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="tkeep_strm "/>
</bind>
</comp>

<comp id="162" class="1005" name="tid_strm_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="tid_strm "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="129"><net_src comp="62" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="135"><net_src comp="66" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="141"><net_src comp="70" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="147"><net_src comp="74" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="102" pin=3"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="153"><net_src comp="78" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="109" pin=3"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="159"><net_src comp="82" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="165"><net_src comp="86" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="116" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output2 | {7 8 }
	Port: last_input_tdata | {1 2 }
 - Input state : 
	Port: sha512Top<512u, 512u> : input_r | {1 2 }
  - Chain level:
	State 1
		call_ln799 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |       grp_preProcessing_fu_90      |    0    | 1.61371 |   3464  |   3760  |    0    |
|   call   |     grp_dup_strm_128u_s_fu_102     |    0    |    0    |    3    |    0    |    0    |
|          |   grp_generateMsgSchedule_fu_109   |    0    |    0    |   4236  |   565   |    0    |
|          | grp_SHA512Digest_64u_512u_s_fu_116 |    0    |  3.096  |   2255  |   2264  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                    |    0    | 4.70971 |   9958  |   6589  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   blk_strm_reg_126   |  1024  |
|end_nblk_strm1_reg_138|    1   |
|end_nblk_strm2_reg_144|    1   |
| end_nblk_strm_reg_132|    1   |
|   tid_strm_reg_162   |    6   |
|  tkeep_strm_reg_156  |   64   |
|    w_strm_reg_150    |   64   |
+----------------------+--------+
|         Total        |  1161  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    4   |  9958  |  6589  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  1161  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |  11119 |  6589  |    0   |
+-----------+--------+--------+--------+--------+--------+
