Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Verilog/Accumulator/test_isim_beh.exe -prj /home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Verilog/Accumulator/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Verilog/Accumulator/../../Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/half_addr.v" into library work
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Verilog/Accumulator/../../Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/full_addr.v" into library work
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Verilog/Accumulator/../../Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/dff.v" into library work
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Verilog/Accumulator/../../Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/adder_struct.v" into library work
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Verilog/Accumulator/../../Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/accumulator.v" into library work
Analyzing Verilog file "/home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Verilog/Accumulator/../../Assignment-3(Verilog)/Verilog Demo/ISE Project/Accumulator/test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82952 KB
Fuse CPU Usage: 570 ms
Compiling module half_addr
Compiling module full_addr
Compiling module adder_struct
Compiling module dff
Compiling module accumulator
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable /home/gaurav/IIT_KGP_COURSES/5th_Sem/COA_Lab/Verilog/Accumulator/test_isim_beh.exe
Fuse Memory Usage: 1691460 KB
Fuse CPU Usage: 580 ms
GCC CPU Usage: 440 ms
