<map id="DesignInfo::DesignCell::getOutputPins" name="DesignInfo::DesignCell::getOutputPins">
<area shape="rect" id="node1" title=" " alt="" coords="368,5,520,47"/>
<area shape="rect" id="node2" href="$class_incremental_b_e_l_packer.html#a241df33330f3138754915482bf78a1e6" title="try to pair LUTs/FFs in the design netlist which are neighbors according to a given threshold and con..." alt="" coords="164,5,320,47"/>
<area shape="rect" id="node3" href="$class_a_m_f_placer.html#aca812cc7fbc4d53806148d7034ae3981" title="launch the analytical mixed&#45;size FPGA placement procedure" alt="" coords="5,13,116,39"/>
</map>
