// Seed: 842093259
module module_0;
  wire  id_1;
  wire  id_2;
  logic id_3;
endmodule
module module_1 (
    output tri   id_0,
    output logic id_1,
    output tri1  id_2,
    input  wand  id_3,
    input  wand  id_4,
    output uwire id_5,
    output logic id_6
    , id_9,
    input  tri0  id_7
);
  logic id_10;
  ;
  always_comb @(posedge -1 or negedge 1'b0) id_1 <= id_4;
  always @(~id_3 or id_3) begin : LABEL_0
    id_6 <= id_4;
  end
  assign id_1 = id_7;
  module_0 modCall_1 ();
  always @(posedge id_3) begin : LABEL_1
    #1;
    id_9 <= id_7;
  end
  wire id_11;
endmodule
