{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1/84 - Stepping from cycle 100001 to execute instruction addi\n",
      "2/84 - Stepping from cycle 100002 to execute instruction lbu\n",
      "3/84 - Stepping from cycle 100003 to execute instruction bne\n",
      "4/84 - Stepping from cycle 100019 to execute instruction sub\n",
      "5/84 - Stepping from cycle 100020 to execute instruction jalr\n",
      "6/84 - Stepping from cycle 100022 to execute instruction add\n",
      "7/84 - Stepping from cycle 100024 to execute instruction addiw\n",
      "8/84 - Stepping from cycle 100025 to execute instruction bge\n",
      "9/84 - Stepping from cycle 100026 to execute instruction ld\n",
      "10/84 - Stepping from cycle 100035 to execute instruction blt\n",
      "11/84 - Stepping from cycle 100036 to execute instruction auipc\n",
      "12/84 - Stepping from cycle 100039 to execute instruction jal\n",
      "13/84 - Stepping from cycle 100044 to execute instruction beq\n",
      "14/84 - Stepping from cycle 100047 to execute instruction subw\n",
      "15/84 - Stepping from cycle 100085 to execute instruction lw\n",
      "16/84 - Stepping from cycle 100086 to execute instruction srliw\n",
      "17/84 - Stepping from cycle 100087 to execute instruction slliw\n",
      "18/84 - Stepping from cycle 100088 to execute instruction and\n",
      "19/84 - Stepping from cycle 100090 to execute instruction or\n",
      "20/84 - Stepping from cycle 100096 to execute instruction bgeu\n",
      "21/84 - Stepping from cycle 100116 to execute instruction slli\n",
      "22/84 - Stepping from cycle 100118 to execute instruction srli\n",
      "23/84 - Stepping from cycle 100122 to execute instruction sd\n",
      "24/84 - Stepping from cycle 100123 to execute instruction sw\n",
      "25/84 - Stepping from cycle 100155 to execute instruction sraiw\n",
      "26/84 - Stepping from cycle 100157 to execute instruction addw\n",
      "27/84 - Stepping from cycle 100429 to execute instruction andi\n",
      "28/84 - Stepping from cycle 100442 to execute instruction lui\n",
      "29/84 - Stepping from cycle 111330 to execute instruction xori\n",
      "30/84 - Stepping from cycle 111339 to execute instruction csrrs\n",
      "31/84 - Stepping from cycle 111341 to execute instruction srl\n",
      "32/84 - Stepping from cycle 111420 to execute instruction csrrwi\n",
      "33/84 - Stepping from cycle 111477 to execute instruction bltu\n",
      "34/84 - Stepping from cycle 112832 to execute instruction sb\n",
      "35/84 - Stepping from cycle 166092 to execute instruction fence\n",
      "36/84 - Stepping from cycle 166109 to execute instruction sllw\n",
      "37/84 - Stepping from cycle 166123 to execute instruction csrrw\n",
      "38/84 - Stepping from cycle 166142 to execute instruction mret\n",
      "39/84 - Stepping from cycle 166147 to execute instruction csrrc\n",
      "40/84 - Stepping from cycle 166150 to execute instruction amoadd.w\n",
      "41/84 - Stepping from cycle 166174 to execute instruction ori\n",
      "42/84 - Stepping from cycle 757065 to execute instruction sfence.vma\n",
      "43/84 - Stepping from cycle 757231 to execute instruction xor\n",
      "44/84 - Stepping from cycle 854770 to execute instruction sltiu\n",
      "45/84 - Stepping from cycle 915455 to execute instruction srai\n",
      "46/84 - Stepping from cycle 915703 to execute instruction csrrci\n",
      "47/84 - Stepping from cycle 915736 to execute instruction amoswap.w\n",
      "48/84 - Stepping from cycle 916099 to execute instruction lb\n",
      "49/84 - Stepping from cycle 916442 to execute instruction lh\n",
      "50/84 - Stepping from cycle 917291 to execute instruction sll\n",
      "51/84 - Stepping from cycle 917706 to execute instruction sh\n",
      "52/84 - Stepping from cycle 917735 to execute instruction mul\n",
      "53/84 - Stepping from cycle 917747 to execute instruction lhu\n",
      "54/84 - Stepping from cycle 917931 to execute instruction sltu\n",
      "55/84 - Stepping from cycle 1045965 to execute instruction divw\n",
      "56/84 - Stepping from cycle 1045966 to execute instruction remw\n",
      "57/84 - Stepping from cycle 1045971 to execute instruction amoor.d\n",
      "58/84 - Stepping from cycle 1048952 to execute instruction divu\n",
      "59/84 - Stepping from cycle 1049518 to execute instruction remu\n",
      "60/84 - Stepping from cycle 1056586 to execute instruction ecall\n",
      "61/84 - Stepping from cycle 1056603 to execute instruction lwu\n",
      "62/84 - Stepping from cycle 1304364 to execute instruction mulw\n",
      "63/84 - Stepping from cycle 1469579 to execute instruction lr.d\n",
      "64/84 - Stepping from cycle 1469581 to execute instruction sc.d\n",
      "65/84 - Stepping from cycle 2853300 to execute instruction lr.w\n",
      "66/84 - Stepping from cycle 2853303 to execute instruction sc.w\n",
      "67/84 - Stepping from cycle 2880592 to execute instruction divuw\n",
      "68/84 - Stepping from cycle 3632543 to execute instruction amoadd.d\n",
      "69/84 - Stepping from cycle 4010786 to execute instruction sraw\n",
      "70/84 - Stepping from cycle 4016406 to execute instruction amoand.d\n",
      "71/84 - Stepping from cycle 4315880 to execute instruction div\n",
      "72/84 - Stepping from cycle 4350911 to execute instruction csrrsi\n",
      "73/84 - Stepping from cycle 4370913 to execute instruction remuw\n",
      "74/84 - Stepping from cycle 4806782 to execute instruction srlw\n",
      "75/84 - Stepping from cycle 4829766 to execute instruction amoswap.d\n",
      "76/84 - Stepping from cycle 4830582 to execute instruction slt\n",
      "77/84 - Stepping from cycle 7585922 to execute instruction slti\n",
      "78/84 - Stepping from cycle 14350462 to execute instruction sret\n",
      "79/84 - Stepping from cycle 31065686 to execute instruction sra\n",
      "80/84 - Stepping from cycle 31622804 to execute instruction amoor.w\n",
      "81/84 - Stepping from cycle 31963606 to execute instruction fence.i\n",
      "82/84 - Stepping from cycle 66469992 to execute instruction amomaxu.w\n",
      "83/84 - Stepping from cycle 66469997 to execute instruction amomaxu.d\n",
      "84/84 - Stepping from cycle 79642451 to execute instruction wfi\n"
     ]
    }
   ],
   "source": [
    "import subprocess\n",
    "import sys\n",
    "\n",
    "INSTRUCTIONS_CYCLES_DUMP_FILENAME = \"ins_cycle.dump\"\n",
    "\n",
    "def dump_step(ins, step_cycle):\n",
    "    commands = '''\n",
    "        source /home/carlo/.virtualenvs/grpc/bin/activate\n",
    "        python /home/carlo/crashlabs/core-demo/initialize_machine.py -c -s {} -sf {} -i {}\n",
    "    '''.format(step_cycle, \"/home/carlo/crashlabs/core-demo/step_dumps/{}_instruction_step.json\".format(ins), ins)\n",
    "    \n",
    "    step_proc = subprocess.Popen([commands], stderr=subprocess.PIPE, stdout=subprocess.PIPE, shell=True, executable='/bin/bash')\n",
    "    out, err = step_proc.communicate()\n",
    "\n",
    "    #print(\"\\nStdout:\\n{}\\nStderr:\\n{}\".format(out.decode(\"utf-8\"), err.decode(\"utf-8\")))\n",
    "    if (step_proc.returncode):\n",
    "        print(\"Failed to dump step for cycle {}\".format(step_cycle))        \n",
    "        sys.exit(1)\n",
    "\n",
    "ins_cycles = []\n",
    "\n",
    "with open(INSTRUCTIONS_CYCLES_DUMP_FILENAME) as cycles_file:\n",
    "    lines = cycles_file.readlines()\n",
    "    for line in lines:\n",
    "        ins = line.split(\":\")[0].strip()\n",
    "        cycle = line.split(\":\")[1].strip()\n",
    "        ins_cycles.append({\"ins\":ins, \"cycle\": cycle})\n",
    "        #print(\"Instruction: {} Cycle: {}\".format(ins, cycle))\n",
    "\n",
    "counter = 1\n",
    "total = len(ins_cycles)\n",
    "for ins_cycle in ins_cycles:\n",
    "    print(\"{}/{} - Stepping from cycle {} to execute instruction {}\".format(counter, total, ins_cycle[\"cycle\"], ins_cycle[\"ins\"]))\n",
    "    dump_step(ins_cycle[\"ins\"], ins_cycle[\"cycle\"])\n",
    "    counter += 1\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "All instructions: ['add', 'addi', 'addiw', 'addw', 'amoadd.d', 'amoadd.w', 'amoand.d', 'amoand.w', 'amomax.d', 'amomaxu.d', 'amomaxu.w', 'amomax.w', 'amomin.d', 'amominu.d', 'amominu.w', 'amomin.w', 'amoor.d', 'amoor.w', 'amoswap.d', 'amoswap.w', 'and', 'andi', 'auipc', 'beq', 'bge', 'bgeu', 'blt', 'bltu', 'bne', 'csrrc', 'csrrci', 'csrrs', 'csrrsi', 'csrrw', 'csrrwi', 'div', 'divu', 'divuw', 'divw', 'ebreak', 'ecall', 'fence', 'fence.i', 'jal', 'jalr', 'lb', 'lbu', 'ld', 'lh', 'lhu', 'lr.d', 'lr.w', 'lui', 'lw', 'lwu', 'mret', 'mul', 'mulh', 'mulhsu', 'mulhu', 'mulw', 'or', 'ori', 'rem', 'remu', 'remuw', 'remw', 'sb', 'sc.d', 'sc.w', 'sd', 'sfence.vma', 'sh', 'sll', 'slli', 'slliw', 'sllw', 'slt', 'slti', 'sltiu', 'sltu', 'sra', 'srai', 'sraiw', 'sraw', 'sret', 'srl', 'srli', 'srliw', 'srlw', 'sub', 'subw', 'sw', 'uret', 'wfi', 'xor', 'xori'] \n",
      "\n",
      "All dumped instructions: ['addi', 'lbu', 'bne', 'sub', 'jalr', 'add', 'addiw', 'bge', 'ld', 'blt', 'auipc', 'jal', 'beq', 'subw', 'lw', 'srliw', 'slliw', 'and', 'or', 'bgeu', 'slli', 'srli', 'sd', 'sw', 'sraiw', 'addw', 'andi', 'lui', 'xori', 'csrrs', 'srl', 'csrrwi', 'bltu', 'sb', 'fence', 'sllw', 'csrrw', 'mret', 'csrrc', 'amoadd.w', 'ori', 'sfence.vma', 'xor', 'sltiu', 'srai', 'csrrci', 'amoswap.w', 'lb', 'lh', 'sll', 'sh', 'mul', 'lhu', 'sltu', 'divw', 'remw', 'amoor.d', 'divu', 'remu', 'ecall', 'lwu', 'mulw', 'lr.d', 'sc.d', 'lr.w', 'sc.w', 'divuw', 'amoadd.d', 'sraw', 'amoand.d', 'div', 'csrrsi', 'remuw', 'srlw', 'amoswap.d', 'slt', 'slti', 'sret', 'sra', 'amoor.w', 'fence.i', 'amomaxu.w', 'amomaxu.d', 'wfi'] \n",
      "\n",
      "Instructions not in dump: ['amoand.w', 'amomax.d', 'amomax.w', 'amomin.d', 'amominu.d', 'amominu.w', 'amomin.w', 'ebreak', 'mulh', 'mulhsu', 'mulhu', 'rem', 'uret']\n"
     ]
    }
   ],
   "source": [
    "all_ins_str = '''    \n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"add\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"addi\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"addiw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"addw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amoadd.d\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amoadd.w\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amoand.d\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amoand.w\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amomax.d\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amomaxu.d\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amomaxu.w\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amomax.w\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amomin.d\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amominu.d\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amominu.w\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amomin.w\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amoor.d\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amoor.w\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amoswap.d\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"amoswap.w\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"and\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"andi\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"auipc\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"beq\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"bge\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"bgeu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"blt\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"bltu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"bne\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"csrrc\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"csrrci\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"csrrs\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"csrrsi\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"csrrw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"csrrwi\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"div\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"divu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"divuw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"divw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"ebreak\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"ecall\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"fence\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"fence.i\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"jal\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"jalr\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"lb\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"lbu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"ld\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"lh\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"lhu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"lr.d\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"lr.w\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"lui\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"lw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"lwu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"mret\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"mul\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"mulh\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"mulhsu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"mulhu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"mulw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"or\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"ori\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"rem\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"remu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"remuw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"remw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sb\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sc.d\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sc.w\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sd\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sfence.vma\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sh\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sll\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"slli\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"slliw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sllw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"slt\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"slti\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sltiu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sltu\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sra\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"srai\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sraiw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sraw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sret\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"srl\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"srli\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"srliw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"srlw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sub\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"subw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"sw\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"uret\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"wfi\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"xor\");\n",
    "    dump_insn(a.get_naked_machine(), pc, insn, \"xori\");\n",
    "'''\n",
    "all_ins_list = []\n",
    "for line in all_ins_str.split('\\n'):\n",
    "    ins_str = line.split(\"insn, \\\"\")[-1].split('\"')[0].strip()\n",
    "    if ins_str:\n",
    "        all_ins_list.append(ins_str)\n",
    "\n",
    "dumped_ins_list = []\n",
    "not_in_dump_ins_list = []\n",
    "\n",
    "for ins_cycle in ins_cycles:\n",
    "    dumped_ins_list.append(ins_cycle['ins'])\n",
    "\n",
    "for ins in all_ins_list:\n",
    "    if ins not in dumped_ins_list:\n",
    "        not_in_dump_ins_list.append(ins)\n",
    "        \n",
    "print(\"All instructions: {} \\n\\nAll dumped instructions: {} \\n\\nInstructions not in dump: {}\".format(all_ins_list, dumped_ins_list, not_in_dump_ins_list))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['auipc', 'addi', 'csrrs', 'jalr', 'jal', 'bne', 'csrrw', 'csrrwi', 'slli', 'bge', 'beq', 'lui', 'addiw', 'mret', 'xor', 'lb', 'fence', 'ecall', 'sd', 'srli', 'csrrc', 'and', 'csrrci', 'csrrsi', 'andi', 'bltu', 'bgeu', 'wfi', 'lhu', 'or', 'sfence.vma', 'sret', 'lh', 'lw', 'lwu', 'ld', 'sh', 'sw', 'ebreak', 'ori', 'amoadd.d', 'amoadd.w', 'amoand.d', 'amoand.w', 'amomax.d', 'amomax.w', 'amomaxu.d', 'amomaxu.w', 'amomin.d', 'amomin.w', 'amominu.d', 'amominu.w', 'amoor.d', 'amoor.w', 'amoswap.d', 'amoswap.w', 'sc.w', 'lr.w', 'add', 'blt', 'sub', 'srliw', 'slliw', 'fence.i', 'lbu', 'subw', 'addw', 'srai', 'sb', 'sll', 'sllw', 'slt', 'slti', 'sltiu', 'sltu', 'sra', 'sraiw', 'sraw', 'srl', 'srlw', 'xori', 'div', 'divu', 'divuw', 'divw', 'mul', 'mulh', 'mulhsu', 'mulhu', 'mulw', 'rem', 'remu', 'remuw', 'remw']\n",
      "94\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'rv64mi-p-access.bin': {'auipc': '0',\n",
       "  'addi': '2',\n",
       "  'csrrs': '3',\n",
       "  'jalr': '4',\n",
       "  'jal': '5',\n",
       "  'bne': '7',\n",
       "  'csrrw': '10',\n",
       "  'csrrwi': '11',\n",
       "  'slli': '28',\n",
       "  'bge': '29',\n",
       "  'beq': '32',\n",
       "  'lui': '34',\n",
       "  'addiw': '35',\n",
       "  'mret': '41',\n",
       "  'xor': '46',\n",
       "  'lb': '77',\n",
       "  'fence': '99',\n",
       "  'ecall': '101',\n",
       "  'sd': '110'},\n",
       " 'rv64mi-p-breakpoint.bin': {'srli': '47'},\n",
       " 'rv64mi-p-csr.bin': {'csrrc': '44',\n",
       "  'and': '46',\n",
       "  'csrrci': '62',\n",
       "  'csrrsi': '66',\n",
       "  'andi': '99',\n",
       "  'bltu': '126',\n",
       "  'bgeu': '128'},\n",
       " 'rv64mi-p-illegal.bin': {'wfi': '97',\n",
       "  'lhu': '148',\n",
       "  'or': '151',\n",
       "  'sfence.vma': '165',\n",
       "  'sret': '298'},\n",
       " 'rv64mi-p-ma_addr.bin': {'lh': '49',\n",
       "  'lw': '97',\n",
       "  'lwu': '169',\n",
       "  'ld': '241',\n",
       "  'sh': '410',\n",
       "  'sw': '434'},\n",
       " 'rv64mi-p-sbreak.bin': {'ebreak': '43'},\n",
       " 'rv64si-p-dirty.bin': {'ori': '105'},\n",
       " 'rv64ua-p-amoadd_d.bin': {'amoadd.d': '44'},\n",
       " 'rv64ua-p-amoadd_w.bin': {'amoadd.w': '44'},\n",
       " 'rv64ua-p-amoand_d.bin': {'amoand.d': '44'},\n",
       " 'rv64ua-p-amoand_w.bin': {'amoand.w': '44'},\n",
       " 'rv64ua-p-amomax_d.bin': {'amomax.d': '44'},\n",
       " 'rv64ua-p-amomax_w.bin': {'amomax.w': '44'},\n",
       " 'rv64ua-p-amomaxu_d.bin': {'amomaxu.d': '44'},\n",
       " 'rv64ua-p-amomaxu_w.bin': {'amomaxu.w': '44'},\n",
       " 'rv64ua-p-amomin_d.bin': {'amomin.d': '44'},\n",
       " 'rv64ua-p-amomin_w.bin': {'amomin.w': '44'},\n",
       " 'rv64ua-p-amominu_d.bin': {'amominu.d': '44'},\n",
       " 'rv64ua-p-amominu_w.bin': {'amominu.w': '44'},\n",
       " 'rv64ua-p-amoor_d.bin': {'amoor.d': '44'},\n",
       " 'rv64ua-p-amoor_w.bin': {'amoor.w': '44'},\n",
       " 'rv64ua-p-amoswap_d.bin': {'amoswap.d': '44'},\n",
       " 'rv64ua-p-amoswap_w.bin': {'amoswap.w': '44'},\n",
       " 'rv64ua-p-lrsc.bin': {'sc.w': '49',\n",
       "  'lr.w': '57',\n",
       "  'add': '67',\n",
       "  'blt': '6215',\n",
       "  'sub': '6220'},\n",
       " 'rv64ua-v-amoadd_d.bin': {'srliw': '101',\n",
       "  'slliw': '107',\n",
       "  'fence.i': '2751',\n",
       "  'lbu': '7652',\n",
       "  'subw': '7661'},\n",
       " 'rv64ui-p-addw.bin': {'addw': '41'},\n",
       " 'rv64ui-p-lui.bin': {'srai': '44'},\n",
       " 'rv64ui-p-sb.bin': {'sb': '42'},\n",
       " 'rv64ui-p-sll.bin': {'sll': '41'},\n",
       " 'rv64ui-p-sllw.bin': {'sllw': '41'},\n",
       " 'rv64ui-p-slt.bin': {'slt': '41'},\n",
       " 'rv64ui-p-slti.bin': {'slti': '40'},\n",
       " 'rv64ui-p-sltiu.bin': {'sltiu': '40'},\n",
       " 'rv64ui-p-sltu.bin': {'sltu': '41'},\n",
       " 'rv64ui-p-sra.bin': {'sra': '41'},\n",
       " 'rv64ui-p-sraiw.bin': {'sraiw': '40'},\n",
       " 'rv64ui-p-sraw.bin': {'sraw': '41'},\n",
       " 'rv64ui-p-srl.bin': {'srl': '41'},\n",
       " 'rv64ui-p-srlw.bin': {'srlw': '41'},\n",
       " 'rv64ui-p-xori.bin': {'xori': '41'},\n",
       " 'rv64um-p-div.bin': {'div': '41'},\n",
       " 'rv64um-p-divu.bin': {'divu': '41'},\n",
       " 'rv64um-p-divuw.bin': {'divuw': '41'},\n",
       " 'rv64um-p-divw.bin': {'divw': '41'},\n",
       " 'rv64um-p-mul.bin': {'mul': '49'},\n",
       " 'rv64um-p-mulh.bin': {'mulh': '41'},\n",
       " 'rv64um-p-mulhsu.bin': {'mulhsu': '41'},\n",
       " 'rv64um-p-mulhu.bin': {'mulhu': '41'},\n",
       " 'rv64um-p-mulw.bin': {'mulw': '41'},\n",
       " 'rv64um-p-rem.bin': {'rem': '41'},\n",
       " 'rv64um-p-remu.bin': {'remu': '41'},\n",
       " 'rv64um-p-remuw.bin': {'remuw': '41'},\n",
       " 'rv64um-p-remw.bin': {'remw': '41'}}"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "rom_tests_ins_dump = \"\"\"\n",
    "rv64mi-p-access.bin\n",
    "auipc: 0\n",
    "addi: 2\n",
    "csrrs: 3\n",
    "jalr: 4\n",
    "jal: 5\n",
    "bne: 7\n",
    "csrrw: 10\n",
    "csrrwi: 11\n",
    "slli: 28\n",
    "bge: 29\n",
    "beq: 32\n",
    "lui: 34\n",
    "addiw: 35\n",
    "mret: 41\n",
    "xor: 46\n",
    "lb: 77\n",
    "fence: 99\n",
    "ecall: 101\n",
    "sd: 110\n",
    " passed\n",
    "rv64mi-p-breakpoint.bin\n",
    "srli: 47\n",
    " passed\n",
    "rv64mi-p-csr.bin\n",
    "csrrc: 44\n",
    "and: 46\n",
    "csrrci: 62\n",
    "csrrsi: 66\n",
    "andi: 99\n",
    "bltu: 126\n",
    "bgeu: 128\n",
    " passed\n",
    "rv64mi-p-illegal.bin\n",
    "wfi: 97\n",
    "lhu: 148\n",
    "or: 151\n",
    "sfence.vma: 165\n",
    "sret: 298\n",
    " passed\n",
    "rv64mi-p-ma_addr.bin\n",
    "lh: 49\n",
    "lw: 97\n",
    "lwu: 169\n",
    "ld: 241\n",
    "sh: 410\n",
    "sw: 434\n",
    " passed\n",
    "rv64mi-p-ma_fetch.bin\n",
    " passed\n",
    "rv64mi-p-mcsr.bin\n",
    " passed\n",
    "rv64mi-p-sbreak.bin\n",
    "ebreak: 43\n",
    " passed\n",
    "rv64mi-p-scall.bin\n",
    " passed\n",
    "rv64si-p-csr.bin\n",
    " passed\n",
    "rv64si-p-dirty.bin\n",
    "ori: 105\n",
    " passed\n",
    "rv64si-p-ma_fetch.bin\n",
    " passed\n",
    "rv64si-p-sbreak.bin\n",
    " passed\n",
    "rv64si-p-scall.bin\n",
    " passed\n",
    "rv64si-p-wfi.bin\n",
    " passed\n",
    "rv64ua-p-amoadd_d.bin\n",
    "amoadd.d: 44\n",
    " passed\n",
    "rv64ua-p-amoadd_w.bin\n",
    "amoadd.w: 44\n",
    " passed\n",
    "rv64ua-p-amoand_d.bin\n",
    "amoand.d: 44\n",
    " passed\n",
    "rv64ua-p-amoand_w.bin\n",
    "amoand.w: 44\n",
    " passed\n",
    "rv64ua-p-amomax_d.bin\n",
    "amomax.d: 44\n",
    " passed\n",
    "rv64ua-p-amomax_w.bin\n",
    "amomax.w: 44\n",
    " passed\n",
    "rv64ua-p-amomaxu_d.bin\n",
    "amomaxu.d: 44\n",
    " passed\n",
    "rv64ua-p-amomaxu_w.bin\n",
    "amomaxu.w: 44\n",
    " passed\n",
    "rv64ua-p-amomin_d.bin\n",
    "amomin.d: 44\n",
    " passed\n",
    "rv64ua-p-amomin_w.bin\n",
    "amomin.w: 44\n",
    " passed\n",
    "rv64ua-p-amominu_d.bin\n",
    "amominu.d: 44\n",
    " passed\n",
    "rv64ua-p-amominu_w.bin\n",
    "amominu.w: 44\n",
    " passed\n",
    "rv64ua-p-amoor_d.bin\n",
    "amoor.d: 44\n",
    " passed\n",
    "rv64ua-p-amoor_w.bin\n",
    "amoor.w: 44\n",
    " passed\n",
    "rv64ua-p-amoswap_d.bin\n",
    "amoswap.d: 44\n",
    " passed\n",
    "rv64ua-p-amoswap_w.bin\n",
    "amoswap.w: 44\n",
    " passed\n",
    "rv64ua-p-amoxor_d.bin\n",
    " passed\n",
    "rv64ua-p-amoxor_w.bin\n",
    " passed\n",
    "rv64ua-p-lrsc.bin\n",
    "sc.w: 49\n",
    "lr.w: 57\n",
    "add: 67\n",
    "blt: 6215\n",
    "sub: 6220\n",
    " passed\n",
    "rv64ua-v-amoadd_d.bin\n",
    "srliw: 101\n",
    "slliw: 107\n",
    "fence.i: 2751\n",
    "lbu: 7652\n",
    "subw: 7661\n",
    " passed\n",
    "rv64ua-v-amoadd_w.bin\n",
    " passed\n",
    "rv64ua-v-amoand_d.bin\n",
    " passed\n",
    "rv64ua-v-amoand_w.bin\n",
    " passed\n",
    "rv64ua-v-amomax_d.bin\n",
    " passed\n",
    "rv64ua-v-amomax_w.bin\n",
    " passed\n",
    "rv64ua-v-amomaxu_d.bin\n",
    " passed\n",
    "rv64ua-v-amomaxu_w.bin\n",
    " passed\n",
    "rv64ua-v-amomin_d.bin\n",
    " passed\n",
    "rv64ua-v-amomin_w.bin\n",
    " passed\n",
    "rv64ua-v-amominu_d.bin\n",
    " passed\n",
    "rv64ua-v-amominu_w.bin\n",
    " passed\n",
    "rv64ua-v-amoor_d.bin\n",
    " passed\n",
    "rv64ua-v-amoor_w.bin\n",
    " passed\n",
    "rv64ua-v-amoswap_d.bin\n",
    " passed\n",
    "rv64ua-v-amoswap_w.bin\n",
    " passed\n",
    "rv64ua-v-amoxor_d.bin\n",
    " passed\n",
    "rv64ua-v-amoxor_w.bin\n",
    " passed\n",
    "rv64ua-v-lrsc.bin\n",
    " passed\n",
    "rv64ui-p-add.bin\n",
    " passed\n",
    "rv64ui-p-addi.bin\n",
    " passed\n",
    "rv64ui-p-addiw.bin\n",
    " passed\n",
    "rv64ui-p-addw.bin\n",
    "addw: 41\n",
    " passed\n",
    "rv64ui-p-and.bin\n",
    " passed\n",
    "rv64ui-p-andi.bin\n",
    " passed\n",
    "rv64ui-p-auipc.bin\n",
    " passed\n",
    "rv64ui-p-beq.bin\n",
    " passed\n",
    "rv64ui-p-bge.bin\n",
    " passed\n",
    "rv64ui-p-bgeu.bin\n",
    " passed\n",
    "rv64ui-p-blt.bin\n",
    " passed\n",
    "rv64ui-p-bltu.bin\n",
    " passed\n",
    "rv64ui-p-bne.bin\n",
    " passed\n",
    "rv64ui-p-fence_i.bin\n",
    " passed\n",
    "rv64ui-p-jal.bin\n",
    " passed\n",
    "rv64ui-p-jalr.bin\n",
    " passed\n",
    "rv64ui-p-lb.bin\n",
    " passed\n",
    "rv64ui-p-lbu.bin\n",
    " passed\n",
    "rv64ui-p-ld.bin\n",
    " passed\n",
    "rv64ui-p-lh.bin\n",
    " passed\n",
    "rv64ui-p-lhu.bin\n",
    " passed\n",
    "rv64ui-p-lui.bin\n",
    "srai: 44\n",
    " passed\n",
    "rv64ui-p-lw.bin\n",
    " passed\n",
    "rv64ui-p-lwu.bin\n",
    " passed\n",
    "rv64ui-p-or.bin\n",
    " passed\n",
    "rv64ui-p-ori.bin\n",
    " passed\n",
    "rv64ui-p-sb.bin\n",
    "sb: 42\n",
    " passed\n",
    "rv64ui-p-sh.bin\n",
    " passed\n",
    "rv64ui-p-sw.bin\n",
    " passed\n",
    "rv64ui-p-sd.bin\n",
    " passed\n",
    "rv64ui-p-simple.bin\n",
    " passed\n",
    "rv64ui-p-sll.bin\n",
    "sll: 41\n",
    " passed\n",
    "rv64ui-p-slli.bin\n",
    " passed\n",
    "rv64ui-p-slliw.bin\n",
    " passed\n",
    "rv64ui-p-sllw.bin\n",
    "sllw: 41\n",
    " passed\n",
    "rv64ui-p-slt.bin\n",
    "slt: 41\n",
    " passed\n",
    "rv64ui-p-slti.bin\n",
    "slti: 40\n",
    " passed\n",
    "rv64ui-p-sltiu.bin\n",
    "sltiu: 40\n",
    " passed\n",
    "rv64ui-p-sltu.bin\n",
    "sltu: 41\n",
    " passed\n",
    "rv64ui-p-sra.bin\n",
    "sra: 41\n",
    " passed\n",
    "rv64ui-p-srai.bin\n",
    " passed\n",
    "rv64ui-p-sraiw.bin\n",
    "sraiw: 40\n",
    " passed\n",
    "rv64ui-p-sraw.bin\n",
    "sraw: 41\n",
    " passed\n",
    "rv64ui-p-srl.bin\n",
    "srl: 41\n",
    " passed\n",
    "rv64ui-p-srli.bin\n",
    " passed\n",
    "rv64ui-p-srliw.bin\n",
    " passed\n",
    "rv64ui-p-srlw.bin\n",
    "srlw: 41\n",
    " passed\n",
    "rv64ui-p-sub.bin\n",
    " passed\n",
    "rv64ui-p-subw.bin\n",
    " passed\n",
    "rv64ui-p-xor.bin\n",
    " passed\n",
    "rv64ui-p-xori.bin\n",
    "xori: 41\n",
    " passed\n",
    "rv64ui-v-add.bin\n",
    " passed\n",
    "rv64ui-v-addi.bin\n",
    " passed\n",
    "rv64ui-v-addiw.bin\n",
    " passed\n",
    "rv64ui-v-addw.bin\n",
    " passed\n",
    "rv64ui-v-and.bin\n",
    " passed\n",
    "rv64ui-v-andi.bin\n",
    " passed\n",
    "rv64ui-v-auipc.bin\n",
    " passed\n",
    "rv64ui-v-beq.bin\n",
    " passed\n",
    "rv64ui-v-bge.bin\n",
    " passed\n",
    "rv64ui-v-bgeu.bin\n",
    " passed\n",
    "rv64ui-v-blt.bin\n",
    " passed\n",
    "rv64ui-v-bltu.bin\n",
    " passed\n",
    "rv64ui-v-bne.bin\n",
    " passed\n",
    "rv64ui-v-fence_i.bin\n",
    " passed\n",
    "rv64ui-v-jal.bin\n",
    " passed\n",
    "rv64ui-v-jalr.bin\n",
    " passed\n",
    "rv64ui-v-lb.bin\n",
    " passed\n",
    "rv64ui-v-lbu.bin\n",
    " passed\n",
    "rv64ui-v-ld.bin\n",
    " passed\n",
    "rv64ui-v-lh.bin\n",
    " passed\n",
    "rv64ui-v-lhu.bin\n",
    " passed\n",
    "rv64ui-v-lui.bin\n",
    " passed\n",
    "rv64ui-v-lw.bin\n",
    " passed\n",
    "rv64ui-v-lwu.bin\n",
    " passed\n",
    "rv64ui-v-or.bin\n",
    " passed\n",
    "rv64ui-v-ori.bin\n",
    " passed\n",
    "rv64ui-v-sb.bin\n",
    " passed\n",
    "rv64ui-v-sd.bin\n",
    " passed\n",
    "rv64ui-v-sh.bin\n",
    " passed\n",
    "rv64ui-v-simple.bin\n",
    " passed\n",
    "rv64ui-v-sll.bin\n",
    " passed\n",
    "rv64ui-v-slli.bin\n",
    " passed\n",
    "rv64ui-v-slliw.bin\n",
    " passed\n",
    "rv64ui-v-sllw.bin\n",
    " passed\n",
    "rv64ui-v-slt.bin\n",
    " passed\n",
    "rv64ui-v-slti.bin\n",
    " passed\n",
    "rv64ui-v-sltiu.bin\n",
    " passed\n",
    "rv64ui-v-sltu.bin\n",
    " passed\n",
    "rv64ui-v-sra.bin\n",
    " passed\n",
    "rv64ui-v-srai.bin\n",
    " passed\n",
    "rv64ui-v-sraiw.bin\n",
    " passed\n",
    "rv64ui-v-sraw.bin\n",
    " passed\n",
    "rv64ui-v-srl.bin\n",
    " passed\n",
    "rv64ui-v-srli.bin\n",
    " passed\n",
    "rv64ui-v-srliw.bin\n",
    " passed\n",
    "rv64ui-v-srlw.bin\n",
    " passed\n",
    "rv64ui-v-sub.bin\n",
    " passed\n",
    "rv64ui-v-subw.bin\n",
    " passed\n",
    "rv64ui-v-sw.bin\n",
    " passed\n",
    "rv64ui-v-xor.bin\n",
    " passed\n",
    "rv64ui-v-xori.bin\n",
    " passed\n",
    "rv64um-p-div.bin\n",
    "div: 41\n",
    " passed\n",
    "rv64um-p-divu.bin\n",
    "divu: 41\n",
    " passed\n",
    "rv64um-p-divuw.bin\n",
    "divuw: 41\n",
    " passed\n",
    "rv64um-p-divw.bin\n",
    "divw: 41\n",
    " passed\n",
    "rv64um-p-mul.bin\n",
    "mul: 49\n",
    " passed\n",
    "rv64um-p-mulh.bin\n",
    "mulh: 41\n",
    " passed\n",
    "rv64um-p-mulhsu.bin\n",
    "mulhsu: 41\n",
    " passed\n",
    "rv64um-p-mulhu.bin\n",
    "mulhu: 41\n",
    " passed\n",
    "rv64um-p-mulw.bin\n",
    "mulw: 41\n",
    " passed\n",
    "rv64um-p-rem.bin\n",
    "rem: 41\n",
    " passed\n",
    "rv64um-p-remu.bin\n",
    "remu: 41\n",
    " passed\n",
    "rv64um-p-remuw.bin\n",
    "remuw: 41\n",
    " passed\n",
    "rv64um-p-remw.bin\n",
    "remw: 41\n",
    " passed\n",
    "rv64um-v-div.bin\n",
    " passed\n",
    "rv64um-v-divu.bin\n",
    " passed\n",
    "rv64um-v-divuw.bin\n",
    " passed\n",
    "rv64um-v-divw.bin\n",
    " passed\n",
    "rv64um-v-mul.bin\n",
    " passed\n",
    "rv64um-v-mulh.bin\n",
    " passed\n",
    "rv64um-v-mulhsu.bin\n",
    " passed\n",
    "rv64um-v-mulhu.bin\n",
    " passed\n",
    "rv64um-v-mulw.bin\n",
    " passed\n",
    "rv64um-v-rem.bin\n",
    " passed\n",
    "rv64um-v-remu.bin\n",
    " passed\n",
    "rv64um-v-remuw.bin\n",
    " passed\n",
    "rv64um-v-remw.bin\n",
    " passed\n",
    "\"\"\"\n",
    "\n",
    "ins_dump_dict = {}\n",
    "counter = 0\n",
    "tests_ins = []\n",
    "\n",
    "ins_split = rom_tests_ins_dump.split(\"passed\")\n",
    "for ins_dump in ins_split:\n",
    "    lines = ins_dump.strip().split('\\n')\n",
    "    if len(lines) > 1:\n",
    "        ins_dumps_dict = {}\n",
    "        for ins_line in lines[1:]:\n",
    "            ins_dumps_dict[ins_line.split(\":\")[0].strip()] = ins_line.split(\":\")[1].strip()\n",
    "            counter += 1\n",
    "            tests_ins.append(ins_line.split(\":\")[0].strip())\n",
    "        ins_dump_dict[lines[0]]= ins_dumps_dict\n",
    "\n",
    "print(tests_ins)\n",
    "print(counter)\n",
    "ins_dump_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "lr.d\n",
      "sc.d\n",
      "uret\n"
     ]
    }
   ],
   "source": [
    "for ins in all_ins_list:\n",
    "    if ins not in tests_ins:\n",
    "        print(ins)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\"auipc\",\n",
      "\"addi\",\n",
      "\"csrrs\",\n",
      "\"jalr\",\n",
      "\"jal\",\n",
      "\"bne\",\n",
      "\"csrrw\",\n",
      "\"csrrwi\",\n",
      "\"slli\",\n",
      "\"bge\",\n",
      "\"beq\",\n",
      "\"lui\",\n",
      "\"addiw\",\n",
      "\"mret\",\n",
      "\"xor\",\n",
      "\"lb\",\n",
      "\"fence\",\n",
      "\"ecall\",\n",
      "\"sd\",\n",
      "\"srli\",\n",
      "\"csrrc\",\n",
      "\"and\",\n",
      "\"csrrci\",\n",
      "\"csrrsi\",\n",
      "\"andi\",\n",
      "\"bltu\",\n",
      "\"bgeu\",\n",
      "\"wfi\",\n",
      "\"lhu\",\n",
      "\"or\",\n",
      "\"sfence.vma\",\n",
      "\"sret\",\n",
      "\"lh\",\n",
      "\"lw\",\n",
      "\"lwu\",\n",
      "\"ld\",\n",
      "\"sh\",\n",
      "\"sw\",\n",
      "\"ebreak\",\n",
      "\"ori\",\n",
      "\"amoadd.d\",\n",
      "\"amoadd.w\",\n",
      "\"amoand.d\",\n",
      "\"amoand.w\",\n",
      "\"amomax.d\",\n",
      "\"amomax.w\",\n",
      "\"amomaxu.d\",\n",
      "\"amomaxu.w\",\n",
      "\"amomin.d\",\n",
      "\"amomin.w\",\n",
      "\"amominu.d\",\n",
      "\"amominu.w\",\n",
      "\"amoor.d\",\n",
      "\"amoor.w\",\n",
      "\"amoswap.d\",\n",
      "\"amoswap.w\",\n",
      "\"sc.w\",\n",
      "\"lr.w\",\n",
      "\"add\",\n",
      "\"blt\",\n",
      "\"sub\",\n",
      "\"srliw\",\n",
      "\"slliw\",\n",
      "\"fence.i\",\n",
      "\"lbu\",\n",
      "\"subw\",\n",
      "\"addw\",\n",
      "\"srai\",\n",
      "\"sb\",\n",
      "\"sll\",\n",
      "\"sllw\",\n",
      "\"slt\",\n",
      "\"slti\",\n",
      "\"sltiu\",\n",
      "\"sltu\",\n",
      "\"sra\",\n",
      "\"sraiw\",\n",
      "\"sraw\",\n",
      "\"srl\",\n",
      "\"srlw\",\n",
      "\"xori\",\n",
      "\"div\",\n",
      "\"divu\",\n",
      "\"divuw\",\n",
      "\"divw\",\n",
      "\"mul\",\n",
      "\"mulh\",\n",
      "\"mulhsu\",\n",
      "\"mulhu\",\n",
      "\"mulw\",\n",
      "\"rem\",\n",
      "\"remu\",\n",
      "\"remuw\",\n",
      "\"remw\",\n"
     ]
    }
   ],
   "source": [
    "for ins in tests_ins:\n",
    "    print(\"\\\"{}\\\",\".format(ins))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\"ebreak\",\n",
      "\"amoand.w\",\n",
      "\"amomax.d\",\n",
      "\"amomax.w\",\n",
      "\"amomin.d\",\n",
      "\"amomin.w\",\n",
      "\"amominu.d\",\n",
      "\"amominu.w\",\n",
      "\"mulh\",\n",
      "\"mulhsu\",\n",
      "\"mulhu\",\n",
      "\"rem\",\n"
     ]
    }
   ],
   "source": [
    "for ins in tests_ins:\n",
    "    if ins not in dumped_ins_list:\n",
    "        print(\"\\\"{}\\\",\".format(ins))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Executing instruction number 1/94: auipc\n",
      "Executing instruction number 2/94: addi\n",
      "Executing instruction number 3/94: csrrs\n",
      "Executing instruction number 4/94: jalr\n",
      "Executing instruction number 5/94: jal\n",
      "Executing instruction number 6/94: bne\n",
      "Executing instruction number 7/94: csrrw\n",
      "Executing instruction number 8/94: csrrwi\n",
      "Executing instruction number 9/94: slli\n",
      "Executing instruction number 10/94: bge\n",
      "Executing instruction number 11/94: beq\n",
      "Executing instruction number 12/94: lui\n",
      "Executing instruction number 13/94: addiw\n",
      "Executing instruction number 14/94: mret\n",
      "Executing instruction number 15/94: xor\n",
      "Executing instruction number 16/94: lb\n",
      "Executing instruction number 17/94: fence\n",
      "Executing instruction number 18/94: ecall\n",
      "Executing instruction number 19/94: sd\n",
      "Executing instruction number 20/94: srli\n",
      "Executing instruction number 21/94: csrrc\n",
      "Executing instruction number 22/94: and\n",
      "Executing instruction number 23/94: csrrci\n",
      "Executing instruction number 24/94: csrrsi\n",
      "Executing instruction number 25/94: andi\n",
      "Executing instruction number 26/94: bltu\n",
      "Executing instruction number 27/94: bgeu\n",
      "Executing instruction number 28/94: wfi\n",
      "Executing instruction number 29/94: lhu\n",
      "Executing instruction number 30/94: or\n",
      "Executing instruction number 31/94: sfence.vma\n",
      "Executing instruction number 32/94: sret\n",
      "Executing instruction number 33/94: lh\n",
      "Executing instruction number 34/94: lw\n",
      "Executing instruction number 35/94: lwu\n",
      "Executing instruction number 36/94: ld\n",
      "Executing instruction number 37/94: sh\n",
      "Executing instruction number 38/94: sw\n",
      "Executing instruction number 39/94: ebreak\n",
      "Executing instruction number 40/94: ori\n",
      "Executing instruction number 41/94: amoadd.d\n",
      "Executing instruction number 42/94: amoadd.w\n",
      "Executing instruction number 43/94: amoand.d\n",
      "Executing instruction number 44/94: amoand.w\n",
      "Executing instruction number 45/94: amomax.d\n",
      "Executing instruction number 46/94: amomax.w\n",
      "Executing instruction number 47/94: amomaxu.d\n",
      "Executing instruction number 48/94: amomaxu.w\n",
      "Executing instruction number 49/94: amomin.d\n",
      "Executing instruction number 50/94: amomin.w\n",
      "Executing instruction number 51/94: amominu.d\n",
      "Executing instruction number 52/94: amominu.w\n",
      "Executing instruction number 53/94: amoor.d\n",
      "Executing instruction number 54/94: amoor.w\n",
      "Executing instruction number 55/94: amoswap.d\n",
      "Executing instruction number 56/94: amoswap.w\n",
      "Executing instruction number 57/94: sc.w\n",
      "Executing instruction number 58/94: lr.w\n",
      "Executing instruction number 59/94: add\n",
      "Executing instruction number 60/94: blt\n",
      "Executing instruction number 61/94: sub\n",
      "Executing instruction number 62/94: srliw\n",
      "Executing instruction number 63/94: slliw\n",
      "Executing instruction number 64/94: fence.i\n",
      "Executing instruction number 65/94: lbu\n",
      "Executing instruction number 66/94: subw\n",
      "Executing instruction number 67/94: addw\n",
      "Executing instruction number 68/94: srai\n",
      "Executing instruction number 69/94: sb\n",
      "Executing instruction number 70/94: sll\n",
      "Executing instruction number 71/94: sllw\n",
      "Executing instruction number 72/94: slt\n",
      "Executing instruction number 73/94: slti\n",
      "Executing instruction number 74/94: sltiu\n",
      "Executing instruction number 75/94: sltu\n",
      "Executing instruction number 76/94: sra\n",
      "Executing instruction number 77/94: sraiw\n",
      "Executing instruction number 78/94: sraw\n",
      "Executing instruction number 79/94: srl\n",
      "Executing instruction number 80/94: srlw\n",
      "Executing instruction number 81/94: xori\n",
      "Executing instruction number 82/94: div\n",
      "Executing instruction number 83/94: divu\n",
      "Executing instruction number 84/94: divuw\n",
      "Executing instruction number 85/94: divw\n",
      "Executing instruction number 86/94: mul\n",
      "Executing instruction number 87/94: mulh\n",
      "Executing instruction number 88/94: mulhsu\n",
      "Executing instruction number 89/94: mulhu\n",
      "Executing instruction number 90/94: mulw\n",
      "Executing instruction number 91/94: rem\n",
      "Executing instruction number 92/94: remu\n",
      "Executing instruction number 93/94: remuw\n",
      "Executing instruction number 94/94: remw\n"
     ]
    }
   ],
   "source": [
    "import subprocess\n",
    "import sys\n",
    "\n",
    "NOT_IN_SQL_DEMO = [\n",
    "    \"ebreak\",\n",
    "    \"amoand.w\",\n",
    "    \"amomax.d\",\n",
    "    \"amomax.w\",\n",
    "    \"amomin.d\",\n",
    "    \"amomin.w\",\n",
    "    \"amominu.d\",\n",
    "    \"amominu.w\",\n",
    "    \"mulh\",\n",
    "    \"mulhsu\",\n",
    "    \"mulhu\",\n",
    "    \"rem\",\n",
    "]\n",
    "\n",
    "INS_TO_EXECUTE = tests_ins\n",
    "#INS_TO_EXECUTE = NOT_IN_SQL_DEMO\n",
    "\n",
    "def dump_step2(ins, step_cycle, ram_backing):\n",
    "    commands = '''\n",
    "        source /home/carlo/.virtualenvs/grpc/bin/activate\n",
    "        python /home/carlo/crashlabs/core-demo/machine_tester.py -c -s {} -sf {} -i {} -rb {}\n",
    "    '''.format(step_cycle, \"/home/carlo/crashlabs/core-demo/step_dumps/{}_instruction_step.json\".format(ins), ins, ram_backing)\n",
    "    \n",
    "    step_proc = subprocess.Popen([commands], stderr=subprocess.PIPE, stdout=subprocess.PIPE, shell=True, executable='/bin/bash')\n",
    "    out, err = step_proc.communicate()\n",
    "\n",
    "    #print(\"\\nStdout:\\n{}\\nStderr:\\n{}\".format(out.decode(\"utf-8\"), err.decode(\"utf-8\")))\n",
    "    if (step_proc.returncode):\n",
    "        print(\"Failed to dump step for cycle {}\".format(step_cycle))        \n",
    "        sys.exit(1)\n",
    "\n",
    "total = len(INS_TO_EXECUTE)\n",
    "counter = 1\n",
    "for ram_backing_file in ins_dump_dict.keys():\n",
    "    for ins in ins_dump_dict[ram_backing_file].keys():\n",
    "        if ins in INS_TO_EXECUTE:\n",
    "            print(\"Executing instruction number {}/{}: {}\".format(counter, total, ins))\n",
    "            dump_step2(ins, ins_dump_dict[ram_backing_file][ins], ram_backing_file)\n",
    "            counter += 1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
