// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __conv_1_conv_1_weicud_H__
#define __conv_1_conv_1_weicud_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct conv_1_conv_1_weicud_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 96;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(conv_1_conv_1_weicud_ram) {
        ram[0] = "0b00111110000001000011100100111100";
        ram[1] = "0b10111101101100101100100101111101";
        ram[2] = "0b10111101101100011010000100110010";
        ram[3] = "0b10111110010100110011010011001000";
        ram[4] = "0b00111011110010101111001011011010";
        ram[5] = "0b00111110100010111111010101101111";
        ram[6] = "0b00111011110100001001010000111001";
        ram[7] = "0b00111100000010111011101000100000";
        ram[8] = "0b00111110100011100001110011000101";
        ram[9] = "0b00111110010001011111000010011101";
        ram[10] = "0b10111110011101101100101111100011";
        ram[11] = "0b00111110001111101010100011011010";
        ram[12] = "0b00111110100001110110001001011110";
        ram[13] = "0b00111101111010000111100011100101";
        ram[14] = "0b00111110000010001001111011100101";
        ram[15] = "0b00111110100100111001100100101101";
        ram[16] = "0b00111110101011010110100010100110";
        ram[17] = "0b10111110100010001101111101110010";
        ram[18] = "0b10111101011100000110010010000110";
        ram[19] = "0b00111110010000101110111110000011";
        ram[20] = "0b10111110011110000001010000111000";
        ram[21] = "0b00111110001011000101101110110100";
        ram[22] = "0b10111110010000111110101110010010";
        ram[23] = "0b00111101111111110011011001101010";
        ram[24] = "0b00111110100111101111000011100010";
        ram[25] = "0b00111110001011001100101000010110";
        ram[26] = "0b00111110010100110111010001011111";
        ram[27] = "0b00111110100111111101111101101000";
        ram[28] = "0b00111101000100111101001100001011";
        ram[29] = "0b00111110000100001100001111100001";
        ram[30] = "0b10111110111101011010000101100100";
        ram[31] = "0b10111110100110010010100110110011";
        ram[32] = "0b10111110000011011100111111010010";
        ram[33] = "0b00111110100011110110110111000000";
        ram[34] = "0b00111110011100101010101101000001";
        ram[35] = "0b10111101000100101100010011010010";
        ram[36] = "0b00111101110010101101110110100011";
        ram[37] = "0b10111101011000110110011000011110";
        ram[38] = "0b00111101000110010010001101000101";
        ram[39] = "0b00111110100110011010010011101011";
        ram[40] = "0b00111110000100100100001101110111";
        ram[41] = "0b00111110001010111011101001001011";
        ram[42] = "0b00111110000000101100100110111101";
        ram[43] = "0b00111101101001111010001010110001";
        ram[44] = "0b00111101001011101001100110111110";
        ram[45] = "0b00111101101001110000001000010001";
        ram[46] = "0b10111110010010110100101011110000";
        ram[47] = "0b10111010101011000110011101101110";
        ram[48] = "0b10111101001101101010100010111101";
        ram[49] = "0b10111101000101101010000001010001";
        ram[50] = "0b10111100111101111110010000100000";
        ram[51] = "0b00111110100101011011110001001100";
        ram[52] = "0b00111110010000100001000001111001";
        ram[53] = "0b00111101101011101000110011010111";
        ram[54] = "0b10111110000001011001111000111000";
        ram[55] = "0b00111110010110001111010001011011";
        ram[56] = "0b00111110000011111001001101111010";
        ram[57] = "0b00111101110110001100100001000000";
        ram[58] = "0b00111110001111010110001110011011";
        ram[59] = "0b10111111010010101110100001101011";
        ram[60] = "0b00111101001111110000111011111011";
        ram[61] = "0b10111101011010010011101111000011";
        ram[62] = "0b10111101011010010110100111000100";
        ram[63] = "0b10111101100101011011001101011001";
        ram[64] = "0b10111101110011100100000000011111";
        ram[65] = "0b00111110101010111010001101000010";
        ram[66] = "0b10111110001111011100101100110100";
        ram[67] = "0b10111011010111011000000011000111";
        ram[68] = "0b00111100101000010110110110010111";
        ram[69] = "0b10111111000010000011110101010001";
        ram[70] = "0b00111110011011001010011100000100";
        ram[71] = "0b00111110100101000111011100001111";
        ram[72] = "0b10111110101000011110100100011101";
        ram[73] = "0b10111110100001011100110101110111";
        ram[74] = "0b00111101001000110100000011100100";
        ram[75] = "0b10111110011000011110101101110011";
        ram[76] = "0b10111111000101100110011001100000";
        ram[77] = "0b00111101111101101010000100010100";
        ram[78] = "0b00111101111100011111011110110100";
        ram[79] = "0b10111110111110110011001111000100";
        ram[80] = "0b10111111000100110001110000100111";
        ram[81] = "0b00111110101000100101001011011010";
        ram[82] = "0b00111101101100101111100011100100";
        ram[83] = "0b00111100111001110000101100010101";
        ram[84] = "0b00111110100011110010110010011001";
        ram[85] = "0b00111011100000110100110101111111";
        ram[86] = "0b00111110100010100011010000000010";
        ram[87] = "0b00111110010100101100001000010101";
        ram[88] = "0b00111110010111100010010010111101";
        ram[89] = "0b00111101001100100101111111010101";
        ram[90] = "0b10111110010101100010010011010011";
        ram[91] = "0b00111110001111110101000100100010";
        ram[92] = "0b00111101011110100011100100011110";
        ram[93] = "0b00111101111000011010011001110011";
        ram[94] = "0b00111110101001101000111010110010";
        ram[95] = "0b00111110001010000000010010111001";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(conv_1_conv_1_weicud) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 96;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


conv_1_conv_1_weicud_ram* meminst;


SC_CTOR(conv_1_conv_1_weicud) {
meminst = new conv_1_conv_1_weicud_ram("conv_1_conv_1_weicud_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~conv_1_conv_1_weicud() {
    delete meminst;
}


};//endmodule
#endif
