.globaldata
    .byte 0x5e, 0x5f, 0x60, 0x61, 0x62, 0x63, 0x64, 0x65
    .byte 0x66, 0x67, 0x68, 0x69, 0x6a, 0x6b, 0x6c, 0x6d
    .byte 0x6e, 0x6f, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75
    .byte 0x76, 0x77, 0x78, 0x79, 0x7a, 0x7b, 0x7c, 0x7d
.kernel OpenCL_DES_PerformSearching
    .config
 	.sgprsnum 102
	/*
	s[78:79]: return address
    */
	.vgprsnum 128
	/* # of VGPRs: 128 */
	/*
	v[0:63]: datablocks
	v[64:84]: keys[28:48]
	v[85:86]: misc
	v[87:89]: free
	v[90:98]: temp vars for S-Boxes
	v99: Lane ID
	v[100:127]: arguments for S-Boxes
	*/

    .dims x	
	.driver_version 180011

	.arg searchMode,               int
	.arg outputArray,              structure*, 32,  global
	.arg keyInfo,                  structure*, 106, global, const
	.arg tripcodeChunkArray,       uint*,           global
	.arg numTripcodeChunk,         uint
	.arg smallChunkBitmap,         uchar*,          global, const
	.arg compactMediumChunkBitmap, uint*,           global, const
	.arg chunkBitmap,              uchar*,          global
	.arg partialKeyFrom3To6Array,  structure*, 4,   global
	.arg keyFrom00To27,            uint

	.useconstdata
    .userdata PTR_UAV_TABLE,0,2,2
    .userdata IMM_CONST_BUFFER,0,4,4
    .userdata IMM_CONST_BUFFER,1,8,4

    .text
		v_mov_b32 v99, v0
		
        v_writelane_b32 v86, s2, 0
        v_writelane_b32 v86, s3, 1
        s_buffer_load_dwordx2 s[0:1], s[4:7], 0x4
        s_buffer_load_dwordx2 s[14:15], s[4:7], 0x18
        s_waitcnt       lgkmcnt(0)
        s_buffer_load_dword s1, s[8:11], 0x20 
        s_min_u32       s0, s0, 0xffff
        s_mul_i32       s0, s12, s0
        s_add_u32       s0, s0, s14
        v_add_i32       v99, vcc, s0, v99
        s_load_dwordx4  s[12:15], s[2:3], 0x80
        v_lshlrev_b32 v70, 2, v99
        s_waitcnt       lgkmcnt(0)
        v_add_i32       v70, vcc, s1, v70
        buffer_load_ubyte v77, v70, s[12:15], 0 offen offset:2
        buffer_load_ubyte v84, v70, s[12:15], 0 offen offset:3
        buffer_load_ubyte v70, v70, s[12:15], 0 offen offset:1
        s_buffer_load_dword s0, s[8:11], 0x4
        s_buffer_load_dword s1, s[8:11], 0x24
        v_lshlrev_b32 v99, 5, v99
        s_waitcnt       lgkmcnt(0)
        v_add_i32       v99, vcc, s0, v99
        v_mov_b32 v71, 0
        s_waitcnt       vmcnt(2)
        v_lshlrev_b32 v63, 7, v77
        s_waitcnt       vmcnt(1)
        v_lshlrev_b32 v62, 14, v84
        s_waitcnt       vmcnt(0)

        s_buffer_load_dword s80, s[4:7], 0x20
        s_waitcnt       lgkmcnt(0)
        v_writelane_b32 v86, s80, 2
        s_buffer_load_dword s80, s[8:11], 0x0
        s_buffer_load_dword s81, s[8:11], 0xc
        s_waitcnt       lgkmcnt(0)
        v_writelane_b32 v86, s81, 3
        s_buffer_load_dword s81, s[8:11], 0x10
        s_buffer_load_dword s82, s[8:11], 0x14
        s_buffer_load_dword s83, s[8:11], 0x1c
        s_load_dwordx4  s[8:11], s[2:3], 0x60
        s_waitcnt       lgkmcnt(0)
        buffer_store_byte v71, v99, s[8:11], 0 offen offset:4 glc
        s_waitcnt       expcnt(0)

		s_mov_b32 s27, s1

		s_bfe_i32       s0, s27, 0x10000
        s_bfe_i32       s1, s27, 0x10001
        s_bfe_i32       s2, s27, 0x10002
        s_bfe_i32       s3, s27, 0x10003
        s_bfe_i32       s4, s27, 0x10004
        s_bfe_i32       s5, s27, 0x10005
        s_bfe_i32       s6, s27, 0x10006
        s_bfe_i32       s7, s27, 0x10007
        s_bfe_i32       s8, s27, 0x10008
        s_bfe_i32       s9, s27, 0x10009

        s_bfe_i32       s10, s27, 0x1000a
        s_bfe_i32       s11, s27, 0x1000b
        s_bfe_i32       s12, s27, 0x1000c
        s_bfe_i32       s13, s27, 0x1000d
        s_bfe_i32       s14, s27, 0x1000e
        s_bfe_i32       s15, s27, 0x1000f
        s_bfe_i32       s16, s27, 0x10010
        s_bfe_i32       s17, s27, 0x10011
        s_bfe_i32       s18, s27, 0x10012
        s_bfe_i32       s19, s27, 0x10013

        s_bfe_i32       s20, s27, 0x10014
        s_bfe_i32       s21, s27, 0x10015
        s_bfe_i32       s22, s27, 0x10016
        s_bfe_i32       s23, s27, 0x10017
        s_bfe_i32       s24, s27, 0x10018
        s_bfe_i32       s25, s27, 0x10019
        s_bfe_i32       s26, s27, 0x1001a
        s_bfe_i32       s27, s27, 0x1001b

        v_bfe_i32       v64, v70, 0, 1
		v_bfe_i32       v65, v70, 1, 1
        v_bfe_i32       v66, v70, 2, 1
        v_bfe_i32       v67, v70, 3, 1
        v_bfe_i32       v68, v70, 4, 1
        v_bfe_i32       v69, v70, 5, 1
        v_bfe_i32       v70, v70, 6, 1

        v_bfe_i32       v71, v77, 0, 1
        v_bfe_i32       v72, v77, 1, 1
        v_bfe_i32       v73, v77, 2, 1
        v_bfe_i32       v74, v77, 3, 1
        v_bfe_i32       v75, v77, 4, 1
        v_bfe_i32       v76, v77, 5, 1
        v_bfe_i32       v77, v77, 6, 1
	
        v_bfe_i32       v78, v84, 0, 1
        v_bfe_i32       v79, v84, 1, 1
        v_bfe_i32       v80, v84, 2, 1
        v_bfe_i32       v81, v84, 3, 1
        v_bfe_i32       v82, v84, 4, 1
        v_bfe_i32       v83, v84, 5, 1
        v_bfe_i32       v84, v84, 6, 1
        
		
		DB63 = %v63
        DB62 = %v62
        DB61 = %v61
        DB60 = %v60
        DB59 = %v59
        DB58 = %v58
        DB57 = %v57
        DB56 = %v56
        DB55 = %v55
        DB54 = %v54
        DB53 = %v53
        DB52 = %v52
        DB51 = %v51
        DB50 = %v50
        DB49 = %v49
        DB48 = %v48
        DB47 = %v47
        DB46 = %v46
        DB45 = %v45
        DB44 = %v44
        DB43 = %v43
        DB42 = %v42
        DB41 = %v41
        DB40 = %v40
        DB39 = %v39
        DB38 = %v38
        DB37 = %v37
        DB36 = %v36
        DB35 = %v35
        DB34 = %v34
        DB33 = %v33
        DB32 = %v32
        DB31 = %v31
        DB30 = %v30
        DB29 = %v29
        DB28 = %v28
        DB27 = %v27
        DB26 = %v26
        DB25 = %v25
        DB24 = %v24
        DB23 = %v23
        DB22 = %v22
        DB21 = %v21
        DB20 = %v20
        DB19 = %v19
        DB18 = %v18
        DB17 = %v17
        DB16 = %v16
        DB15 = %v15
        DB14 = %v14
        DB13 = %v13
        DB12 = %v12
        DB11 = %v11
        DB10 = %v10
        DB09 = %v9
        DB08 = %v8
        DB07 = %v7
        DB06 = %v6
        DB05 = %v5
        DB04 = %v4
        DB03 = %v3
        DB02 = %v2
        DB01 = %v1
        DB00 = %v0

		/*	
		DB_EF00 = %DB31
		DB_EF01 = %DB00
		DB_EF02 = %DB01
		DB_EF03 = %DB02
		DB_EF04 = %DB03
		DB_EF05 = %DB04
		DB_EF06 = %DB03
		DB_EF07 = %DB04
		DB_EF08 = %DB05
		DB_EF09 = %DB06
		DB_EF10 = %DB07
		DB_EF11 = %DB08
		
        DB_EF24 = %DB15
        DB_EF25 = %DB16
        DB_EF26 = %DB17
        DB_EF27 = %DB18
        DB_EF28 = %DB19
        DB_EF29 = %DB20
        DB_EF30 = %DB19
        DB_EF31 = %DB20	
        DB_EF32 = %DB21
        DB_EF33 = %DB22
        DB_EF34 = %DB23
        DB_EF35 = %DB24
		
        DB_EF48 = %DB63
        DB_EF49 = %DB32
        DB_EF50 = %DB33
        DB_EF51 = %DB34
        DB_EF52 = %DB35
        DB_EF53 = %DB36
        DB_EF54 = %DB35
        DB_EF55 = %DB36
        DB_EF56 = %DB37
        DB_EF57 = %DB38
        DB_EF58 = %DB39
        DB_EF59 = %DB40
		
        DB_EF72 = %DB47
        DB_EF73 = %DB48
        DB_EF74 = %DB49
        DB_EF75 = %DB50
        DB_EF76 = %DB51
        DB_EF77 = %DB52
        DB_EF78 = %DB51
        DB_EF79 = %DB52
        DB_EF80 = %DB53
        DB_EF81 = %DB54
        DB_EF82 = %DB55
        DB_EF83 = %DB56
		*/

		K00 = %s0
		K01 = %s1
		K02 = %s2
		K03 = %s3
		K04 = %s4
		K05 = %s5
		K06 = %s6
		K07 = %s7
		K08 = %s8
		K09 = %s9
		K10 = %s10
		K11 = %s11
		K12 = %s12
		K13 = %s13
		K14 = %s14
		K15 = %s15
		K16 = %s16
		K17 = %s17
		K18 = %s18
		K19 = %s19
		K20 = %s20
		K21 = %s21
		K22 = %s22
		K23 = %s23
		K24 = %s24
		K25 = %s25
		K26 = %s26
		K27 = %s27
			
		K28 = %v64
		K29 = %v65
		K30 = %v66
		K31 = %v67
		K32 = %v68
		K33 = %v69
		K34 = %v70
		K35 = %v71
		K36 = %v72
		K37 = %v73
		K38 = %v74
		K39 = %v75
		K40 = %v76
		K41 = %v77
		K42 = %v78
		K43 = %v79
		K44 = %v80
		K45 = %v81
		K46 = %v82
		K47 = %v83
		K48 = %v84

		K49 = 0xaaaaaaaa
		K50 = 0x33333333
		K51 = 0xc3c3c3c3
		K52 = 0xfc03fc03
		K53 = 0xfffc0003
		K54 = 0xfffffffc
		K55 = 0xffffffff

		TEMP00 = %v100
		TEMP01 = %v101
		TEMP02 = %v102
		TEMP03 = %v103
		TEMP04 = %v104
		TEMP05 = %v105
		TEMP06 = %v106
		TEMP07 = %v107
		TEMP08 = %v108
		TEMP09 = %v109
		TEMP10 = %v110
		TEMP11 = %v111
		TEMP12 = %v112
		TEMP13 = %v113
		TEMP14 = %v114
		TEMP15 = %v115
		TEMP16 = %v116
		TEMP17 = %v117
		TEMP18 = %v118
		TEMP19 = %v119
		TEMP20 = %v120
		TEMP21 = %v121
		TEMP22 = %v122
		TEMP23 = %v123
		TEMP24 = %v124
		TEMP25 = %v125
		TEMP26 = %v126
		TEMP27 = %v127
		TEMP28 = %v90
		TEMP29 = %v91
		TEMP30 = %v92
		TEMP31 = %v93
		TEMP32 = %v94
		TEMP33 = %v95
		TEMP34 = %v96
		TEMP35 = %v97
		TEMP36 = %v98

		v_mov_b32 DB00, 0
        v_mov_b32 DB01, 0
        v_mov_b32 DB02, 0
        v_mov_b32 DB03, 0
        v_mov_b32 DB04, 0
        v_mov_b32 DB05, 0
        v_mov_b32 DB06, 0
        v_mov_b32 DB07, 0
        v_mov_b32 DB08, 0
        v_mov_b32 DB09, 0
        v_mov_b32 DB10, 0
        v_mov_b32 DB11, 0
        v_mov_b32 DB12, 0
        v_mov_b32 DB13, 0
        v_mov_b32 DB14, 0
        v_mov_b32 DB15, 0
        v_mov_b32 DB16, 0
        v_mov_b32 DB17, 0
        v_mov_b32 DB18, 0
        v_mov_b32 DB19, 0
        v_mov_b32 DB20, 0
        v_mov_b32 DB21, 0
        v_mov_b32 DB22, 0
        v_mov_b32 DB23, 0
        v_mov_b32 DB24, 0
        v_mov_b32 DB25, 0
        v_mov_b32 DB26, 0
        v_mov_b32 DB27, 0
        v_mov_b32 DB28, 0
        v_mov_b32 DB29, 0
        v_mov_b32 DB30, 0
        v_mov_b32 DB31, 0
        v_mov_b32 DB32, 0
        v_mov_b32 DB33, 0
        v_mov_b32 DB34, 0
        v_mov_b32 DB35, 0
        v_mov_b32 DB36, 0
        v_mov_b32 DB37, 0
        v_mov_b32 DB38, 0
        v_mov_b32 DB39, 0
        v_mov_b32 DB40, 0
        v_mov_b32 DB41, 0
        v_mov_b32 DB42, 0
        v_mov_b32 DB46, 0
        v_mov_b32 DB47, 0
        v_mov_b32 DB48, 0
        v_mov_b32 DB49, 0
        v_mov_b32 DB51, 0
        v_mov_b32 DB56, 0
        v_mov_b32 DB59, 0
        v_mov_b32 DB61, 0
        v_mov_b32 DB63, 0

        v_mov_b32 DB62, 0
        v_mov_b32 DB44, 0
        v_mov_b32 DB54, 0
        v_mov_b32 DB60, 0
        v_mov_b32 DB58, 0
        v_mov_b32 DB57, 0
        v_mov_b32 DB55, 0
        v_mov_b32 DB53, 0
        v_mov_b32 DB52, 0
        v_mov_b32 DB50, 0
        v_mov_b32 DB45, 0
        v_mov_b32 DB43, 0

		s_movk_i32      s32, 13

.S1_S2_A:
		s_getpc_b64 s[98:99]
		s_add_u32 s98,s98,12
		s_addc_u32 s99,s99,0
		s_branch .S3_S4_A
		
        v_bfi_b32 TEMP28, TEMP19, TEMP16, TEMP17
        v_xor_b32 TEMP36, TEMP16, TEMP17
        v_or_b32  TEMP35, TEMP15, TEMP18
        v_xor_b32 TEMP32, TEMP36, TEMP35
        v_bfi_b32 TEMP31, TEMP32, TEMP28, TEMP19
        v_xor_b32 TEMP30, TEMP18, TEMP31
        v_xor_b32 TEMP08, TEMP15, TEMP30
        v_bfi_b32 TEMP15, TEMP19, TEMP08, TEMP30
        v_bfi_b32 TEMP01, TEMP28, TEMP35, TEMP08
        v_bfi_b32 TEMP00, TEMP19, TEMP32, TEMP36
        v_xor_b32 TEMP01, TEMP01, TEMP00
        v_bfi_b32 TEMP35, TEMP01, TEMP08, TEMP35
        v_bfi_b32 TEMP27, TEMP15, TEMP01, TEMP35
        v_xor_b32 TEMP27, TEMP28, TEMP27
        v_bfi_b32 TEMP12, TEMP27, TEMP28, TEMP18
        v_bfi_b32 TEMP28, TEMP08, TEMP32, TEMP28
        v_bfi_b32 TEMP14, TEMP27, TEMP28, TEMP19
        v_bfi_b32 TEMP35, TEMP35, TEMP30, TEMP32
        v_xor_b32 TEMP35, TEMP14, TEMP35
        v_bfi_b32 TEMP28, TEMP17, TEMP28, TEMP08
        v_bfi_b32 TEMP30, TEMP12, TEMP28, TEMP35
        v_not_b32 TEMP30, TEMP30
        v_bfi_b32 TEMP35, TEMP20, TEMP35, TEMP30
        v_xor_b32 DB40, TEMP35, DB40
        v_bfi_b32 TEMP14, TEMP14, TEMP17, TEMP30
        v_bfi_b32 TEMP10, TEMP32, TEMP16, TEMP28
        v_bfi_b32 TEMP14, TEMP10, TEMP18, TEMP14
        v_xor_b32 TEMP18, TEMP27, TEMP14
        v_bfi_b32 TEMP28, TEMP20, TEMP08, TEMP18
        v_xor_b32 DB48, TEMP28, DB48
        v_bfi_b32 TEMP28, TEMP14, TEMP00, TEMP15
        v_bfi_b32 TEMP10, TEMP31, TEMP08, TEMP10
        v_xor_b32 TEMP28, TEMP28, TEMP10
        v_bfi_b32 TEMP28, TEMP20, TEMP27, TEMP28
        v_xor_b32 DB62, TEMP28, DB62
        v_xor_b32 TEMP08, TEMP08, TEMP18
        v_bfi_b32 TEMP14, TEMP14, TEMP08, TEMP17
        v_bfi_b32 TEMP14, TEMP10, TEMP36, TEMP14
        v_bfi_b32 TEMP14, TEMP20, TEMP01, TEMP14
        v_xor_b32 DB54, TEMP14, DB54

        v_bfi_b32 TEMP14, TEMP26, TEMP23, TEMP21
        v_bfi_b32 TEMP08, TEMP25, TEMP14, TEMP26
        v_bfi_b32 TEMP05, TEMP08, TEMP24, TEMP23
        v_xor_b32 TEMP05, TEMP21, TEMP05
        v_bfi_b32 TEMP10, TEMP26, TEMP05, TEMP24
        v_not_b32 TEMP17, TEMP10
        v_xor_b32 TEMP14, TEMP14, TEMP17
        v_xor_b32 TEMP18, TEMP26, TEMP25
        v_xor_b32 TEMP28, TEMP14, TEMP18
        v_xor_b32 TEMP36, TEMP05, TEMP18
        v_bfi_b32 TEMP28, TEMP22, TEMP36, TEMP28
        v_xor_b32 DB59, TEMP28, DB59
        v_xor_b32 TEMP28, TEMP24, TEMP08
        v_bfi_b32 TEMP35, TEMP25, TEMP28, TEMP14
        v_xor_b32 TEMP32, TEMP23, TEMP28
        v_bfi_b32 TEMP35, TEMP21, TEMP32, TEMP35
        v_bfi_b32 TEMP33, TEMP25, TEMP35, TEMP24
        v_bfi_b32 TEMP32, TEMP14, TEMP36, TEMP05
        v_xor_b32 TEMP17, TEMP17, TEMP32
        v_xor_b32 TEMP17, TEMP33, TEMP17
        v_bfi_b32 TEMP31, TEMP22, TEMP35, TEMP17
        v_xor_b32 DB44, TEMP31, DB44
        v_bfi_b32 TEMP32, TEMP35, TEMP17, TEMP32
        v_bfi_b32 TEMP13, TEMP21, TEMP14, TEMP36
        v_bfi_b32 TEMP08, TEMP08, TEMP23, TEMP13
        v_bfi_b32 TEMP21, TEMP25, TEMP08, TEMP32
        v_bfi_b32 TEMP05, TEMP18, TEMP26, TEMP05
        v_bfi_b32 TEMP14, TEMP05, TEMP28, TEMP14
        v_bfi_b32 TEMP14, TEMP22, TEMP21, TEMP14
        v_xor_b32 DB49, TEMP14, DB49
        v_bfi_b32 TEMP16, TEMP26, TEMP33, TEMP13
        v_bfi_b32 TEMP14, TEMP18, TEMP17, TEMP35
        v_bfi_b32 TEMP14, TEMP05, TEMP13, TEMP14
        v_bfi_b32 TEMP16, TEMP16, TEMP14, TEMP10
        v_xor_b32 TEMP16, TEMP08, TEMP16
        v_bfi_b32 TEMP16, TEMP22, TEMP16, TEMP14
        v_xor_b32 DB33, TEMP16, DB33

		s_setpc_b64 s[78:79]



.S3_S4_A:
		s_getpc_b64 s[96:97]
		s_add_u32 s96,s96,12
		s_addc_u32 s97,s97,0
		s_branch .S5_S6_A

        v_bfi_b32 TEMP28, TEMP16, TEMP18, TEMP14
        v_xor_b32 TEMP28, TEMP25, TEMP28
        v_bfi_b32 TEMP36, TEMP20, TEMP28, TEMP16
        v_xor_b32 TEMP35, TEMP20, TEMP28
        v_bfi_b32 TEMP32, TEMP14, TEMP36, TEMP35
        v_bfi_b32 TEMP31, TEMP28, TEMP18, TEMP16
        v_bfi_b32 TEMP30, TEMP36, TEMP14, TEMP31
        v_bfi_b32 TEMP15, TEMP35, TEMP25, TEMP18
        v_xor_b32 TEMP15, TEMP30, TEMP15
        v_bfi_b32 TEMP18, TEMP18, TEMP15, TEMP32
        v_not_b32 TEMP01, TEMP18
        v_bfi_b32 TEMP00, TEMP26, TEMP01, TEMP15
        v_xor_b32 DB47, TEMP00, DB47
        v_xor_b32 TEMP01, TEMP31, TEMP01
        v_bfi_b32 TEMP32, TEMP35, TEMP32, TEMP01
        v_bfi_b32 TEMP30, TEMP30, TEMP28, TEMP20
        v_xor_b32 TEMP00, TEMP32, TEMP30
        v_bfi_b32 TEMP27, TEMP01, TEMP25, TEMP00
        v_bfi_b32 TEMP18, TEMP16, TEMP20, TEMP18
        v_bfi_b32 TEMP28, TEMP28, TEMP25, TEMP14
        v_bfi_b32 TEMP36, TEMP36, TEMP28, TEMP01
        v_bfi_b32 TEMP36, TEMP27, TEMP18, TEMP36
        v_xor_b32 TEMP01, TEMP00, TEMP18
        v_bfi_b32 TEMP01, TEMP26, TEMP01, TEMP36
        v_xor_b32 DB55, TEMP01, DB55
        v_bfi_b32 TEMP08, TEMP16, TEMP00, TEMP32
        v_bfi_b32 TEMP34, TEMP14, TEMP31, TEMP28
        v_bfi_b32 TEMP08, TEMP34, TEMP36, TEMP08
        v_bfi_b32 TEMP08, TEMP26, TEMP08, TEMP35
        v_xor_b32 DB37, TEMP08, DB37
        v_bfi_b32 TEMP08, TEMP30, TEMP20, TEMP32
        v_bfi_b32 TEMP08, TEMP25, TEMP34, TEMP08
        v_xor_b32 TEMP08, TEMP18, TEMP08
        v_xor_b32 TEMP05, TEMP31, TEMP15
        v_bfi_b32 TEMP05, TEMP18, TEMP30, TEMP05
        v_bfi_b32 TEMP14, TEMP26, TEMP05, TEMP08
        v_xor_b32 DB61, TEMP14, DB61

        v_bfi_b32 TEMP14, TEMP19, TEMP24, TEMP13
        v_xor_b32 TEMP08, TEMP23, TEMP14
        v_bfi_b32 TEMP05, TEMP24, TEMP13, TEMP08
        v_bfi_b32 TEMP34, TEMP14, TEMP08, TEMP05
        v_bfi_b32 TEMP10, TEMP19, TEMP13, TEMP24
        v_bfi_b32 TEMP17, TEMP23, TEMP19, TEMP10
        v_xor_b32 TEMP33, TEMP13, TEMP17
        v_bfi_b32 TEMP33, TEMP22, TEMP33, TEMP19
        v_xor_b32 TEMP05, TEMP05, TEMP33
        v_not_b32 TEMP33, TEMP05
        v_bfi_b32 TEMP34, TEMP22, TEMP34, TEMP33
        v_bfi_b32 TEMP17, TEMP17, TEMP22, TEMP23
        v_xor_b32 TEMP13, TEMP19, TEMP10
        v_bfi_b32 TEMP10, TEMP13, TEMP17, TEMP33
        v_xor_b32 TEMP14, TEMP14, TEMP10
        v_not_b32 TEMP10, TEMP14
        v_bfi_b32 TEMP18, TEMP23, TEMP10, TEMP13
        v_xor_b32 TEMP34, TEMP34, TEMP18
        v_bfi_b32 TEMP05, TEMP12, TEMP05, TEMP34
        v_xor_b32 DB41, TEMP05, DB41
        v_bfi_b32 TEMP05, TEMP12, TEMP34, TEMP33
        v_xor_b32 DB32, TEMP05, DB32
        v_bfi_b32 TEMP08, TEMP08, TEMP23, TEMP22
        v_bfi_b32 TEMP08, TEMP13, TEMP08, TEMP17
        v_xor_b32 TEMP13, TEMP10, TEMP34
        v_xor_b32 TEMP08, TEMP08, TEMP13
        v_bfi_b32 TEMP13, TEMP12, TEMP08, TEMP10
        v_xor_b32 DB57, TEMP13, DB57
        v_bfi_b32 TEMP16, TEMP12, TEMP14, TEMP08
        v_xor_b32 DB51, TEMP16, DB51
		s_setpc_b64 s[78:79]



.S5_S6_A:
		s_getpc_b64 s[94:95]
		s_add_u32 s94,s94,12
		s_addc_u32 s95,s95,0
		s_branch .S7_S8_A

        v_bfi_b32 TEMP28, TEMP22, TEMP18, TEMP16
        v_not_b32 TEMP36, TEMP28
        v_bfi_b32 TEMP35, TEMP18, TEMP16, TEMP36
        v_xor_b32 TEMP32, TEMP09, TEMP35
        v_xor_b32 TEMP31, TEMP22, TEMP23
        v_xor_b32 TEMP30, TEMP32, TEMP31
        v_bfi_b32 TEMP15, TEMP32, TEMP30, TEMP09
        v_bfi_b32 TEMP01, TEMP15, TEMP28, TEMP23
        v_bfi_b32 TEMP00, TEMP16, TEMP22, TEMP01
        v_bfi_b32 TEMP18, TEMP09, TEMP36, TEMP18
        v_xor_b32 TEMP27, TEMP00, TEMP18
        v_bfi_b32 TEMP12, TEMP32, TEMP27, TEMP31
        v_bfi_b32 TEMP26, TEMP12, TEMP16, TEMP23
        v_bfi_b32 TEMP15, TEMP26, TEMP23, TEMP15
        v_xor_b32 TEMP19, TEMP27, TEMP15
        v_bfi_b32 TEMP27, TEMP21, TEMP27, TEMP19
        v_xor_b32 DB56, TEMP27, DB56
        v_bfi_b32 TEMP36, TEMP12, TEMP01, TEMP36
        v_bfi_b32 TEMP05, TEMP16, TEMP28, TEMP15
        v_xor_b32 TEMP28, TEMP36, TEMP05
        v_bfi_b32 TEMP01, TEMP21, TEMP30, TEMP28
        v_xor_b32 DB45, TEMP01, DB45
        v_bfi_b32 TEMP01, TEMP23, TEMP05, TEMP28
        v_bfi_b32 TEMP00, TEMP09, TEMP00, TEMP01
        v_bfi_b32 TEMP17, TEMP30, TEMP09, TEMP18
        v_bfi_b32 TEMP27, TEMP28, TEMP17, TEMP00
        v_bfi_b32 TEMP16, TEMP30, TEMP28, TEMP22
        v_bfi_b32 TEMP05, TEMP16, TEMP31, TEMP05
        v_bfi_b32 TEMP17, TEMP17, TEMP00, TEMP15
        v_xor_b32 TEMP05, TEMP05, TEMP17
        v_bfi_b32 TEMP05, TEMP21, TEMP05, TEMP27
        v_xor_b32 DB34, TEMP05, DB34
        v_bfi_b32 TEMP05, TEMP36, TEMP19, TEMP32
        v_bfi_b32 TEMP16, TEMP00, TEMP05, TEMP16
        v_bfi_b32 TEMP08, TEMP23, TEMP35, TEMP18
        v_bfi_b32 TEMP05, TEMP26, TEMP30, TEMP32
        v_bfi_b32 TEMP08, TEMP01, TEMP05, TEMP08
        v_bfi_b32 TEMP16, TEMP21, TEMP16, TEMP08
        v_xor_b32 DB39, TEMP16, DB39

        v_bfi_b32 TEMP16, TEMP20, TEMP24, TEMP11
        v_xor_b32 TEMP08, TEMP14, TEMP16
        v_bfi_b32 TEMP05, TEMP10, TEMP24, TEMP08
        v_xor_b32 TEMP34, TEMP11, TEMP05
        v_xor_b32 TEMP17, TEMP20, TEMP34
        v_bfi_b32 TEMP18, TEMP24, TEMP17, TEMP34
        v_bfi_b32 TEMP28, TEMP18, TEMP34, TEMP24
        v_xor_b32 TEMP28, TEMP10, TEMP28
        v_bfi_b32 TEMP18, TEMP18, TEMP24, TEMP10
        v_xor_b32 TEMP08, TEMP08, TEMP18
        v_bfi_b32 TEMP21, TEMP17, TEMP10, TEMP24
        v_bfi_b32 TEMP33, TEMP08, TEMP21, TEMP28
        v_bfi_b32 TEMP36, TEMP33, TEMP28, TEMP20
        v_not_b32 TEMP35, TEMP17
        v_bfi_b32 TEMP32, TEMP08, TEMP21, TEMP35
        v_bfi_b32 TEMP36, TEMP36, TEMP17, TEMP32
        v_bfi_b32 TEMP35, TEMP25, TEMP36, TEMP35
        v_xor_b32 DB35, TEMP35, DB35
        v_bfi_b32 TEMP29, TEMP14, TEMP36, TEMP34
        v_bfi_b32 TEMP13, TEMP29, TEMP32, TEMP11
        v_xor_b32 TEMP08, TEMP17, TEMP08
        v_xor_b32 TEMP29, TEMP13, TEMP08
        v_bfi_b32 TEMP08, TEMP25, TEMP29, TEMP08
        v_xor_b32 DB50, TEMP08, DB50
        v_bfi_b32 TEMP08, TEMP17, TEMP05, TEMP28
        v_bfi_b32 TEMP21, TEMP18, TEMP21, TEMP08
        v_xor_b32 TEMP21, TEMP29, TEMP21
        v_xor_b32 TEMP16, TEMP16, TEMP21
        v_bfi_b32 TEMP10, TEMP32, TEMP36, TEMP20
        v_bfi_b32 TEMP34, TEMP10, TEMP21, TEMP16
        v_not_b32 TEMP34, TEMP34
        v_bfi_b32 TEMP16, TEMP25, TEMP16, TEMP34
        v_xor_b32 DB60, TEMP16, DB60
        v_bfi_b32 TEMP16, TEMP21, TEMP29, TEMP10
        v_bfi_b32 TEMP08, TEMP05, TEMP08, TEMP13
        v_xor_b32 TEMP16, TEMP16, TEMP08
        v_bfi_b32 TEMP16, TEMP25, TEMP16, TEMP33
        v_xor_b32 DB42, TEMP16, DB42
		s_setpc_b64 s[78:79]



.S7_S8_A:
        s_getpc_b64 s[92:93]
		s_add_u32 s92,s92,12
		s_addc_u32 s93,s93,0
		s_branch .S1_S2_B
		
		v_bfi_b32 TEMP28, TEMP18, TEMP26, TEMP21
        v_bfi_b32 TEMP36, TEMP24, TEMP18, TEMP23
        v_bfi_b32 TEMP28, TEMP26, TEMP36, TEMP28
        v_bfi_b32 TEMP35, TEMP21, TEMP23, TEMP18
        v_xor_b32 TEMP35, TEMP24, TEMP35
        v_xor_b32 TEMP32, TEMP28, TEMP35
        v_bfi_b32 TEMP28, TEMP24, TEMP28, TEMP21
        v_xor_b32 TEMP31, TEMP21, TEMP18
        v_bfi_b32 TEMP30, TEMP35, TEMP28, TEMP31
        v_xor_b32 TEMP15, TEMP23, TEMP26
        v_xor_b32 TEMP01, TEMP30, TEMP15
        v_bfi_b32 TEMP00, TEMP16, TEMP32, TEMP01
        v_xor_b32 DB63, TEMP00, DB63
        v_xor_b32 TEMP00, TEMP18, TEMP01
        v_bfi_b32 TEMP27, TEMP31, TEMP26, TEMP00
        v_bfi_b32 TEMP27, TEMP23, TEMP27, TEMP01
        v_not_b32 TEMP08, TEMP26
        v_bfi_b32 TEMP08, TEMP28, TEMP00, TEMP08
        v_bfi_b32 TEMP14, TEMP23, TEMP00, TEMP35
        v_bfi_b32 TEMP14, TEMP15, TEMP31, TEMP14
        v_xor_b32 TEMP14, TEMP36, TEMP14
        v_bfi_b32 TEMP18, TEMP18, TEMP14, TEMP35
        v_xor_b32 TEMP28, TEMP08, TEMP18
        v_bfi_b32 TEMP36, TEMP16, TEMP27, TEMP28
        v_xor_b32 DB43, TEMP36, DB43
        v_xor_b32 TEMP28, TEMP31, TEMP28
        v_bfi_b32 TEMP18, TEMP18, TEMP28, TEMP27
        v_bfi_b32 TEMP08, TEMP08, TEMP32, TEMP18
        v_bfi_b32 TEMP14, TEMP16, TEMP14, TEMP08
        v_xor_b32 DB53, TEMP14, DB53
        v_bfi_b32 TEMP14, TEMP30, TEMP01, TEMP00
        v_xor_b32 TEMP08, TEMP00, TEMP28
        v_bfi_b32 TEMP14, TEMP24, TEMP08, TEMP14
        v_bfi_b32 TEMP08, TEMP01, TEMP32, TEMP27
        v_bfi_b32 TEMP08, TEMP08, TEMP21, TEMP14
        v_not_b32 TEMP08, TEMP08
        v_bfi_b32 TEMP14, TEMP16, TEMP08, TEMP14
        v_xor_b32 DB38, TEMP14, DB38

        v_bfi_b32 TEMP14, TEMP11, TEMP22, TEMP25
        v_bfi_b32 TEMP08, TEMP19, TEMP11, TEMP12
        v_bfi_b32 TEMP10, TEMP25, TEMP19, TEMP11
        v_xor_b32 TEMP10, TEMP22, TEMP10
        v_bfi_b32 TEMP14, TEMP08, TEMP14, TEMP10
        v_xor_b32 TEMP08, TEMP12, TEMP14
        v_bfi_b32 TEMP34, TEMP10, TEMP11, TEMP08
        v_bfi_b32 TEMP10, TEMP25, TEMP22, TEMP10
        v_bfi_b32 TEMP21, TEMP10, TEMP19, TEMP34
        v_bfi_b32 TEMP10, TEMP12, TEMP10, TEMP11
        v_bfi_b32 TEMP34, TEMP10, TEMP08, TEMP19
        v_bfi_b32 TEMP33, TEMP12, TEMP11, TEMP25
        v_xor_b32 TEMP17, TEMP34, TEMP33
        v_xor_b32 TEMP18, TEMP21, TEMP17
        v_bfi_b32 TEMP28, TEMP20, TEMP17, TEMP18
        v_xor_b32 DB46, TEMP28, DB46
        v_bfi_b32 TEMP13, TEMP11, TEMP18, TEMP33
        v_bfi_b32 TEMP18, TEMP13, TEMP12, TEMP14
        v_xor_b32 TEMP13, TEMP10, TEMP13
        v_xor_b32 TEMP10, TEMP08, TEMP13
        v_not_b32 TEMP28, TEMP10
        v_bfi_b32 TEMP36, TEMP21, TEMP18, TEMP28
        v_xor_b32 TEMP13, TEMP13, TEMP36
        v_bfi_b32 TEMP08, TEMP20, TEMP08, TEMP13
        v_xor_b32 DB58, TEMP08, DB58
        v_bfi_b32 TEMP08, TEMP18, TEMP33, TEMP34
        v_bfi_b32 TEMP08, TEMP17, TEMP08, TEMP14
        v_xor_b32 TEMP08, TEMP28, TEMP08
        v_bfi_b32 TEMP08, TEMP20, TEMP08, TEMP28
        v_xor_b32 DB52, TEMP08, DB52
        v_or_b32 TEMP08, TEMP19, TEMP21
        v_xor_b32 TEMP08, TEMP36, TEMP08
        v_bfi_b32 TEMP16, TEMP17, TEMP12, TEMP14
        v_xor_b32 TEMP16, TEMP08, TEMP16
        v_bfi_b32 TEMP16, TEMP20, TEMP10, TEMP16
        v_xor_b32 DB36, TEMP16, DB36
		s_setpc_b64 s[78:79]
		


.S1_S2_B:
        s_getpc_b64 s[90:91]
		s_add_u32 s90,s90,12
		s_addc_u32 s91,s91,0
		s_branch .S3_S4_B
		
        v_bfi_b32 TEMP28, TEMP26, TEMP18, TEMP05
        v_xor_b32 TEMP36, TEMP05, TEMP18
        v_or_b32 TEMP35, TEMP08, TEMP16
        v_xor_b32 TEMP32, TEMP36, TEMP35
        v_bfi_b32 TEMP31, TEMP32, TEMP28, TEMP26
        v_xor_b32 TEMP30, TEMP16, TEMP31
        v_xor_b32 TEMP13, TEMP08, TEMP30
        v_bfi_b32 TEMP15, TEMP26, TEMP13, TEMP30
        v_bfi_b32 TEMP01, TEMP28, TEMP35, TEMP13
        v_bfi_b32 TEMP00, TEMP26, TEMP32, TEMP36
        v_xor_b32 TEMP01, TEMP01, TEMP00
        v_bfi_b32 TEMP35, TEMP01, TEMP13, TEMP35
        v_bfi_b32 TEMP27, TEMP15, TEMP01, TEMP35
        v_xor_b32 TEMP27, TEMP28, TEMP27
        v_bfi_b32 TEMP12, TEMP27, TEMP28, TEMP16
        v_bfi_b32 TEMP28, TEMP13, TEMP32, TEMP28
        v_bfi_b32 TEMP08, TEMP27, TEMP28, TEMP26
        v_bfi_b32 TEMP35, TEMP35, TEMP30, TEMP32
        v_xor_b32 TEMP35, TEMP08, TEMP35
        v_bfi_b32 TEMP28, TEMP05, TEMP28, TEMP13
        v_bfi_b32 TEMP30, TEMP12, TEMP28, TEMP35
        v_not_b32 TEMP30, TEMP30
        v_bfi_b32 TEMP08, TEMP08, TEMP05, TEMP30
        v_bfi_b32 TEMP18, TEMP32, TEMP18, TEMP28
        v_bfi_b32 TEMP08, TEMP18, TEMP16, TEMP08
        v_xor_b32 TEMP34, TEMP27, TEMP08
        v_xor_b32 TEMP28, TEMP13, TEMP34
        v_bfi_b32 TEMP17, TEMP08, TEMP28, TEMP05
        v_bfi_b32 TEMP18, TEMP31, TEMP13, TEMP18
        v_bfi_b32 TEMP17, TEMP18, TEMP36, TEMP17
        v_bfi_b32 TEMP17, TEMP19, TEMP01, TEMP17
        v_xor_b32 DB22, DB22, TEMP17
        v_bfi_b32 TEMP17, TEMP19, TEMP35, TEMP30
        v_xor_b32 DB08, DB08, TEMP17
        v_bfi_b32 TEMP13, TEMP19, TEMP13, TEMP34
        v_xor_b32 DB16, DB16, TEMP13
        v_bfi_b32 TEMP08, TEMP08, TEMP00, TEMP15
        v_xor_b32 TEMP08, TEMP18, TEMP08
        v_bfi_b32 TEMP08, TEMP19, TEMP27, TEMP08
        v_xor_b32 DB30, DB30, TEMP08

        v_bfi_b32 TEMP08, TEMP03, TEMP02, TEMP14
        v_bfi_b32 TEMP13, TEMP04, TEMP08, TEMP03
        v_bfi_b32 TEMP29, TEMP13, TEMP07, TEMP02
        v_xor_b32 TEMP29, TEMP14, TEMP29
        v_bfi_b32 TEMP34, TEMP03, TEMP29, TEMP07
        v_not_b32 TEMP17, TEMP34
        v_xor_b32 TEMP08, TEMP08, TEMP17
        v_xor_b32 TEMP18, TEMP03, TEMP04
        v_xor_b32 TEMP28, TEMP29, TEMP18
        v_bfi_b32 TEMP36, TEMP14, TEMP08, TEMP28
        v_xor_b32 TEMP35, TEMP07, TEMP13
        v_bfi_b32 TEMP32, TEMP04, TEMP35, TEMP08
        v_xor_b32 TEMP31, TEMP02, TEMP35
        v_bfi_b32 TEMP14, TEMP14, TEMP31, TEMP32
        v_bfi_b32 TEMP21, TEMP04, TEMP14, TEMP07
        v_bfi_b32 TEMP32, TEMP03, TEMP21, TEMP36
        v_bfi_b32 TEMP31, TEMP08, TEMP28, TEMP29
        v_xor_b32 TEMP17, TEMP17, TEMP31
        v_xor_b32 TEMP21, TEMP21, TEMP17
        v_bfi_b32 TEMP17, TEMP18, TEMP21, TEMP14
        v_bfi_b32 TEMP29, TEMP18, TEMP03, TEMP29
        v_bfi_b32 TEMP05, TEMP29, TEMP36, TEMP17
        v_bfi_b32 TEMP34, TEMP32, TEMP05, TEMP34
        v_bfi_b32 TEMP13, TEMP13, TEMP02, TEMP36
        v_xor_b32 TEMP33, TEMP34, TEMP13
        v_bfi_b32 TEMP05, TEMP06, TEMP33, TEMP05
        v_xor_b32 DB01, DB01, TEMP05
        v_bfi_b32 TEMP05, TEMP06, TEMP14, TEMP21
        v_xor_b32 DB12, DB12, TEMP05
        v_bfi_b32 TEMP14, TEMP14, TEMP21, TEMP31
        v_bfi_b32 TEMP14, TEMP04, TEMP13, TEMP14
        v_bfi_b32 TEMP13, TEMP29, TEMP35, TEMP08
        v_bfi_b32 TEMP14, TEMP06, TEMP14, TEMP13
        v_xor_b32 DB17, DB17, TEMP14
        v_xor_b32 TEMP14, TEMP08, TEMP18
        v_bfi_b32 TEMP16, TEMP06, TEMP28, TEMP14
        v_xor_b32 DB27, DB27, TEMP16
		s_setpc_b64 s[78:79]



.S3_S4_B:
        s_getpc_b64 s[88:89]
		s_add_u32 s88,s88,12
		s_addc_u32 s89,s89,0
		s_branch .S5_S6_B

        v_bfi_b32 TEMP28, TEMP02, TEMP10, TEMP16
        v_xor_b32 TEMP28, TEMP04, TEMP28
        v_bfi_b32 TEMP36, TEMP18, TEMP28, TEMP02
        v_xor_b32 TEMP35, TEMP18, TEMP28
        v_bfi_b32 TEMP32, TEMP16, TEMP36, TEMP35
        v_bfi_b32 TEMP31, TEMP28, TEMP10, TEMP02
        v_bfi_b32 TEMP30, TEMP36, TEMP16, TEMP31
        v_bfi_b32 TEMP15, TEMP35, TEMP04, TEMP10
        v_xor_b32 TEMP15, TEMP30, TEMP15
        v_bfi_b32 TEMP17, TEMP10, TEMP15, TEMP32
        v_not_b32 TEMP01, TEMP17
        v_xor_b32 TEMP00, TEMP31, TEMP01
        v_bfi_b32 TEMP32, TEMP35, TEMP32, TEMP00
        v_bfi_b32 TEMP30, TEMP30, TEMP28, TEMP18
        v_xor_b32 TEMP27, TEMP32, TEMP30
        v_bfi_b32 TEMP12, TEMP00, TEMP04, TEMP27
        v_bfi_b32 TEMP17, TEMP02, TEMP18, TEMP17
        v_bfi_b32 TEMP28, TEMP28, TEMP04, TEMP16
        v_bfi_b32 TEMP36, TEMP36, TEMP28, TEMP00
        v_bfi_b32 TEMP36, TEMP12, TEMP17, TEMP36
        v_xor_b32 TEMP00, TEMP27, TEMP17
        v_bfi_b32 TEMP00, TEMP25, TEMP00, TEMP36
        v_xor_b32 DB23, DB23, TEMP00
        v_bfi_b32 TEMP05, TEMP02, TEMP27, TEMP32
        v_bfi_b32 TEMP34, TEMP16, TEMP31, TEMP28
        v_bfi_b32 TEMP05, TEMP34, TEMP36, TEMP05
        v_bfi_b32 TEMP05, TEMP25, TEMP05, TEMP35
        v_xor_b32 DB05, DB05, TEMP05
        v_bfi_b32 TEMP05, TEMP30, TEMP18, TEMP32
        v_bfi_b32 TEMP13, TEMP04, TEMP34, TEMP05
        v_xor_b32 TEMP13, TEMP17, TEMP13
        v_xor_b32 TEMP05, TEMP31, TEMP15
        v_bfi_b32 TEMP05, TEMP17, TEMP30, TEMP05
        v_bfi_b32 TEMP13, TEMP25, TEMP05, TEMP13
        v_xor_b32 DB29, DB29, TEMP13

        v_bfi_b32 TEMP13, TEMP03, TEMP19, TEMP22
        v_bfi_b32 TEMP05, TEMP26, TEMP03, TEMP13
        v_bfi_b32 TEMP34, TEMP05, TEMP06, TEMP26
        v_bfi_b32 TEMP17, TEMP03, TEMP22, TEMP19
        v_xor_b32 TEMP18, TEMP26, TEMP17
        v_bfi_b32 TEMP28, TEMP18, TEMP26, TEMP06
        v_xor_b32 TEMP13, TEMP03, TEMP13
        v_bfi_b32 TEMP28, TEMP13, TEMP28, TEMP34
        v_bfi_b32 TEMP10, TEMP22, TEMP19, TEMP18
        v_bfi_b32 TEMP18, TEMP17, TEMP18, TEMP10
        v_xor_b32 TEMP05, TEMP19, TEMP05
        v_bfi_b32 TEMP08, TEMP06, TEMP05, TEMP03
        v_xor_b32 TEMP08, TEMP10, TEMP08
        v_not_b32 TEMP05, TEMP08
        v_bfi_b32 TEMP16, TEMP06, TEMP18, TEMP05
        v_bfi_b32 TEMP10, TEMP13, TEMP34, TEMP05
        v_xor_b32 TEMP10, TEMP17, TEMP10
        v_not_b32 TEMP33, TEMP10
        v_bfi_b32 TEMP13, TEMP26, TEMP33, TEMP13
        v_xor_b32 TEMP16, TEMP16, TEMP13
        v_xor_b32 TEMP13, TEMP33, TEMP16
        v_xor_b32 TEMP13, TEMP28, TEMP13
        v_bfi_b32 TEMP10, TEMP07, TEMP10, TEMP13
        v_xor_b32 DB19, DB19, TEMP10
        v_bfi_b32 TEMP13, TEMP07, TEMP13, TEMP33
        v_xor_b32 DB25, DB25, TEMP13
        v_bfi_b32 TEMP14, TEMP25, TEMP01, TEMP15
        v_xor_b32 DB15, DB15, TEMP14
        v_bfi_b32 TEMP14, TEMP07, TEMP16, TEMP05
        v_xor_b32 DB00, DB00, TEMP14
        v_bfi_b32 TEMP16, TEMP07, TEMP08, TEMP16
        v_xor_b32 DB09, DB09, TEMP16
		s_setpc_b64 s[78:79]



.S5_S6_B:
        s_getpc_b64 s[86:87]
		s_add_u32 s86,s86,12
		s_addc_u32 s87,s87,0
		s_branch .S7_S8_B

        v_bfi_b32 TEMP28, TEMP04, TEMP21, TEMP03
        v_not_b32 TEMP36, TEMP28
        v_bfi_b32 TEMP35, TEMP21, TEMP03, TEMP36
        v_xor_b32 TEMP32, TEMP18, TEMP35
        v_xor_b32 TEMP31, TEMP04, TEMP07
        v_xor_b32 TEMP30, TEMP32, TEMP31
        v_bfi_b32 TEMP15, TEMP32, TEMP30, TEMP18
        v_bfi_b32 TEMP01, TEMP15, TEMP28, TEMP07
        v_bfi_b32 TEMP00, TEMP03, TEMP04, TEMP01
        v_bfi_b32 TEMP17, TEMP18, TEMP36, TEMP21
        v_xor_b32 TEMP27, TEMP00, TEMP17
        v_bfi_b32 TEMP12, TEMP32, TEMP27, TEMP31
        v_bfi_b32 TEMP36, TEMP12, TEMP01, TEMP36
        v_bfi_b32 TEMP01, TEMP12, TEMP03, TEMP07
        v_bfi_b32 TEMP15, TEMP01, TEMP07, TEMP15
        v_xor_b32 TEMP12, TEMP27, TEMP15
        v_bfi_b32 TEMP26, TEMP36, TEMP12, TEMP32
        v_bfi_b32 TEMP08, TEMP03, TEMP28, TEMP15
        v_xor_b32 TEMP28, TEMP36, TEMP08
        v_bfi_b32 TEMP29, TEMP30, TEMP28, TEMP04
        v_bfi_b32 TEMP36, TEMP07, TEMP08, TEMP28
        v_bfi_b32 TEMP00, TEMP18, TEMP00, TEMP36
        v_bfi_b32 TEMP26, TEMP00, TEMP26, TEMP29
        v_bfi_b32 TEMP05, TEMP07, TEMP35, TEMP17
        v_bfi_b32 TEMP35, TEMP01, TEMP30, TEMP32
        v_bfi_b32 TEMP05, TEMP36, TEMP35, TEMP05
        v_bfi_b32 TEMP05, TEMP22, TEMP26, TEMP05
        v_xor_b32 DB07, DB07, TEMP05
        v_bfi_b32 TEMP05, TEMP30, TEMP18, TEMP17
        v_bfi_b32 TEMP17, TEMP28, TEMP05, TEMP00
        v_bfi_b32 TEMP08, TEMP29, TEMP31, TEMP08
        v_bfi_b32 TEMP29, TEMP05, TEMP00, TEMP15
        v_xor_b32 TEMP08, TEMP08, TEMP29
        v_bfi_b32 TEMP08, TEMP22, TEMP08, TEMP17
        v_xor_b32 DB02, DB02, TEMP08

        v_bfi_b32 TEMP08, TEMP02, TEMP19, TEMP23
        v_xor_b32 TEMP29, TEMP06, TEMP08
        v_bfi_b32 TEMP05, TEMP10, TEMP19, TEMP29
        v_xor_b32 TEMP17, TEMP23, TEMP05
        v_xor_b32 TEMP18, TEMP02, TEMP17
        v_bfi_b32 TEMP36, TEMP19, TEMP18, TEMP17
        v_bfi_b32 TEMP35, TEMP36, TEMP19, TEMP10
        v_bfi_b32 TEMP36, TEMP36, TEMP17, TEMP19
        v_xor_b32 TEMP36, TEMP10, TEMP36
        v_bfi_b32 TEMP32, TEMP18, TEMP05, TEMP36
        v_bfi_b32 TEMP21, TEMP18, TEMP10, TEMP19
        v_bfi_b32 TEMP33, TEMP35, TEMP21, TEMP32
        v_xor_b32 TEMP29, TEMP29, TEMP35
        v_bfi_b32 TEMP35, TEMP29, TEMP21, TEMP36
        v_bfi_b32 TEMP36, TEMP35, TEMP36, TEMP02
        v_not_b32 TEMP31, TEMP18
        v_bfi_b32 TEMP21, TEMP29, TEMP21, TEMP31
        v_bfi_b32 TEMP36, TEMP36, TEMP18, TEMP21
        v_bfi_b32 TEMP16, TEMP06, TEMP36, TEMP17
        v_bfi_b32 TEMP16, TEMP16, TEMP21, TEMP23
        v_xor_b32 TEMP14, TEMP18, TEMP29
        v_xor_b32 TEMP29, TEMP16, TEMP14
        v_xor_b32 TEMP33, TEMP33, TEMP29
        v_xor_b32 TEMP08, TEMP08, TEMP33
        v_bfi_b32 TEMP10, TEMP21, TEMP36, TEMP02
        v_bfi_b32 TEMP21, TEMP10, TEMP33, TEMP08
        v_not_b32 TEMP21, TEMP21
        v_bfi_b32 TEMP08, TEMP25, TEMP08, TEMP21
        v_xor_b32 DB28, DB28, TEMP08
        v_bfi_b32 TEMP08, TEMP22, TEMP30, TEMP28
        v_xor_b32 DB13, DB13, TEMP08
        v_bfi_b32 TEMP08, TEMP33, TEMP29, TEMP10
        v_bfi_b32 TEMP16, TEMP05, TEMP32, TEMP16
        v_xor_b32 TEMP16, TEMP08, TEMP16
        v_bfi_b32 TEMP16, TEMP25, TEMP16, TEMP35
        v_xor_b32 DB10, DB10, TEMP16
        v_bfi_b32 TEMP16, TEMP25, TEMP36, TEMP31
        v_xor_b32 DB03, DB03, TEMP16
        v_bfi_b32 TEMP16, TEMP22, TEMP27, TEMP12
        v_xor_b32 DB24, DB24, TEMP16
        v_bfi_b32 TEMP16, TEMP25, TEMP29, TEMP14
        v_xor_b32 DB18, DB18, TEMP16
		s_setpc_b64 s[78:79]



.S7_S8_B:
        s_getpc_b64 s[84:85]
		s_add_u32 s84,s84,12
		s_addc_u32 s85,s85,0
		s_branch .startLoop

        v_bfi_b32 TEMP28, TEMP02, TEMP13, TEMP14
        v_bfi_b32 TEMP36, TEMP03, TEMP02, TEMP01
        v_bfi_b32 TEMP35, TEMP14, TEMP03, TEMP02
        v_xor_b32 TEMP35, TEMP13, TEMP35
        v_bfi_b32 TEMP28, TEMP36, TEMP28, TEMP35
        v_xor_b32 TEMP36, TEMP01, TEMP28
        v_bfi_b32 TEMP32, TEMP35, TEMP02, TEMP36
        v_bfi_b32 TEMP21, TEMP14, TEMP13, TEMP35
        v_bfi_b32 TEMP35, TEMP21, TEMP03, TEMP32
        v_bfi_b32 TEMP21, TEMP01, TEMP21, TEMP02
        v_bfi_b32 TEMP32, TEMP21, TEMP36, TEMP03
        v_bfi_b32 TEMP33, TEMP01, TEMP02, TEMP14
        v_xor_b32 TEMP31, TEMP32, TEMP33
        v_xor_b32 TEMP30, TEMP35, TEMP31
        v_bfi_b32 TEMP10, TEMP02, TEMP30, TEMP33
        v_bfi_b32 TEMP15, TEMP10, TEMP01, TEMP28
        v_bfi_b32 TEMP33, TEMP15, TEMP33, TEMP32
        v_bfi_b32 TEMP33, TEMP31, TEMP33, TEMP28
        v_xor_b32 TEMP10, TEMP21, TEMP10
        v_xor_b32 TEMP21, TEMP36, TEMP10
        v_not_b32 TEMP32, TEMP21
        v_xor_b32 TEMP33, TEMP33, TEMP32
        v_bfi_b32 TEMP33, TEMP04, TEMP33, TEMP32
        v_xor_b32 DB20, DB20, TEMP33
        v_bfi_b32 TEMP33, TEMP35, TEMP15, TEMP32
        v_xor_b32 TEMP10, TEMP10, TEMP33
        v_bfi_b32 TEMP10, TEMP04, TEMP36, TEMP10
        v_xor_b32 DB26, DB26, TEMP10
        v_or_b32 TEMP13, TEMP03, TEMP35
        v_xor_b32 TEMP13, TEMP33, TEMP13
        v_bfi_b32 TEMP14, TEMP31, TEMP01, TEMP28
        v_xor_b32 TEMP14, TEMP13, TEMP14
        v_bfi_b32 TEMP14, TEMP04, TEMP21, TEMP14
        v_xor_b32 DB04, DB04, TEMP14
        v_bfi_b32 TEMP14, TEMP18, TEMP12, TEMP27
        v_bfi_b32 TEMP13, TEMP00, TEMP18, TEMP07
        v_bfi_b32 TEMP14, TEMP12, TEMP13, TEMP14
        v_bfi_b32 TEMP10, TEMP00, TEMP14, TEMP27
        v_bfi_b32 TEMP21, TEMP27, TEMP07, TEMP18
        v_xor_b32 TEMP21, TEMP00, TEMP21

        v_xor_b32 TEMP33, TEMP27, TEMP18
        v_bfi_b32 TEMP28, TEMP21, TEMP10, TEMP33
        v_xor_b32 TEMP36, TEMP12, TEMP07
        v_xor_b32 TEMP35, TEMP28, TEMP36
        v_xor_b32 TEMP32, TEMP18, TEMP35
        v_bfi_b32 TEMP28, TEMP28, TEMP35, TEMP32
        v_not_b32 TEMP15, TEMP12
        v_bfi_b32 TEMP10, TEMP10, TEMP32, TEMP15
        v_bfi_b32 TEMP15, TEMP07, TEMP32, TEMP21
        v_bfi_b32 TEMP36, TEMP36, TEMP33, TEMP15
        v_xor_b32 TEMP13, TEMP13, TEMP36
        v_bfi_b32 TEMP18, TEMP18, TEMP13, TEMP21
        v_xor_b32 TEMP36, TEMP10, TEMP18
        v_xor_b32 TEMP15, TEMP33, TEMP36
        v_xor_b32 TEMP01, TEMP32, TEMP15
        v_bfi_b32 TEMP34, TEMP00, TEMP01, TEMP28
        v_bfi_b32 TEMP08, TEMP33, TEMP12, TEMP32
        v_bfi_b32 TEMP08, TEMP07, TEMP08, TEMP35
        v_xor_b32 TEMP14, TEMP14, TEMP21
        v_bfi_b32 TEMP05, TEMP35, TEMP14, TEMP08
        v_bfi_b32 TEMP05, TEMP05, TEMP27, TEMP34
        v_not_b32 TEMP05, TEMP05
        v_bfi_b32 TEMP05, TEMP06, TEMP05, TEMP34
        v_xor_b32 DB06, DB06, TEMP05
        v_bfi_b32 TEMP29, TEMP04, TEMP31, TEMP30
        v_xor_b32 DB14, DB14, TEMP29
        v_bfi_b32 TEMP29, TEMP06, TEMP08, TEMP36
        v_xor_b32 DB11, DB11, TEMP29
        v_bfi_b32 TEMP08, TEMP18, TEMP15, TEMP08
        v_bfi_b32 TEMP08, TEMP10, TEMP14, TEMP08
        v_bfi_b32 TEMP08, TEMP06, TEMP13, TEMP08
        v_xor_b32 DB21, DB21, TEMP08
        v_bfi_b32 TEMP16, TEMP06, TEMP14, TEMP35
        v_xor_b32 DB31, DB31, TEMP16
		s_setpc_b64 s[78:79]



.startLoop:

		/*******/
		/* A 0 */
		/*******/

        v_xor_b32 TEMP15, K12, DB_EF00
        v_xor_b32 TEMP16, K46, DB_EF01
        v_xor_b32 TEMP17, K33, DB_EF02
        v_xor_b32 TEMP18, K52, DB_EF03
        v_xor_b32 TEMP19, K48, DB_EF04
        v_xor_b32 TEMP20, K20, DB_EF05
        v_xor_b32 TEMP21, K34, DB_EF06
        v_xor_b32 TEMP22, K55, DB_EF07
        v_xor_b32 TEMP23, K05, DB_EF08
        v_xor_b32 TEMP24, K13, DB_EF09
        v_xor_b32 TEMP25, K18, DB_EF10
        v_xor_b32 TEMP26, K40, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K04, DB07
        v_xor_b32 TEMP20, K32, DB08
        v_xor_b32 TEMP18, K26, DB09
        v_xor_b32 TEMP14, K27, DB10
        v_xor_b32 TEMP16, K38, DB11
        v_xor_b32 TEMP25, K54, DB12
        v_xor_b32 TEMP19, K53, DB11
        v_xor_b32 TEMP22, K06, DB12
        v_xor_b32 TEMP13, K31, DB13
        v_xor_b32 TEMP23, K25, DB14
        v_xor_b32 TEMP24, K19, DB15
        v_xor_b32 TEMP12, K41, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K15, DB_EF24
        v_xor_b32 TEMP09, K24, DB_EF25
        v_xor_b32 TEMP18, K28, DB_EF26
        v_xor_b32 TEMP21, K43, DB_EF27
        v_xor_b32 TEMP22, K30, DB_EF28
        v_xor_b32 TEMP23, K03, DB_EF29
        v_xor_b32 TEMP11, K35, DB_EF30
        v_xor_b32 TEMP14, K22, DB_EF31
        v_xor_b32 TEMP10, K02, DB_EF32
        v_xor_b32 TEMP24, K44, DB_EF33
        v_xor_b32 TEMP20, K14, DB_EF34
        v_xor_b32 TEMP25, K23, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K51, DB23
        v_xor_b32 TEMP18, K16, DB24
        v_xor_b32 TEMP21, K29, DB25
        v_xor_b32 TEMP24, K49, DB26
        v_xor_b32 TEMP26, K07, DB27
        v_xor_b32 TEMP23, K17, DB28
        v_xor_b32 TEMP19, K37, DB27
        v_xor_b32 TEMP12, K08, DB28
        v_xor_b32 TEMP25, K09, DB29
        v_xor_b32 TEMP22, K50, DB30
        v_xor_b32 TEMP11, K42, DB31
        v_xor_b32 TEMP20, K21, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/*******/
		/* B 1 */
		/*******/

        v_xor_b32 TEMP08, K05, DB_EF48
        v_xor_b32 TEMP18, K39, DB_EF49
        v_xor_b32 TEMP05, K26, DB_EF50
        v_xor_b32 TEMP16, K45, DB_EF51
        v_xor_b32 TEMP26, K41, DB_EF52
        v_xor_b32 TEMP19, K13, DB_EF53
        v_xor_b32 TEMP14, K27, DB_EF54
        v_xor_b32 TEMP06, K48, DB_EF55
        v_xor_b32 TEMP02, K53, DB_EF56
        v_xor_b32 TEMP07, K06, DB_EF57
        v_xor_b32 TEMP04, K11, DB_EF58
        v_xor_b32 TEMP03, K33, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K52, DB39
        v_xor_b32 TEMP18, K25, DB40
        v_xor_b32 TEMP10, K19, DB41	
        v_xor_b32 TEMP16, K20, DB42
        v_xor_b32 TEMP02, K31, DB43
        v_xor_b32 TEMP04, K47, DB44
        v_xor_b32 TEMP03, K46, DB43
        v_xor_b32 TEMP06, K54, DB44
        v_xor_b32 TEMP19, K55, DB45
        v_xor_b32 TEMP26, K18, DB46
        v_xor_b32 TEMP22, K12, DB47
        v_xor_b32 TEMP07, K34, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K08, DB_EF72
        v_xor_b32 TEMP18, K17, DB_EF73
        v_xor_b32 TEMP21, K21, DB_EF74
        v_xor_b32 TEMP22, K36, DB_EF75
        v_xor_b32 TEMP04, K23, DB_EF76
        v_xor_b32 TEMP07, K49, DB_EF77
        v_xor_b32 TEMP23, K28, DB_EF78
        v_xor_b32 TEMP06, K15, DB_EF79
        v_xor_b32 TEMP10, K24, DB_EF80
        v_xor_b32 TEMP19, K37, DB_EF81
		v_xor_b32 TEMP02, K07, DB_EF82
        v_xor_b32 TEMP25, K16, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K44, DB55
        v_xor_b32 TEMP18, K09, DB56
        v_xor_b32 TEMP27, K22, DB57
        v_xor_b32 TEMP00, K42, DB58
        v_xor_b32 TEMP12, K00, DB59
        v_xor_b32 TEMP07, K10, DB60
        v_xor_b32 TEMP03, K30, DB59
        v_xor_b32 TEMP01, K01, DB60
        v_xor_b32 TEMP14, K02, DB61
        v_xor_b32 TEMP13, K43, DB62
        v_xor_b32 TEMP02, K35, DB63
        v_xor_b32 TEMP04, K14, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/*******/
		/* A 2 */
		/*******/

        v_xor_b32 TEMP15, K46, DB_EF00
        v_xor_b32 TEMP16, K25, DB_EF01
        v_xor_b32 TEMP17, K12, DB_EF02
        v_xor_b32 TEMP18, K31, DB_EF03
        v_xor_b32 TEMP19, K27, DB_EF04
        v_xor_b32 TEMP20, K54, DB_EF05
        v_xor_b32 TEMP21, K13, DB_EF06
        v_xor_b32 TEMP22, K34, DB_EF07
        v_xor_b32 TEMP23, K39, DB_EF08
        v_xor_b32 TEMP24, K47, DB_EF09
        v_xor_b32 TEMP25, K52, DB_EF10
        v_xor_b32 TEMP26, K19, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K38, DB07
        v_xor_b32 TEMP20, K11, DB08
        v_xor_b32 TEMP18, K05, DB09
        v_xor_b32 TEMP14, K06, DB10
        v_xor_b32 TEMP16, K48, DB11
        v_xor_b32 TEMP25, K33, DB12
        v_xor_b32 TEMP19, K32, DB11
        v_xor_b32 TEMP22, K40, DB12
        v_xor_b32 TEMP13, K41, DB13
        v_xor_b32 TEMP23, K04, DB14
        v_xor_b32 TEMP24, K53, DB15
        v_xor_b32 TEMP12, K20, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K51, DB_EF24
        v_xor_b32 TEMP09, K03, DB_EF25
        v_xor_b32 TEMP18, K07, DB_EF26
        v_xor_b32 TEMP21, K22, DB_EF27
        v_xor_b32 TEMP22, K09, DB_EF28
        v_xor_b32 TEMP23, K35, DB_EF29
        v_xor_b32 TEMP11, K14, DB_EF30
        v_xor_b32 TEMP14, K01, DB_EF31
        v_xor_b32 TEMP10, K10, DB_EF32
        v_xor_b32 TEMP24, K23, DB_EF33
        v_xor_b32 TEMP20, K50, DB_EF34
        v_xor_b32 TEMP25, K02, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K30, DB23
        v_xor_b32 TEMP18, K24, DB24
        v_xor_b32 TEMP21, K08, DB25
        v_xor_b32 TEMP24, K28, DB26
        v_xor_b32 TEMP26, K43, DB27
        v_xor_b32 TEMP23, K49, DB28
        v_xor_b32 TEMP19, K16, DB27
        v_xor_b32 TEMP12, K44, DB28
        v_xor_b32 TEMP25, K17, DB29
        v_xor_b32 TEMP22, K29, DB30
        v_xor_b32 TEMP11, K21, DB31
        v_xor_b32 TEMP20, K00, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/*******/
		/* B 3 */
		/*******/

        v_xor_b32 TEMP08, K32, DB_EF48
        v_xor_b32 TEMP18, K11, DB_EF49
        v_xor_b32 TEMP05, K53, DB_EF50
        v_xor_b32 TEMP16, K48, DB_EF51
        v_xor_b32 TEMP26, K13, DB_EF52
        v_xor_b32 TEMP19, K40, DB_EF53
        v_xor_b32 TEMP14, K54, DB_EF54
        v_xor_b32 TEMP06, K20, DB_EF55
        v_xor_b32 TEMP02, K25, DB_EF56
        v_xor_b32 TEMP07, K33, DB_EF57
        v_xor_b32 TEMP04, K38, DB_EF58
        v_xor_b32 TEMP03, K05, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K55, DB39
        v_xor_b32 TEMP18, K52, DB40
        v_xor_b32 TEMP10, K46, DB41	
        v_xor_b32 TEMP16, K47, DB42
        v_xor_b32 TEMP02, K34, DB43
        v_xor_b32 TEMP04, K19, DB44
        v_xor_b32 TEMP03, K18, DB43
        v_xor_b32 TEMP06, K26, DB44
        v_xor_b32 TEMP19, K27, DB45
        v_xor_b32 TEMP26, K45, DB46
        v_xor_b32 TEMP22, K39, DB47
        v_xor_b32 TEMP07, K06, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K37, DB_EF72
        v_xor_b32 TEMP18, K42, DB_EF73
        v_xor_b32 TEMP21, K50, DB_EF74
        v_xor_b32 TEMP22, K08, DB_EF75
        v_xor_b32 TEMP04, K24, DB_EF76
        v_xor_b32 TEMP07, K21, DB_EF77
        v_xor_b32 TEMP23, K00, DB_EF78
        v_xor_b32 TEMP06, K44, DB_EF79
        v_xor_b32 TEMP10, K49, DB_EF80
        v_xor_b32 TEMP19, K09, DB_EF81
		v_xor_b32 TEMP02, K36, DB_EF82
        v_xor_b32 TEMP25, K17, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K16, DB55
        v_xor_b32 TEMP18, K10, DB56
        v_xor_b32 TEMP27, K51, DB57
        v_xor_b32 TEMP00, K14, DB58
        v_xor_b32 TEMP12, K29, DB59
        v_xor_b32 TEMP07, K35, DB60
        v_xor_b32 TEMP03, K02, DB59
        v_xor_b32 TEMP01, K30, DB60
        v_xor_b32 TEMP14, K03, DB61
        v_xor_b32 TEMP13, K15, DB62
        v_xor_b32 TEMP02, K07, DB63
        v_xor_b32 TEMP04, K43, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/*******/
		/* A 4 */
		/*******/

        v_xor_b32 TEMP15, K18, DB_EF00
        v_xor_b32 TEMP16, K52, DB_EF01
        v_xor_b32 TEMP17, K39, DB_EF02
        v_xor_b32 TEMP18, K34, DB_EF03
        v_xor_b32 TEMP19, K54, DB_EF04
        v_xor_b32 TEMP20, K26, DB_EF05
        v_xor_b32 TEMP21, K40, DB_EF06
        v_xor_b32 TEMP22, K06, DB_EF07
        v_xor_b32 TEMP23, K11, DB_EF08
        v_xor_b32 TEMP24, K19, DB_EF09
        v_xor_b32 TEMP25, K55, DB_EF10
        v_xor_b32 TEMP26, K46, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K41, DB07
        v_xor_b32 TEMP20, K38, DB08
        v_xor_b32 TEMP18, K32, DB09
        v_xor_b32 TEMP14, K33, DB10
        v_xor_b32 TEMP16, K20, DB11
        v_xor_b32 TEMP25, K05, DB12
        v_xor_b32 TEMP19, K04, DB11
        v_xor_b32 TEMP22, K12, DB12
        v_xor_b32 TEMP13, K13, DB13
        v_xor_b32 TEMP23, K31, DB14
        v_xor_b32 TEMP24, K25, DB15
        v_xor_b32 TEMP12, K47, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K23, DB_EF24
        v_xor_b32 TEMP09, K28, DB_EF25
        v_xor_b32 TEMP18, K36, DB_EF26
        v_xor_b32 TEMP21, K51, DB_EF27
        v_xor_b32 TEMP22, K10, DB_EF28
        v_xor_b32 TEMP23, K07, DB_EF29
        v_xor_b32 TEMP11, K43, DB_EF30
        v_xor_b32 TEMP14, K30, DB_EF31
        v_xor_b32 TEMP10, K35, DB_EF32
        v_xor_b32 TEMP24, K24, DB_EF33
        v_xor_b32 TEMP20, K22, DB_EF34
        v_xor_b32 TEMP25, K03, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K02, DB23
        v_xor_b32 TEMP18, K49, DB24
        v_xor_b32 TEMP21, K37, DB25
        v_xor_b32 TEMP24, K00, DB26
        v_xor_b32 TEMP26, K15, DB27
        v_xor_b32 TEMP23, K21, DB28
        v_xor_b32 TEMP19, K17, DB27
        v_xor_b32 TEMP12, K16, DB28
        v_xor_b32 TEMP25, K42, DB29
        v_xor_b32 TEMP22, K01, DB30
        v_xor_b32 TEMP11, K50, DB31
        v_xor_b32 TEMP20, K29, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/*******/
		/* B 5 */
		/*******/

        v_xor_b32 TEMP08, K04, DB_EF48
        v_xor_b32 TEMP18, K38, DB_EF49
        v_xor_b32 TEMP05, K25, DB_EF50
        v_xor_b32 TEMP16, K20, DB_EF51
        v_xor_b32 TEMP26, K40, DB_EF52
        v_xor_b32 TEMP19, K12, DB_EF53
        v_xor_b32 TEMP14, K26, DB_EF54
        v_xor_b32 TEMP06, K47, DB_EF55
        v_xor_b32 TEMP02, K52, DB_EF56
        v_xor_b32 TEMP07, K05, DB_EF57
        v_xor_b32 TEMP04, K41, DB_EF58
        v_xor_b32 TEMP03, K32, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K27, DB39
        v_xor_b32 TEMP18, K55, DB40
        v_xor_b32 TEMP10, K18, DB41	
        v_xor_b32 TEMP16, K19, DB42
        v_xor_b32 TEMP02, K06, DB43
        v_xor_b32 TEMP04, K46, DB44
        v_xor_b32 TEMP03, K45, DB43
        v_xor_b32 TEMP06, K53, DB44
        v_xor_b32 TEMP19, K54, DB45
        v_xor_b32 TEMP26, K48, DB46
        v_xor_b32 TEMP22, K11, DB47
        v_xor_b32 TEMP07, K33, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K09, DB_EF72
        v_xor_b32 TEMP18, K14, DB_EF73
        v_xor_b32 TEMP21, K22, DB_EF74
        v_xor_b32 TEMP22, K37, DB_EF75
        v_xor_b32 TEMP04, K49, DB_EF76
        v_xor_b32 TEMP07, K50, DB_EF77
        v_xor_b32 TEMP23, K29, DB_EF78
        v_xor_b32 TEMP06, K16, DB_EF79
        v_xor_b32 TEMP10, K21, DB_EF80
        v_xor_b32 TEMP19, K10, DB_EF81
		v_xor_b32 TEMP02, K08, DB_EF82
        v_xor_b32 TEMP25, K42, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K17, DB55
        v_xor_b32 TEMP18, K35, DB56
        v_xor_b32 TEMP27, K23, DB57
        v_xor_b32 TEMP00, K43, DB58
        v_xor_b32 TEMP12, K01, DB59
        v_xor_b32 TEMP07, K07, DB60
        v_xor_b32 TEMP03, K03, DB59
        v_xor_b32 TEMP01, K02, DB60
        v_xor_b32 TEMP14, K28, DB61
        v_xor_b32 TEMP13, K44, DB62
        v_xor_b32 TEMP02, K36, DB63
        v_xor_b32 TEMP04, K15, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/*******/
		/* A 6 */
		/*******/

        v_xor_b32 TEMP15, K45, DB_EF00
        v_xor_b32 TEMP16, K55, DB_EF01
        v_xor_b32 TEMP17, K11, DB_EF02
        v_xor_b32 TEMP18, K06, DB_EF03
        v_xor_b32 TEMP19, K26, DB_EF04
        v_xor_b32 TEMP20, K53, DB_EF05
        v_xor_b32 TEMP21, K12, DB_EF06
        v_xor_b32 TEMP22, K33, DB_EF07
        v_xor_b32 TEMP23, K38, DB_EF08
        v_xor_b32 TEMP24, K46, DB_EF09
        v_xor_b32 TEMP25, K27, DB_EF10
        v_xor_b32 TEMP26, K18, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K13, DB07
        v_xor_b32 TEMP20, K41, DB08
        v_xor_b32 TEMP18, K04, DB09
        v_xor_b32 TEMP14, K05, DB10
        v_xor_b32 TEMP16, K47, DB11
        v_xor_b32 TEMP25, K32, DB12
        v_xor_b32 TEMP19, K31, DB11
        v_xor_b32 TEMP22, K39, DB12
        v_xor_b32 TEMP13, K40, DB13
        v_xor_b32 TEMP23, K34, DB14
        v_xor_b32 TEMP24, K52, DB15
        v_xor_b32 TEMP12, K19, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K24, DB_EF24
        v_xor_b32 TEMP09, K00, DB_EF25
        v_xor_b32 TEMP18, K08, DB_EF26
        v_xor_b32 TEMP21, K23, DB_EF27
        v_xor_b32 TEMP22, K35, DB_EF28
        v_xor_b32 TEMP23, K36, DB_EF29
        v_xor_b32 TEMP11, K15, DB_EF30
        v_xor_b32 TEMP14, K02, DB_EF31
        v_xor_b32 TEMP10, K07, DB_EF32
        v_xor_b32 TEMP24, K49, DB_EF33
        v_xor_b32 TEMP20, K51, DB_EF34
        v_xor_b32 TEMP25, K28, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K03, DB23
        v_xor_b32 TEMP18, K21, DB24
        v_xor_b32 TEMP21, K09, DB25
        v_xor_b32 TEMP24, K29, DB26
        v_xor_b32 TEMP26, K44, DB27
        v_xor_b32 TEMP23, K50, DB28
        v_xor_b32 TEMP19, K42, DB27
        v_xor_b32 TEMP12, K17, DB28
        v_xor_b32 TEMP25, K14, DB29
        v_xor_b32 TEMP22, K30, DB30
        v_xor_b32 TEMP11, K22, DB31
        v_xor_b32 TEMP20, K01, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/*******/
		/* B 7 */
		/*******/

        v_xor_b32 TEMP08, K31, DB_EF48
        v_xor_b32 TEMP18, K41, DB_EF49
        v_xor_b32 TEMP05, K52, DB_EF50
        v_xor_b32 TEMP16, K47, DB_EF51
        v_xor_b32 TEMP26, K12, DB_EF52
        v_xor_b32 TEMP19, K39, DB_EF53
        v_xor_b32 TEMP14, K53, DB_EF54
        v_xor_b32 TEMP06, K19, DB_EF55
        v_xor_b32 TEMP02, K55, DB_EF56
        v_xor_b32 TEMP07, K32, DB_EF57
        v_xor_b32 TEMP04, K13, DB_EF58
        v_xor_b32 TEMP03, K04, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K54, DB39
        v_xor_b32 TEMP18, K27, DB40
        v_xor_b32 TEMP10, K45, DB41	
        v_xor_b32 TEMP16, K46, DB42
        v_xor_b32 TEMP02, K33, DB43
        v_xor_b32 TEMP04, K18, DB44
        v_xor_b32 TEMP03, K48, DB43
        v_xor_b32 TEMP06, K25, DB44
        v_xor_b32 TEMP19, K26, DB45
        v_xor_b32 TEMP26, K20, DB46
        v_xor_b32 TEMP22, K38, DB47
        v_xor_b32 TEMP07, K05, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K10, DB_EF72
        v_xor_b32 TEMP18, K43, DB_EF73
        v_xor_b32 TEMP21, K51, DB_EF74
        v_xor_b32 TEMP22, K09, DB_EF75
        v_xor_b32 TEMP04, K21, DB_EF76
        v_xor_b32 TEMP07, K22, DB_EF77
        v_xor_b32 TEMP23, K01, DB_EF78
        v_xor_b32 TEMP06, K17, DB_EF79
        v_xor_b32 TEMP10, K50, DB_EF80
        v_xor_b32 TEMP19, K35, DB_EF81
		v_xor_b32 TEMP02, K37, DB_EF82
        v_xor_b32 TEMP25, K14, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K42, DB55
        v_xor_b32 TEMP18, K07, DB56
        v_xor_b32 TEMP27, K24, DB57
        v_xor_b32 TEMP00, K15, DB58
        v_xor_b32 TEMP12, K30, DB59
        v_xor_b32 TEMP07, K36, DB60
        v_xor_b32 TEMP03, K28, DB59
        v_xor_b32 TEMP01, K03, DB60
        v_xor_b32 TEMP14, K00, DB61
        v_xor_b32 TEMP13, K16, DB62
        v_xor_b32 TEMP02, K08, DB63
        v_xor_b32 TEMP04, K44, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/*******/
		/* A 8 */
		/*******/

        v_xor_b32 TEMP15, K55, DB_EF00
        v_xor_b32 TEMP16, K34, DB_EF01
        v_xor_b32 TEMP17, K45, DB_EF02
        v_xor_b32 TEMP18, K40, DB_EF03
        v_xor_b32 TEMP19, K05, DB_EF04
        v_xor_b32 TEMP20, K32, DB_EF05
        v_xor_b32 TEMP21, K46, DB_EF06
        v_xor_b32 TEMP22, K12, DB_EF07
        v_xor_b32 TEMP23, K48, DB_EF08
        v_xor_b32 TEMP24, K25, DB_EF09
        v_xor_b32 TEMP25, K06, DB_EF10
        v_xor_b32 TEMP26, K52, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K47, DB07
        v_xor_b32 TEMP20, K20, DB08
        v_xor_b32 TEMP18, K38, DB09
        v_xor_b32 TEMP14, K39, DB10
        v_xor_b32 TEMP16, K26, DB11
        v_xor_b32 TEMP25, K11, DB12
        v_xor_b32 TEMP19, K41, DB11
        v_xor_b32 TEMP22, K18, DB12
        v_xor_b32 TEMP13, K19, DB13
        v_xor_b32 TEMP23, K13, DB14
        v_xor_b32 TEMP24, K31, DB15
        v_xor_b32 TEMP12, K53, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K03, DB_EF24
        v_xor_b32 TEMP09, K36, DB_EF25
        v_xor_b32 TEMP18, K44, DB_EF26
        v_xor_b32 TEMP21, K02, DB_EF27
        v_xor_b32 TEMP22, K14, DB_EF28
        v_xor_b32 TEMP23, K15, DB_EF29
        v_xor_b32 TEMP11, K51, DB_EF30
        v_xor_b32 TEMP14, K10, DB_EF31
        v_xor_b32 TEMP10, K43, DB_EF32
        v_xor_b32 TEMP24, K28, DB_EF33
        v_xor_b32 TEMP20, K30, DB_EF34
        v_xor_b32 TEMP25, K07, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K35, DB23
        v_xor_b32 TEMP18, K00, DB24
        v_xor_b32 TEMP21, K17, DB25
        v_xor_b32 TEMP24, K08, DB26
        v_xor_b32 TEMP26, K23, DB27
        v_xor_b32 TEMP23, K29, DB28
        v_xor_b32 TEMP19, K21, DB27
        v_xor_b32 TEMP12, K49, DB28
        v_xor_b32 TEMP25, K50, DB29
        v_xor_b32 TEMP22, K09, DB30
        v_xor_b32 TEMP11, K01, DB31
        v_xor_b32 TEMP20, K37, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/*******/
		/* B 9 */
		/*******/

        v_xor_b32 TEMP08, K41, DB_EF48
        v_xor_b32 TEMP18, K20, DB_EF49
        v_xor_b32 TEMP05, K31, DB_EF50
        v_xor_b32 TEMP16, K26, DB_EF51
        v_xor_b32 TEMP26, K46, DB_EF52
        v_xor_b32 TEMP19, K18, DB_EF53
        v_xor_b32 TEMP14, K32, DB_EF54
        v_xor_b32 TEMP06, K53, DB_EF55
        v_xor_b32 TEMP02, K34, DB_EF56
        v_xor_b32 TEMP07, K11, DB_EF57
        v_xor_b32 TEMP04, K47, DB_EF58
        v_xor_b32 TEMP03, K38, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K33, DB39
        v_xor_b32 TEMP18, K06, DB40
        v_xor_b32 TEMP10, K55, DB41	
        v_xor_b32 TEMP16, K25, DB42
        v_xor_b32 TEMP02, K12, DB43
        v_xor_b32 TEMP04, K52, DB44
        v_xor_b32 TEMP03, K27, DB43
        v_xor_b32 TEMP06, K04, DB44
        v_xor_b32 TEMP19, K05, DB45
        v_xor_b32 TEMP26, K54, DB46
        v_xor_b32 TEMP22, K48, DB47
        v_xor_b32 TEMP07, K39, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K42, DB_EF72
        v_xor_b32 TEMP18, K22, DB_EF73
        v_xor_b32 TEMP21, K30, DB_EF74
        v_xor_b32 TEMP22, K17, DB_EF75
        v_xor_b32 TEMP04, K00, DB_EF76
        v_xor_b32 TEMP07, K01, DB_EF77
        v_xor_b32 TEMP23, K37, DB_EF78
        v_xor_b32 TEMP06, K49, DB_EF79
        v_xor_b32 TEMP10, K29, DB_EF80
        v_xor_b32 TEMP19, K14, DB_EF81
		v_xor_b32 TEMP02, K16, DB_EF82
        v_xor_b32 TEMP25, K50, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K21, DB55
        v_xor_b32 TEMP18, K43, DB56
        v_xor_b32 TEMP27, K03, DB57
        v_xor_b32 TEMP00, K51, DB58
        v_xor_b32 TEMP12, K09, DB59
        v_xor_b32 TEMP07, K15, DB60
        v_xor_b32 TEMP03, K07, DB59
        v_xor_b32 TEMP01, K35, DB60
        v_xor_b32 TEMP14, K36, DB61
        v_xor_b32 TEMP13, K24, DB62
        v_xor_b32 TEMP02, K44, DB63
        v_xor_b32 TEMP04, K23, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/********/
		/* A 10 */
		/********/

        v_xor_b32 TEMP15, K27, DB_EF00
        v_xor_b32 TEMP16, K06, DB_EF01
        v_xor_b32 TEMP17, K48, DB_EF02
        v_xor_b32 TEMP18, K12, DB_EF03
        v_xor_b32 TEMP19, K32, DB_EF04
        v_xor_b32 TEMP20, K04, DB_EF05
        v_xor_b32 TEMP21, K18, DB_EF06
        v_xor_b32 TEMP22, K39, DB_EF07
        v_xor_b32 TEMP23, K20, DB_EF08
        v_xor_b32 TEMP24, K52, DB_EF09
        v_xor_b32 TEMP25, K33, DB_EF10
        v_xor_b32 TEMP26, K55, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K19, DB07
        v_xor_b32 TEMP20, K47, DB08
        v_xor_b32 TEMP18, K41, DB09
        v_xor_b32 TEMP14, K11, DB10
        v_xor_b32 TEMP16, K53, DB11
        v_xor_b32 TEMP25, K38, DB12
        v_xor_b32 TEMP19, K13, DB11
        v_xor_b32 TEMP22, K45, DB12
        v_xor_b32 TEMP13, K46, DB13
        v_xor_b32 TEMP23, K40, DB14
        v_xor_b32 TEMP24, K34, DB15
        v_xor_b32 TEMP12, K25, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K28, DB_EF24
        v_xor_b32 TEMP09, K08, DB_EF25
        v_xor_b32 TEMP18, K16, DB_EF26
        v_xor_b32 TEMP21, K03, DB_EF27
        v_xor_b32 TEMP22, K43, DB_EF28
        v_xor_b32 TEMP23, K44, DB_EF29
        v_xor_b32 TEMP11, K23, DB_EF30
        v_xor_b32 TEMP14, K35, DB_EF31
        v_xor_b32 TEMP10, K15, DB_EF32
        v_xor_b32 TEMP24, K00, DB_EF33
        v_xor_b32 TEMP20, K02, DB_EF34
        v_xor_b32 TEMP25, K36, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K07, DB23
        v_xor_b32 TEMP18, K29, DB24
        v_xor_b32 TEMP21, K42, DB25
        v_xor_b32 TEMP24, K37, DB26
        v_xor_b32 TEMP26, K24, DB27
        v_xor_b32 TEMP23, K01, DB28
        v_xor_b32 TEMP19, K50, DB27
        v_xor_b32 TEMP12, K21, DB28
        v_xor_b32 TEMP25, K22, DB29
        v_xor_b32 TEMP22, K10, DB30
        v_xor_b32 TEMP11, K30, DB31
        v_xor_b32 TEMP20, K09, DB00
        s_swappc_b64 s[78:79], s[92:93]

 		/********/
		/* B 11 */
		/********/

        v_xor_b32 TEMP08, K13, DB_EF48
        v_xor_b32 TEMP18, K47, DB_EF49
        v_xor_b32 TEMP05, K34, DB_EF50
        v_xor_b32 TEMP16, K53, DB_EF51
        v_xor_b32 TEMP26, K18, DB_EF52
        v_xor_b32 TEMP19, K45, DB_EF53
        v_xor_b32 TEMP14, K04, DB_EF54
        v_xor_b32 TEMP06, K25, DB_EF55
        v_xor_b32 TEMP02, K06, DB_EF56
        v_xor_b32 TEMP07, K38, DB_EF57
        v_xor_b32 TEMP04, K19, DB_EF58
        v_xor_b32 TEMP03, K41, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K05, DB39
        v_xor_b32 TEMP18, K33, DB40
        v_xor_b32 TEMP10, K27, DB41	
        v_xor_b32 TEMP16, K52, DB42
        v_xor_b32 TEMP02, K39, DB43
        v_xor_b32 TEMP04, K55, DB44
        v_xor_b32 TEMP03, K54, DB43
        v_xor_b32 TEMP06, K31, DB44
        v_xor_b32 TEMP19, K32, DB45
        v_xor_b32 TEMP26, K26, DB46
        v_xor_b32 TEMP22, K20, DB47
        v_xor_b32 TEMP07, K11, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K14, DB_EF72
        v_xor_b32 TEMP18, K51, DB_EF73
        v_xor_b32 TEMP21, K02, DB_EF74
        v_xor_b32 TEMP22, K42, DB_EF75
        v_xor_b32 TEMP04, K29, DB_EF76
        v_xor_b32 TEMP07, K30, DB_EF77
        v_xor_b32 TEMP23, K09, DB_EF78
        v_xor_b32 TEMP06, K21, DB_EF79
        v_xor_b32 TEMP10, K01, DB_EF80
        v_xor_b32 TEMP19, K43, DB_EF81
		v_xor_b32 TEMP02, K17, DB_EF82
        v_xor_b32 TEMP25, K22, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K50, DB55
        v_xor_b32 TEMP18, K15, DB56
        v_xor_b32 TEMP27, K28, DB57
        v_xor_b32 TEMP00, K23, DB58
        v_xor_b32 TEMP12, K10, DB59
        v_xor_b32 TEMP07, K44, DB60
        v_xor_b32 TEMP03, K36, DB59
        v_xor_b32 TEMP01, K07, DB60
        v_xor_b32 TEMP14, K08, DB61
        v_xor_b32 TEMP13, K49, DB62
        v_xor_b32 TEMP02, K16, DB63
        v_xor_b32 TEMP04, K24, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/********/
		/* A 12 */
		/********/

        v_xor_b32 TEMP15, K54, DB_EF00
        v_xor_b32 TEMP16, K33, DB_EF01
        v_xor_b32 TEMP17, K20, DB_EF02
        v_xor_b32 TEMP18, K39, DB_EF03
        v_xor_b32 TEMP19, K04, DB_EF04
        v_xor_b32 TEMP20, K31, DB_EF05
        v_xor_b32 TEMP21, K45, DB_EF06
        v_xor_b32 TEMP22, K11, DB_EF07
        v_xor_b32 TEMP23, K47, DB_EF08
        v_xor_b32 TEMP24, K55, DB_EF09
        v_xor_b32 TEMP25, K05, DB_EF10
        v_xor_b32 TEMP26, K27, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K46, DB07
        v_xor_b32 TEMP20, K19, DB08
        v_xor_b32 TEMP18, K13, DB09
        v_xor_b32 TEMP14, K38, DB10
        v_xor_b32 TEMP16, K25, DB11
        v_xor_b32 TEMP25, K41, DB12
        v_xor_b32 TEMP19, K40, DB11
        v_xor_b32 TEMP22, K48, DB12
        v_xor_b32 TEMP13, K18, DB13
        v_xor_b32 TEMP23, K12, DB14
        v_xor_b32 TEMP24, K06, DB15
        v_xor_b32 TEMP12, K52, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K00, DB_EF24
        v_xor_b32 TEMP09, K37, DB_EF25
        v_xor_b32 TEMP18, K17, DB_EF26
        v_xor_b32 TEMP21, K28, DB_EF27
        v_xor_b32 TEMP22, K15, DB_EF28
        v_xor_b32 TEMP23, K16, DB_EF29
        v_xor_b32 TEMP11, K24, DB_EF30
        v_xor_b32 TEMP14, K07, DB_EF31
        v_xor_b32 TEMP10, K44, DB_EF32
        v_xor_b32 TEMP24, K29, DB_EF33
        v_xor_b32 TEMP20, K03, DB_EF34
        v_xor_b32 TEMP25, K08, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K36, DB23
        v_xor_b32 TEMP18, K01, DB24
        v_xor_b32 TEMP21, K14, DB25
        v_xor_b32 TEMP24, K09, DB26
        v_xor_b32 TEMP26, K49, DB27
        v_xor_b32 TEMP23, K30, DB28
        v_xor_b32 TEMP19, K22, DB27
        v_xor_b32 TEMP12, K50, DB28
        v_xor_b32 TEMP25, K51, DB29
        v_xor_b32 TEMP22, K35, DB30
        v_xor_b32 TEMP11, K02, DB31
        v_xor_b32 TEMP20, K10, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/********/
		/* B 13 */
		/********/

        v_xor_b32 TEMP08, K40, DB_EF48
        v_xor_b32 TEMP18, K19, DB_EF49
        v_xor_b32 TEMP05, K06, DB_EF50
        v_xor_b32 TEMP16, K25, DB_EF51
        v_xor_b32 TEMP26, K45, DB_EF52
        v_xor_b32 TEMP19, K48, DB_EF53
        v_xor_b32 TEMP14, K31, DB_EF54
        v_xor_b32 TEMP06, K52, DB_EF55
        v_xor_b32 TEMP02, K33, DB_EF56
        v_xor_b32 TEMP07, K41, DB_EF57
        v_xor_b32 TEMP04, K46, DB_EF58
        v_xor_b32 TEMP03, K13, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K32, DB39
        v_xor_b32 TEMP18, K05, DB40
        v_xor_b32 TEMP10, K54, DB41	
        v_xor_b32 TEMP16, K55, DB42
        v_xor_b32 TEMP02, K11, DB43
        v_xor_b32 TEMP04, K27, DB44
        v_xor_b32 TEMP03, K26, DB43
        v_xor_b32 TEMP06, K34, DB44
        v_xor_b32 TEMP19, K04, DB45
        v_xor_b32 TEMP26, K53, DB46
        v_xor_b32 TEMP22, K47, DB47
        v_xor_b32 TEMP07, K38, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K43, DB_EF72
        v_xor_b32 TEMP18, K23, DB_EF73
        v_xor_b32 TEMP21, K03, DB_EF74
        v_xor_b32 TEMP22, K14, DB_EF75
        v_xor_b32 TEMP04, K01, DB_EF76
        v_xor_b32 TEMP07, K02, DB_EF77
        v_xor_b32 TEMP23, K10, DB_EF78
        v_xor_b32 TEMP06, K50, DB_EF79
        v_xor_b32 TEMP10, K30, DB_EF80
        v_xor_b32 TEMP19, K15, DB_EF81
		v_xor_b32 TEMP02, K42, DB_EF82
        v_xor_b32 TEMP25, K51, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K22, DB55
        v_xor_b32 TEMP18, K44, DB56
        v_xor_b32 TEMP27, K00, DB57
        v_xor_b32 TEMP00, K24, DB58
        v_xor_b32 TEMP12, K35, DB59
        v_xor_b32 TEMP07, K16, DB60
        v_xor_b32 TEMP03, K08, DB59
        v_xor_b32 TEMP01, K36, DB60
        v_xor_b32 TEMP14, K37, DB61
        v_xor_b32 TEMP13, K21, DB62
        v_xor_b32 TEMP02, K17, DB63
        v_xor_b32 TEMP04, K49, DB32
        s_swappc_b64 s[78:79], s[84:85]

 		/********/
		/* A 14 */
		/********/

        v_xor_b32 TEMP15, K26, DB_EF00
        v_xor_b32 TEMP16, K05, DB_EF01
        v_xor_b32 TEMP17, K47, DB_EF02
        v_xor_b32 TEMP18, K11, DB_EF03
        v_xor_b32 TEMP19, K31, DB_EF04
        v_xor_b32 TEMP20, K34, DB_EF05
        v_xor_b32 TEMP21, K48, DB_EF06
        v_xor_b32 TEMP22, K38, DB_EF07
        v_xor_b32 TEMP23, K19, DB_EF08
        v_xor_b32 TEMP24, K27, DB_EF09
        v_xor_b32 TEMP25, K32, DB_EF10
        v_xor_b32 TEMP26, K54, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K18, DB07
        v_xor_b32 TEMP20, K46, DB08
        v_xor_b32 TEMP18, K40, DB09
        v_xor_b32 TEMP14, K41, DB10
        v_xor_b32 TEMP16, K52, DB11
        v_xor_b32 TEMP25, K13, DB12
        v_xor_b32 TEMP19, K12, DB11
        v_xor_b32 TEMP22, K20, DB12
        v_xor_b32 TEMP13, K45, DB13
        v_xor_b32 TEMP23, K39, DB14
        v_xor_b32 TEMP24, K33, DB15
        v_xor_b32 TEMP12, K55, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K29, DB_EF24
        v_xor_b32 TEMP09, K09, DB_EF25
        v_xor_b32 TEMP18, K42, DB_EF26
        v_xor_b32 TEMP21, K00, DB_EF27
        v_xor_b32 TEMP22, K44, DB_EF28
        v_xor_b32 TEMP23, K17, DB_EF29
        v_xor_b32 TEMP11, K49, DB_EF30
        v_xor_b32 TEMP14, K36, DB_EF31
        v_xor_b32 TEMP10, K16, DB_EF32
        v_xor_b32 TEMP24, K01, DB_EF33
        v_xor_b32 TEMP20, K28, DB_EF34
        v_xor_b32 TEMP25, K37, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K08, DB23
        v_xor_b32 TEMP18, K30, DB24
        v_xor_b32 TEMP21, K43, DB25
        v_xor_b32 TEMP24, K10, DB26
        v_xor_b32 TEMP26, K21, DB27
        v_xor_b32 TEMP23, K02, DB28
        v_xor_b32 TEMP19, K51, DB27
        v_xor_b32 TEMP12, K22, DB28
        v_xor_b32 TEMP25, K23, DB29
        v_xor_b32 TEMP22, K07, DB30
        v_xor_b32 TEMP11, K03, DB31
        v_xor_b32 TEMP20, K35, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/********/
		/* B 15 */
		/********/

        v_xor_b32 TEMP08, K19, DB_EF48
        v_xor_b32 TEMP18, K53, DB_EF49
        v_xor_b32 TEMP05, K40, DB_EF50
        v_xor_b32 TEMP16, K04, DB_EF51
        v_xor_b32 TEMP26, K55, DB_EF52
        v_xor_b32 TEMP19, K27, DB_EF53
        v_xor_b32 TEMP14, K41, DB_EF54
        v_xor_b32 TEMP06, K31, DB_EF55
        v_xor_b32 TEMP02, K12, DB_EF56
        v_xor_b32 TEMP07, K20, DB_EF57
        v_xor_b32 TEMP04, K25, DB_EF58
        v_xor_b32 TEMP03, K47, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K11, DB39
        v_xor_b32 TEMP18, K39, DB40
        v_xor_b32 TEMP10, K33, DB41	
        v_xor_b32 TEMP16, K34, DB42
        v_xor_b32 TEMP02, K45, DB43
        v_xor_b32 TEMP04, K06, DB44
        v_xor_b32 TEMP03, K05, DB43
        v_xor_b32 TEMP06, K13, DB44
        v_xor_b32 TEMP19, K38, DB45
        v_xor_b32 TEMP26, K32, DB46
        v_xor_b32 TEMP22, K26, DB47
        v_xor_b32 TEMP07, K48, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K22, DB_EF72
        v_xor_b32 TEMP18, K02, DB_EF73
        v_xor_b32 TEMP21, K35, DB_EF74
        v_xor_b32 TEMP22, K50, DB_EF75
        v_xor_b32 TEMP04, K37, DB_EF76
        v_xor_b32 TEMP07, K10, DB_EF77
        v_xor_b32 TEMP23, K42, DB_EF78
        v_xor_b32 TEMP06, K29, DB_EF79
        v_xor_b32 TEMP10, K09, DB_EF80
        v_xor_b32 TEMP19, K51, DB_EF81
		v_xor_b32 TEMP02, K21, DB_EF82
        v_xor_b32 TEMP25, K30, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K01, DB55
        v_xor_b32 TEMP18, K23, DB56
        v_xor_b32 TEMP27, K36, DB57
        v_xor_b32 TEMP00, K03, DB58
        v_xor_b32 TEMP12, K14, DB59
        v_xor_b32 TEMP07, K24, DB60
        v_xor_b32 TEMP03, K44, DB59
        v_xor_b32 TEMP01, K15, DB60
        v_xor_b32 TEMP14, K16, DB61
        v_xor_b32 TEMP13, K00, DB62
        v_xor_b32 TEMP02, K49, DB63
        v_xor_b32 TEMP04, K28, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/*********************************************/
	    s_cmp_eq_i32    s32, 1
        s_cbranch_scc1  .quitLoop
		/*********************************************/

		/*******/
		/* B 0 */
		/*******/

        v_xor_b32 TEMP08, K12, DB_EF48
        v_xor_b32 TEMP18, K46, DB_EF49
        v_xor_b32 TEMP05, K33, DB_EF50
        v_xor_b32 TEMP16, K52, DB_EF51
        v_xor_b32 TEMP26, K48, DB_EF52
        v_xor_b32 TEMP19, K20, DB_EF53
        v_xor_b32 TEMP14, K34, DB_EF54
		v_xor_b32 TEMP06, K55, DB_EF55
        v_xor_b32 TEMP02, K05, DB_EF56
        v_xor_b32 TEMP07, K13, DB_EF57
        v_xor_b32 TEMP04, K18, DB_EF58
        v_xor_b32 TEMP03, K40, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K04, DB39
        v_xor_b32 TEMP18, K32, DB40
        v_xor_b32 TEMP10, K26, DB41
        v_xor_b32 TEMP16, K27, DB42
        v_xor_b32 TEMP02, K38, DB43
        v_xor_b32 TEMP04, K54, DB44
        v_xor_b32 TEMP03, K53, DB43
        v_xor_b32 TEMP06, K06, DB44
        v_xor_b32 TEMP19, K31, DB45
        v_xor_b32 TEMP26, K25, DB46
        v_xor_b32 TEMP22, K19, DB47
        v_xor_b32 TEMP07, K41, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K15, DB_EF72
        v_xor_b32 TEMP18, K24, DB_EF73
        v_xor_b32 TEMP21, K28, DB_EF74
        v_xor_b32 TEMP22, K43, DB_EF75
        v_xor_b32 TEMP04, K30, DB_EF76
        v_xor_b32 TEMP07, K03, DB_EF77
        v_xor_b32 TEMP23, K35, DB_EF78
        v_xor_b32 TEMP06, K22, DB_EF79
        v_xor_b32 TEMP10, K02, DB_EF80
        v_xor_b32 TEMP19, K44, DB_EF81
        v_xor_b32 TEMP02, K14, DB_EF82
        v_xor_b32 TEMP25, K23, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K51, DB55
        v_xor_b32 TEMP18, K16, DB56
        v_xor_b32 TEMP27, K29, DB57
        v_xor_b32 TEMP00, K49, DB58
        v_xor_b32 TEMP12, K07, DB59
        v_xor_b32 TEMP07, K17, DB60
        v_xor_b32 TEMP03, K37, DB59
        v_xor_b32 TEMP01, K08, DB60
        v_xor_b32 TEMP14, K09, DB61
        v_xor_b32 TEMP13, K50, DB62
        v_xor_b32 TEMP02, K42, DB63
        v_xor_b32 TEMP04, K21, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/*******/
		/* A 1 */
		/*******/

        v_xor_b32 TEMP15, K05, DB_EF00
        v_xor_b32 TEMP16, K39, DB_EF01
        v_xor_b32 TEMP17, K26, DB_EF02
        v_xor_b32 TEMP18, K45, DB_EF03
        v_xor_b32 TEMP19, K41, DB_EF04
        v_xor_b32 TEMP20, K13, DB_EF05
        v_xor_b32 TEMP21, K27, DB_EF06
        v_xor_b32 TEMP22, K48, DB_EF07
        v_xor_b32 TEMP23, K53, DB_EF08
        v_xor_b32 TEMP24, K06, DB_EF09
        v_xor_b32 TEMP25, K11, DB_EF10
        v_xor_b32 TEMP26, K33, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K52, DB07
        v_xor_b32 TEMP20, K25, DB08
        v_xor_b32 TEMP18, K19, DB09
        v_xor_b32 TEMP14, K20, DB10
        v_xor_b32 TEMP16, K31, DB11
        v_xor_b32 TEMP25, K47, DB12
        v_xor_b32 TEMP19, K46, DB11
        v_xor_b32 TEMP22, K54, DB12
        v_xor_b32 TEMP13, K55, DB13
        v_xor_b32 TEMP23, K18, DB14
        v_xor_b32 TEMP24, K12, DB15
        v_xor_b32 TEMP12, K34, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K08, DB_EF24
        v_xor_b32 TEMP09, K17, DB_EF25
        v_xor_b32 TEMP18, K21, DB_EF26
        v_xor_b32 TEMP21, K36, DB_EF27
        v_xor_b32 TEMP22, K23, DB_EF28
        v_xor_b32 TEMP23, K49, DB_EF29
        v_xor_b32 TEMP11, K28, DB_EF30
        v_xor_b32 TEMP14, K15, DB_EF31
        v_xor_b32 TEMP10, K24, DB_EF32
        v_xor_b32 TEMP24, K37, DB_EF33
        v_xor_b32 TEMP20, K07, DB_EF34
        v_xor_b32 TEMP25, K16, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K44, DB23
        v_xor_b32 TEMP18, K09, DB24
        v_xor_b32 TEMP21, K22, DB25
        v_xor_b32 TEMP24, K42, DB26
        v_xor_b32 TEMP26, K00, DB27
        v_xor_b32 TEMP23, K10, DB28
        v_xor_b32 TEMP19, K30, DB27
        v_xor_b32 TEMP12, K01, DB28
        v_xor_b32 TEMP25, K02, DB29
        v_xor_b32 TEMP22, K43, DB30
        v_xor_b32 TEMP11, K35, DB31
        v_xor_b32 TEMP20, K14, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/*******/
		/* B 2 */
		/*******/

        v_xor_b32 TEMP08, K46, DB_EF48
        v_xor_b32 TEMP18, K25, DB_EF49
        v_xor_b32 TEMP05, K12, DB_EF50
        v_xor_b32 TEMP16, K31, DB_EF51
        v_xor_b32 TEMP26, K27, DB_EF52
        v_xor_b32 TEMP19, K54, DB_EF53
        v_xor_b32 TEMP14, K13, DB_EF54
		v_xor_b32 TEMP06, K34, DB_EF55
        v_xor_b32 TEMP02, K39, DB_EF56
        v_xor_b32 TEMP07, K47, DB_EF57
        v_xor_b32 TEMP04, K52, DB_EF58
        v_xor_b32 TEMP03, K19, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K38, DB39
        v_xor_b32 TEMP18, K11, DB40
        v_xor_b32 TEMP10, K05, DB41
        v_xor_b32 TEMP16, K06, DB42
        v_xor_b32 TEMP02, K48, DB43
        v_xor_b32 TEMP04, K33, DB44
        v_xor_b32 TEMP03, K32, DB43
        v_xor_b32 TEMP06, K40, DB44
        v_xor_b32 TEMP19, K41, DB45
        v_xor_b32 TEMP26, K04, DB46
        v_xor_b32 TEMP22, K53, DB47
        v_xor_b32 TEMP07, K20, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K51, DB_EF72
        v_xor_b32 TEMP18, K03, DB_EF73
        v_xor_b32 TEMP21, K07, DB_EF74
        v_xor_b32 TEMP22, K22, DB_EF75
        v_xor_b32 TEMP04, K09, DB_EF76
        v_xor_b32 TEMP07, K35, DB_EF77
        v_xor_b32 TEMP23, K14, DB_EF78
        v_xor_b32 TEMP06, K01, DB_EF79
        v_xor_b32 TEMP10, K10, DB_EF80
        v_xor_b32 TEMP19, K23, DB_EF81
        v_xor_b32 TEMP02, K50, DB_EF82
        v_xor_b32 TEMP25, K02, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K30, DB55
        v_xor_b32 TEMP18, K24, DB56
        v_xor_b32 TEMP27, K08, DB57
        v_xor_b32 TEMP00, K28, DB58
        v_xor_b32 TEMP12, K43, DB59
        v_xor_b32 TEMP07, K49, DB60
        v_xor_b32 TEMP03, K16, DB59
        v_xor_b32 TEMP01, K44, DB60
        v_xor_b32 TEMP14, K17, DB61
        v_xor_b32 TEMP13, K29, DB62
        v_xor_b32 TEMP02, K21, DB63
        v_xor_b32 TEMP04, K00, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/*******/
		/* A 3 */
		/*******/

        v_xor_b32 TEMP15, K32, DB_EF00
        v_xor_b32 TEMP16, K11, DB_EF01
        v_xor_b32 TEMP17, K53, DB_EF02
        v_xor_b32 TEMP18, K48, DB_EF03
        v_xor_b32 TEMP19, K13, DB_EF04
        v_xor_b32 TEMP20, K40, DB_EF05
        v_xor_b32 TEMP21, K54, DB_EF06
        v_xor_b32 TEMP22, K20, DB_EF07
        v_xor_b32 TEMP23, K25, DB_EF08
        v_xor_b32 TEMP24, K33, DB_EF09
        v_xor_b32 TEMP25, K38, DB_EF10
        v_xor_b32 TEMP26, K05, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K55, DB07
        v_xor_b32 TEMP20, K52, DB08
        v_xor_b32 TEMP18, K46, DB09
        v_xor_b32 TEMP14, K47, DB10
        v_xor_b32 TEMP16, K34, DB11
        v_xor_b32 TEMP25, K19, DB12
        v_xor_b32 TEMP19, K18, DB11
        v_xor_b32 TEMP22, K26, DB12
        v_xor_b32 TEMP13, K27, DB13
        v_xor_b32 TEMP23, K45, DB14
        v_xor_b32 TEMP24, K39, DB15
        v_xor_b32 TEMP12, K06, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K37, DB_EF24
        v_xor_b32 TEMP09, K42, DB_EF25
        v_xor_b32 TEMP18, K50, DB_EF26
        v_xor_b32 TEMP21, K08, DB_EF27
        v_xor_b32 TEMP22, K24, DB_EF28
        v_xor_b32 TEMP23, K21, DB_EF29
        v_xor_b32 TEMP11, K00, DB_EF30
        v_xor_b32 TEMP14, K44, DB_EF31
        v_xor_b32 TEMP10, K49, DB_EF32
        v_xor_b32 TEMP24, K09, DB_EF33
        v_xor_b32 TEMP20, K36, DB_EF34
        v_xor_b32 TEMP25, K17, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K16, DB23
        v_xor_b32 TEMP18, K10, DB24
        v_xor_b32 TEMP21, K51, DB25
        v_xor_b32 TEMP24, K14, DB26
        v_xor_b32 TEMP26, K29, DB27
        v_xor_b32 TEMP23, K35, DB28
        v_xor_b32 TEMP19, K02, DB27
        v_xor_b32 TEMP12, K30, DB28
        v_xor_b32 TEMP25, K03, DB29
        v_xor_b32 TEMP22, K15, DB30
        v_xor_b32 TEMP11, K07, DB31
        v_xor_b32 TEMP20, K43, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/*******/
		/* B 4 */
		/*******/

        v_xor_b32 TEMP08, K18, DB_EF48
        v_xor_b32 TEMP18, K52, DB_EF49
        v_xor_b32 TEMP05, K39, DB_EF50
        v_xor_b32 TEMP16, K34, DB_EF51
        v_xor_b32 TEMP26, K54, DB_EF52
        v_xor_b32 TEMP19, K26, DB_EF53
        v_xor_b32 TEMP14, K40, DB_EF54
		v_xor_b32 TEMP06, K06, DB_EF55
        v_xor_b32 TEMP02, K11, DB_EF56
        v_xor_b32 TEMP07, K19, DB_EF57
        v_xor_b32 TEMP04, K55, DB_EF58
        v_xor_b32 TEMP03, K46, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K41, DB39
        v_xor_b32 TEMP18, K38, DB40
        v_xor_b32 TEMP10, K32, DB41
        v_xor_b32 TEMP16, K33, DB42
        v_xor_b32 TEMP02, K20, DB43
        v_xor_b32 TEMP04, K05, DB44
        v_xor_b32 TEMP03, K04, DB43
        v_xor_b32 TEMP06, K12, DB44
        v_xor_b32 TEMP19, K13, DB45
        v_xor_b32 TEMP26, K31, DB46
        v_xor_b32 TEMP22, K25, DB47
        v_xor_b32 TEMP07, K47, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K23, DB_EF72
        v_xor_b32 TEMP18, K28, DB_EF73
        v_xor_b32 TEMP21, K36, DB_EF74
        v_xor_b32 TEMP22, K51, DB_EF75
        v_xor_b32 TEMP04, K10, DB_EF76
        v_xor_b32 TEMP07, K07, DB_EF77
        v_xor_b32 TEMP23, K43, DB_EF78
        v_xor_b32 TEMP06, K30, DB_EF79
        v_xor_b32 TEMP10, K35, DB_EF80
        v_xor_b32 TEMP19, K24, DB_EF81
        v_xor_b32 TEMP02, K22, DB_EF82
        v_xor_b32 TEMP25, K03, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K02, DB55
        v_xor_b32 TEMP18, K49, DB56
        v_xor_b32 TEMP27, K37, DB57
        v_xor_b32 TEMP00, K00, DB58
        v_xor_b32 TEMP12, K15, DB59
        v_xor_b32 TEMP07, K21, DB60
        v_xor_b32 TEMP03, K17, DB59
        v_xor_b32 TEMP01, K16, DB60
        v_xor_b32 TEMP14, K42, DB61
        v_xor_b32 TEMP13, K01, DB62
        v_xor_b32 TEMP02, K50, DB63
        v_xor_b32 TEMP04, K29, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/*******/
		/* A 5 */
		/*******/

        v_xor_b32 TEMP15, K04, DB_EF00
        v_xor_b32 TEMP16, K38, DB_EF01
        v_xor_b32 TEMP17, K25, DB_EF02
        v_xor_b32 TEMP18, K20, DB_EF03
        v_xor_b32 TEMP19, K40, DB_EF04
        v_xor_b32 TEMP20, K12, DB_EF05
        v_xor_b32 TEMP21, K26, DB_EF06
        v_xor_b32 TEMP22, K47, DB_EF07
        v_xor_b32 TEMP23, K52, DB_EF08
        v_xor_b32 TEMP24, K05, DB_EF09
        v_xor_b32 TEMP25, K41, DB_EF10
        v_xor_b32 TEMP26, K32, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K27, DB07
        v_xor_b32 TEMP20, K55, DB08
        v_xor_b32 TEMP18, K18, DB09
        v_xor_b32 TEMP14, K19, DB10
        v_xor_b32 TEMP16, K06, DB11
        v_xor_b32 TEMP25, K46, DB12
        v_xor_b32 TEMP19, K45, DB11
        v_xor_b32 TEMP22, K53, DB12
        v_xor_b32 TEMP13, K54, DB13
        v_xor_b32 TEMP23, K48, DB14
        v_xor_b32 TEMP24, K11, DB15
        v_xor_b32 TEMP12, K33, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K09, DB_EF24
        v_xor_b32 TEMP09, K14, DB_EF25
        v_xor_b32 TEMP18, K22, DB_EF26
        v_xor_b32 TEMP21, K37, DB_EF27
        v_xor_b32 TEMP22, K49, DB_EF28
        v_xor_b32 TEMP23, K50, DB_EF29
        v_xor_b32 TEMP11, K29, DB_EF30
        v_xor_b32 TEMP14, K16, DB_EF31
        v_xor_b32 TEMP10, K21, DB_EF32
        v_xor_b32 TEMP24, K10, DB_EF33
        v_xor_b32 TEMP20, K08, DB_EF34
        v_xor_b32 TEMP25, K42, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K17, DB23
        v_xor_b32 TEMP18, K35, DB24
        v_xor_b32 TEMP21, K23, DB25
        v_xor_b32 TEMP24, K43, DB26
        v_xor_b32 TEMP26, K01, DB27
        v_xor_b32 TEMP23, K07, DB28
        v_xor_b32 TEMP19, K03, DB27
        v_xor_b32 TEMP12, K02, DB28
        v_xor_b32 TEMP25, K28, DB29
        v_xor_b32 TEMP22, K44, DB30
        v_xor_b32 TEMP11, K36, DB31
        v_xor_b32 TEMP20, K15, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/*******/
		/* B 6 */
		/*******/

        v_xor_b32 TEMP08, K45, DB_EF48
        v_xor_b32 TEMP18, K55, DB_EF49
        v_xor_b32 TEMP05, K11, DB_EF50
        v_xor_b32 TEMP16, K06, DB_EF51
        v_xor_b32 TEMP26, K26, DB_EF52
        v_xor_b32 TEMP19, K53, DB_EF53
        v_xor_b32 TEMP14, K12, DB_EF54
		v_xor_b32 TEMP06, K33, DB_EF55
        v_xor_b32 TEMP02, K38, DB_EF56
        v_xor_b32 TEMP07, K46, DB_EF57
        v_xor_b32 TEMP04, K27, DB_EF58
        v_xor_b32 TEMP03, K18, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K13, DB39
        v_xor_b32 TEMP18, K41, DB40
        v_xor_b32 TEMP10, K04, DB41
        v_xor_b32 TEMP16, K05, DB42
        v_xor_b32 TEMP02, K47, DB43
        v_xor_b32 TEMP04, K32, DB44
        v_xor_b32 TEMP03, K31, DB43
        v_xor_b32 TEMP06, K39, DB44
        v_xor_b32 TEMP19, K40, DB45
        v_xor_b32 TEMP26, K34, DB46
        v_xor_b32 TEMP22, K52, DB47
        v_xor_b32 TEMP07, K19, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K24, DB_EF72
        v_xor_b32 TEMP18, K00, DB_EF73
        v_xor_b32 TEMP21, K08, DB_EF74
        v_xor_b32 TEMP22, K23, DB_EF75
        v_xor_b32 TEMP04, K35, DB_EF76
        v_xor_b32 TEMP07, K36, DB_EF77
        v_xor_b32 TEMP23, K15, DB_EF78
        v_xor_b32 TEMP06, K02, DB_EF79
        v_xor_b32 TEMP10, K07, DB_EF80
        v_xor_b32 TEMP19, K49, DB_EF81
        v_xor_b32 TEMP02, K51, DB_EF82
        v_xor_b32 TEMP25, K28, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K03, DB55
        v_xor_b32 TEMP18, K21, DB56
        v_xor_b32 TEMP27, K09, DB57
        v_xor_b32 TEMP00, K29, DB58
        v_xor_b32 TEMP12, K44, DB59
        v_xor_b32 TEMP07, K50, DB60
        v_xor_b32 TEMP03, K42, DB59
        v_xor_b32 TEMP01, K17, DB60
        v_xor_b32 TEMP14, K14, DB61
        v_xor_b32 TEMP13, K30, DB62
        v_xor_b32 TEMP02, K22, DB63
        v_xor_b32 TEMP04, K01, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/*******/
		/* A 7 */
		/*******/

        v_xor_b32 TEMP15, K31, DB_EF00
        v_xor_b32 TEMP16, K41, DB_EF01
        v_xor_b32 TEMP17, K52, DB_EF02
        v_xor_b32 TEMP18, K47, DB_EF03
        v_xor_b32 TEMP19, K12, DB_EF04
        v_xor_b32 TEMP20, K39, DB_EF05
        v_xor_b32 TEMP21, K53, DB_EF06
        v_xor_b32 TEMP22, K19, DB_EF07
        v_xor_b32 TEMP23, K55, DB_EF08
        v_xor_b32 TEMP24, K32, DB_EF09
        v_xor_b32 TEMP25, K13, DB_EF10
        v_xor_b32 TEMP26, K04, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K54, DB07
        v_xor_b32 TEMP20, K27, DB08
        v_xor_b32 TEMP18, K45, DB09
        v_xor_b32 TEMP14, K46, DB10
        v_xor_b32 TEMP16, K33, DB11
        v_xor_b32 TEMP25, K18, DB12
        v_xor_b32 TEMP19, K48, DB11
        v_xor_b32 TEMP22, K25, DB12
        v_xor_b32 TEMP13, K26, DB13
        v_xor_b32 TEMP23, K20, DB14
        v_xor_b32 TEMP24, K38, DB15
        v_xor_b32 TEMP12, K05, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K10, DB_EF24
        v_xor_b32 TEMP09, K43, DB_EF25
        v_xor_b32 TEMP18, K51, DB_EF26
        v_xor_b32 TEMP21, K09, DB_EF27
        v_xor_b32 TEMP22, K21, DB_EF28
        v_xor_b32 TEMP23, K22, DB_EF29
        v_xor_b32 TEMP11, K01, DB_EF30
        v_xor_b32 TEMP14, K17, DB_EF31
        v_xor_b32 TEMP10, K50, DB_EF32
        v_xor_b32 TEMP24, K35, DB_EF33
        v_xor_b32 TEMP20, K37, DB_EF34
        v_xor_b32 TEMP25, K14, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K42, DB23
        v_xor_b32 TEMP18, K07, DB24
        v_xor_b32 TEMP21, K24, DB25
        v_xor_b32 TEMP24, K15, DB26
        v_xor_b32 TEMP26, K30, DB27
        v_xor_b32 TEMP23, K36, DB28
        v_xor_b32 TEMP19, K28, DB27
        v_xor_b32 TEMP12, K03, DB28
        v_xor_b32 TEMP25, K00, DB29
        v_xor_b32 TEMP22, K16, DB30
        v_xor_b32 TEMP11, K08, DB31
        v_xor_b32 TEMP20, K44, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/*******/
		/* B 8 */
		/*******/

        v_xor_b32 TEMP08, K55, DB_EF48
        v_xor_b32 TEMP18, K34, DB_EF49
        v_xor_b32 TEMP05, K45, DB_EF50
        v_xor_b32 TEMP16, K40, DB_EF51
        v_xor_b32 TEMP26, K05, DB_EF52
        v_xor_b32 TEMP19, K32, DB_EF53
        v_xor_b32 TEMP14, K46, DB_EF54
		v_xor_b32 TEMP06, K12, DB_EF55
        v_xor_b32 TEMP02, K48, DB_EF56
        v_xor_b32 TEMP07, K25, DB_EF57
        v_xor_b32 TEMP04, K06, DB_EF58
        v_xor_b32 TEMP03, K52, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K47, DB39
        v_xor_b32 TEMP18, K20, DB40
        v_xor_b32 TEMP10, K38, DB41
        v_xor_b32 TEMP16, K39, DB42
        v_xor_b32 TEMP02, K26, DB43
        v_xor_b32 TEMP04, K11, DB44
        v_xor_b32 TEMP03, K41, DB43
        v_xor_b32 TEMP06, K18, DB44
        v_xor_b32 TEMP19, K19, DB45
        v_xor_b32 TEMP26, K13, DB46
        v_xor_b32 TEMP22, K31, DB47
        v_xor_b32 TEMP07, K53, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K03, DB_EF72
        v_xor_b32 TEMP18, K36, DB_EF73
        v_xor_b32 TEMP21, K44, DB_EF74
        v_xor_b32 TEMP22, K02, DB_EF75
        v_xor_b32 TEMP04, K14, DB_EF76
        v_xor_b32 TEMP07, K15, DB_EF77
        v_xor_b32 TEMP23, K51, DB_EF78
        v_xor_b32 TEMP06, K10, DB_EF79
        v_xor_b32 TEMP10, K43, DB_EF80
        v_xor_b32 TEMP19, K28, DB_EF81
        v_xor_b32 TEMP02, K30, DB_EF82
        v_xor_b32 TEMP25, K07, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K35, DB55
        v_xor_b32 TEMP18, K00, DB56
        v_xor_b32 TEMP27, K17, DB57
        v_xor_b32 TEMP00, K08, DB58
        v_xor_b32 TEMP12, K23, DB59
        v_xor_b32 TEMP07, K29, DB60
        v_xor_b32 TEMP03, K21, DB59
        v_xor_b32 TEMP01, K49, DB60
        v_xor_b32 TEMP14, K50, DB61
        v_xor_b32 TEMP13, K09, DB62
        v_xor_b32 TEMP02, K01, DB63
        v_xor_b32 TEMP04, K37, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/*******/
		/* A 9 */
		/*******/

        v_xor_b32 TEMP15, K41, DB_EF00
        v_xor_b32 TEMP16, K20, DB_EF01
        v_xor_b32 TEMP17, K31, DB_EF02
        v_xor_b32 TEMP18, K26, DB_EF03
        v_xor_b32 TEMP19, K46, DB_EF04
        v_xor_b32 TEMP20, K18, DB_EF05
        v_xor_b32 TEMP21, K32, DB_EF06
        v_xor_b32 TEMP22, K53, DB_EF07
        v_xor_b32 TEMP23, K34, DB_EF08
        v_xor_b32 TEMP24, K11, DB_EF09
        v_xor_b32 TEMP25, K47, DB_EF10
        v_xor_b32 TEMP26, K38, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K33, DB07
        v_xor_b32 TEMP20, K06, DB08
        v_xor_b32 TEMP18, K55, DB09
        v_xor_b32 TEMP14, K25, DB10
        v_xor_b32 TEMP16, K12, DB11
        v_xor_b32 TEMP25, K52, DB12
        v_xor_b32 TEMP19, K27, DB11
        v_xor_b32 TEMP22, K04, DB12
        v_xor_b32 TEMP13, K05, DB13
        v_xor_b32 TEMP23, K54, DB14
        v_xor_b32 TEMP24, K48, DB15
        v_xor_b32 TEMP12, K39, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K42, DB_EF24
        v_xor_b32 TEMP09, K22, DB_EF25
        v_xor_b32 TEMP18, K30, DB_EF26
        v_xor_b32 TEMP21, K17, DB_EF27
        v_xor_b32 TEMP22, K00, DB_EF28
        v_xor_b32 TEMP23, K01, DB_EF29
        v_xor_b32 TEMP11, K37, DB_EF30
        v_xor_b32 TEMP14, K49, DB_EF31
        v_xor_b32 TEMP10, K29, DB_EF32
        v_xor_b32 TEMP24, K14, DB_EF33
        v_xor_b32 TEMP20, K16, DB_EF34
        v_xor_b32 TEMP25, K50, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K21, DB23
        v_xor_b32 TEMP18, K43, DB24
        v_xor_b32 TEMP21, K03, DB25
        v_xor_b32 TEMP24, K51, DB26
        v_xor_b32 TEMP26, K09, DB27
        v_xor_b32 TEMP23, K15, DB28
        v_xor_b32 TEMP19, K07, DB27
        v_xor_b32 TEMP12, K35, DB28
        v_xor_b32 TEMP25, K36, DB29
        v_xor_b32 TEMP22, K24, DB30
        v_xor_b32 TEMP11, K44, DB31
        v_xor_b32 TEMP20, K23, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/********/
		/* B 10 */
		/********/

        v_xor_b32 TEMP08, K27, DB_EF48
        v_xor_b32 TEMP18, K06, DB_EF49
        v_xor_b32 TEMP05, K48, DB_EF50
        v_xor_b32 TEMP16, K12, DB_EF51
        v_xor_b32 TEMP26, K32, DB_EF52
        v_xor_b32 TEMP19, K04, DB_EF53
        v_xor_b32 TEMP14, K18, DB_EF54
		v_xor_b32 TEMP06, K39, DB_EF55
        v_xor_b32 TEMP02, K20, DB_EF56
        v_xor_b32 TEMP07, K52, DB_EF57
        v_xor_b32 TEMP04, K33, DB_EF58
        v_xor_b32 TEMP03, K55, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K19, DB39
        v_xor_b32 TEMP18, K47, DB40
        v_xor_b32 TEMP10, K41, DB41
        v_xor_b32 TEMP16, K11, DB42
        v_xor_b32 TEMP02, K53, DB43
        v_xor_b32 TEMP04, K38, DB44
        v_xor_b32 TEMP03, K13, DB43
        v_xor_b32 TEMP06, K45, DB44
        v_xor_b32 TEMP19, K46, DB45
        v_xor_b32 TEMP26, K40, DB46
        v_xor_b32 TEMP22, K34, DB47
        v_xor_b32 TEMP07, K25, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K28, DB_EF72
        v_xor_b32 TEMP18, K08, DB_EF73
        v_xor_b32 TEMP21, K16, DB_EF74
        v_xor_b32 TEMP22, K03, DB_EF75
        v_xor_b32 TEMP04, K43, DB_EF76
        v_xor_b32 TEMP07, K44, DB_EF77
        v_xor_b32 TEMP23, K23, DB_EF78
        v_xor_b32 TEMP06, K35, DB_EF79
        v_xor_b32 TEMP10, K15, DB_EF80
        v_xor_b32 TEMP19, K00, DB_EF81
        v_xor_b32 TEMP02, K02, DB_EF82
        v_xor_b32 TEMP25, K36, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K07, DB55
        v_xor_b32 TEMP18, K29, DB56
        v_xor_b32 TEMP27, K42, DB57
        v_xor_b32 TEMP00, K37, DB58
        v_xor_b32 TEMP12, K24, DB59
        v_xor_b32 TEMP07, K01, DB60
        v_xor_b32 TEMP03, K50, DB59
        v_xor_b32 TEMP01, K21, DB60
        v_xor_b32 TEMP14, K22, DB61
        v_xor_b32 TEMP13, K10, DB62
        v_xor_b32 TEMP02, K30, DB63
        v_xor_b32 TEMP04, K09, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/********/
		/* A 11 */
		/********/

        v_xor_b32 TEMP15, K13, DB_EF00
        v_xor_b32 TEMP16, K47, DB_EF01
        v_xor_b32 TEMP17, K34, DB_EF02
        v_xor_b32 TEMP18, K53, DB_EF03
        v_xor_b32 TEMP19, K18, DB_EF04
        v_xor_b32 TEMP20, K45, DB_EF05
        v_xor_b32 TEMP21, K04, DB_EF06
        v_xor_b32 TEMP22, K25, DB_EF07
        v_xor_b32 TEMP23, K06, DB_EF08
        v_xor_b32 TEMP24, K38, DB_EF09
        v_xor_b32 TEMP25, K19, DB_EF10
        v_xor_b32 TEMP26, K41, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K05, DB07
        v_xor_b32 TEMP20, K33, DB08
        v_xor_b32 TEMP18, K27, DB09
        v_xor_b32 TEMP14, K52, DB10
        v_xor_b32 TEMP16, K39, DB11
        v_xor_b32 TEMP25, K55, DB12
        v_xor_b32 TEMP19, K54, DB11
        v_xor_b32 TEMP22, K31, DB12
        v_xor_b32 TEMP13, K32, DB13
        v_xor_b32 TEMP23, K26, DB14
        v_xor_b32 TEMP24, K20, DB15
        v_xor_b32 TEMP12, K11, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K14, DB_EF24
        v_xor_b32 TEMP09, K51, DB_EF25
        v_xor_b32 TEMP18, K02, DB_EF26
        v_xor_b32 TEMP21, K42, DB_EF27
        v_xor_b32 TEMP22, K29, DB_EF28
        v_xor_b32 TEMP23, K30, DB_EF29
        v_xor_b32 TEMP11, K09, DB_EF30
        v_xor_b32 TEMP14, K21, DB_EF31
        v_xor_b32 TEMP10, K01, DB_EF32
        v_xor_b32 TEMP24, K43, DB_EF33
        v_xor_b32 TEMP20, K17, DB_EF34
        v_xor_b32 TEMP25, K22, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K50, DB23
        v_xor_b32 TEMP18, K15, DB24
        v_xor_b32 TEMP21, K28, DB25
        v_xor_b32 TEMP24, K23, DB26
        v_xor_b32 TEMP26, K10, DB27
        v_xor_b32 TEMP23, K44, DB28
        v_xor_b32 TEMP19, K36, DB27
        v_xor_b32 TEMP12, K07, DB28
        v_xor_b32 TEMP25, K08, DB29
        v_xor_b32 TEMP22, K49, DB30
        v_xor_b32 TEMP11, K16, DB31
        v_xor_b32 TEMP20, K24, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/********/
		/* B 12 */
		/********/

        v_xor_b32 TEMP08, K54, DB_EF48
        v_xor_b32 TEMP18, K33, DB_EF49
        v_xor_b32 TEMP05, K20, DB_EF50
        v_xor_b32 TEMP16, K39, DB_EF51
        v_xor_b32 TEMP26, K04, DB_EF52
        v_xor_b32 TEMP19, K31, DB_EF53
        v_xor_b32 TEMP14, K45, DB_EF54
		v_xor_b32 TEMP06, K11, DB_EF55
        v_xor_b32 TEMP02, K47, DB_EF56
        v_xor_b32 TEMP07, K55, DB_EF57
        v_xor_b32 TEMP04, K05, DB_EF58
        v_xor_b32 TEMP03, K27, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K46, DB39
        v_xor_b32 TEMP18, K19, DB40
        v_xor_b32 TEMP10, K13, DB41
        v_xor_b32 TEMP16, K38, DB42
        v_xor_b32 TEMP02, K25, DB43
        v_xor_b32 TEMP04, K41, DB44
        v_xor_b32 TEMP03, K40, DB43
        v_xor_b32 TEMP06, K48, DB44
        v_xor_b32 TEMP19, K18, DB45
        v_xor_b32 TEMP26, K12, DB46
        v_xor_b32 TEMP22, K06, DB47
        v_xor_b32 TEMP07, K52, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K00, DB_EF72
        v_xor_b32 TEMP18, K37, DB_EF73
        v_xor_b32 TEMP21, K17, DB_EF74
        v_xor_b32 TEMP22, K28, DB_EF75
        v_xor_b32 TEMP04, K15, DB_EF76
        v_xor_b32 TEMP07, K16, DB_EF77
        v_xor_b32 TEMP23, K24, DB_EF78
        v_xor_b32 TEMP06, K07, DB_EF79
        v_xor_b32 TEMP10, K44, DB_EF80
        v_xor_b32 TEMP19, K29, DB_EF81
        v_xor_b32 TEMP02, K03, DB_EF82
        v_xor_b32 TEMP25, K08, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K36, DB55
        v_xor_b32 TEMP18, K01, DB56
        v_xor_b32 TEMP27, K14, DB57
        v_xor_b32 TEMP00, K09, DB58
        v_xor_b32 TEMP12, K49, DB59
        v_xor_b32 TEMP07, K30, DB60
        v_xor_b32 TEMP03, K22, DB59
        v_xor_b32 TEMP01, K50, DB60
        v_xor_b32 TEMP14, K51, DB61
        v_xor_b32 TEMP13, K35, DB62
        v_xor_b32 TEMP02, K02, DB63
        v_xor_b32 TEMP04, K10, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/********/
		/* A 13 */
		/********/

        v_xor_b32 TEMP15, K40, DB_EF00
        v_xor_b32 TEMP16, K19, DB_EF01
        v_xor_b32 TEMP17, K06, DB_EF02
        v_xor_b32 TEMP18, K25, DB_EF03
        v_xor_b32 TEMP19, K45, DB_EF04
        v_xor_b32 TEMP20, K48, DB_EF05
        v_xor_b32 TEMP21, K31, DB_EF06
        v_xor_b32 TEMP22, K52, DB_EF07
        v_xor_b32 TEMP23, K33, DB_EF08
        v_xor_b32 TEMP24, K41, DB_EF09
        v_xor_b32 TEMP25, K46, DB_EF10
        v_xor_b32 TEMP26, K13, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K32, DB07
        v_xor_b32 TEMP20, K05, DB08
        v_xor_b32 TEMP18, K54, DB09
        v_xor_b32 TEMP14, K55, DB10
        v_xor_b32 TEMP16, K11, DB11
        v_xor_b32 TEMP25, K27, DB12
        v_xor_b32 TEMP19, K26, DB11
        v_xor_b32 TEMP22, K34, DB12
        v_xor_b32 TEMP13, K04, DB13
        v_xor_b32 TEMP23, K53, DB14
        v_xor_b32 TEMP24, K47, DB15
        v_xor_b32 TEMP12, K38, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K43, DB_EF24
        v_xor_b32 TEMP09, K23, DB_EF25
        v_xor_b32 TEMP18, K03, DB_EF26
        v_xor_b32 TEMP21, K14, DB_EF27
        v_xor_b32 TEMP22, K01, DB_EF28
        v_xor_b32 TEMP23, K02, DB_EF29
        v_xor_b32 TEMP11, K10, DB_EF30
        v_xor_b32 TEMP14, K50, DB_EF31
        v_xor_b32 TEMP10, K30, DB_EF32
        v_xor_b32 TEMP24, K15, DB_EF33
        v_xor_b32 TEMP20, K42, DB_EF34
        v_xor_b32 TEMP25, K51, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K22, DB23
        v_xor_b32 TEMP18, K44, DB24
        v_xor_b32 TEMP21, K00, DB25
        v_xor_b32 TEMP24, K24, DB26
        v_xor_b32 TEMP26, K35, DB27
        v_xor_b32 TEMP23, K16, DB28
        v_xor_b32 TEMP19, K08, DB27
        v_xor_b32 TEMP12, K36, DB28
        v_xor_b32 TEMP25, K37, DB29
        v_xor_b32 TEMP22, K21, DB30
        v_xor_b32 TEMP11, K17, DB31
        v_xor_b32 TEMP20, K49, DB00
        s_swappc_b64 s[78:79], s[92:93]

		/********/
		/* B 14 */
		/********/

        v_xor_b32 TEMP08, K26, DB_EF48
        v_xor_b32 TEMP18, K05, DB_EF49
        v_xor_b32 TEMP05, K47, DB_EF50
        v_xor_b32 TEMP16, K11, DB_EF51
        v_xor_b32 TEMP26, K31, DB_EF52
        v_xor_b32 TEMP19, K34, DB_EF53
        v_xor_b32 TEMP14, K48, DB_EF54
		v_xor_b32 TEMP06, K38, DB_EF55
        v_xor_b32 TEMP02, K19, DB_EF56
        v_xor_b32 TEMP07, K27, DB_EF57
        v_xor_b32 TEMP04, K32, DB_EF58
        v_xor_b32 TEMP03, K54, DB_EF59
        s_swappc_b64 s[78:79], s[90:91]

        v_xor_b32 TEMP25, K18, DB39
        v_xor_b32 TEMP18, K46, DB40
        v_xor_b32 TEMP10, K40, DB41
        v_xor_b32 TEMP16, K41, DB42
        v_xor_b32 TEMP02, K52, DB43
        v_xor_b32 TEMP04, K13, DB44
        v_xor_b32 TEMP03, K12, DB43
        v_xor_b32 TEMP06, K20, DB44
        v_xor_b32 TEMP19, K45, DB45
        v_xor_b32 TEMP26, K39, DB46
        v_xor_b32 TEMP22, K33, DB47
        v_xor_b32 TEMP07, K55, DB48
        s_swappc_b64 s[78:79], s[88:89]

        v_xor_b32 TEMP03, K29, DB_EF72
        v_xor_b32 TEMP18, K09, DB_EF73
        v_xor_b32 TEMP21, K42, DB_EF74
        v_xor_b32 TEMP22, K00, DB_EF75
        v_xor_b32 TEMP04, K44, DB_EF76
        v_xor_b32 TEMP07, K17, DB_EF77
        v_xor_b32 TEMP23, K49, DB_EF78
        v_xor_b32 TEMP06, K36, DB_EF79
        v_xor_b32 TEMP10, K16, DB_EF80
        v_xor_b32 TEMP19, K01, DB_EF81
        v_xor_b32 TEMP02, K28, DB_EF82
        v_xor_b32 TEMP25, K37, DB_EF83
        s_swappc_b64 s[78:79], s[86:87]

        v_xor_b32 TEMP06, K08, DB55
        v_xor_b32 TEMP18, K30, DB56
        v_xor_b32 TEMP27, K43, DB57
        v_xor_b32 TEMP00, K10, DB58
        v_xor_b32 TEMP12, K21, DB59
        v_xor_b32 TEMP07, K02, DB60
        v_xor_b32 TEMP03, K51, DB59
        v_xor_b32 TEMP01, K22, DB60
        v_xor_b32 TEMP14, K23, DB61
        v_xor_b32 TEMP13, K07, DB62
        v_xor_b32 TEMP02, K03, DB63
        v_xor_b32 TEMP04, K35, DB32
        s_swappc_b64 s[78:79], s[84:85]

		/********/
		/* A 15 */
		/********/

        v_xor_b32 TEMP15, K19, DB_EF00
        v_xor_b32 TEMP16, K53, DB_EF01
        v_xor_b32 TEMP17, K40, DB_EF02
        v_xor_b32 TEMP18, K04, DB_EF03
        v_xor_b32 TEMP19, K55, DB_EF04
        v_xor_b32 TEMP20, K27, DB_EF05
        v_xor_b32 TEMP21, K41, DB_EF06
        v_xor_b32 TEMP22, K31, DB_EF07
        v_xor_b32 TEMP23, K12, DB_EF08
        v_xor_b32 TEMP24, K20, DB_EF09
        v_xor_b32 TEMP25, K25, DB_EF10
        v_xor_b32 TEMP26, K47, DB_EF11
        s_swappc_b64 s[78:79], s[98:99]

        v_xor_b32 TEMP26, K11, DB07
        v_xor_b32 TEMP20, K39, DB08
        v_xor_b32 TEMP18, K33, DB09
        v_xor_b32 TEMP14, K34, DB10
        v_xor_b32 TEMP16, K45, DB11
        v_xor_b32 TEMP25, K06, DB12
        v_xor_b32 TEMP19, K05, DB11
        v_xor_b32 TEMP22, K13, DB12
        v_xor_b32 TEMP13, K38, DB13
        v_xor_b32 TEMP23, K32, DB14
        v_xor_b32 TEMP24, K26, DB15
        v_xor_b32 TEMP12, K48, DB16
        s_swappc_b64 s[78:79], s[96:97]

        v_xor_b32 TEMP16, K22, DB_EF24
        v_xor_b32 TEMP09, K02, DB_EF25
        v_xor_b32 TEMP18, K35, DB_EF26
        v_xor_b32 TEMP21, K50, DB_EF27
        v_xor_b32 TEMP22, K37, DB_EF28
        v_xor_b32 TEMP23, K10, DB_EF29
        v_xor_b32 TEMP11, K42, DB_EF30
        v_xor_b32 TEMP14, K29, DB_EF31
        v_xor_b32 TEMP10, K09, DB_EF32
        v_xor_b32 TEMP24, K51, DB_EF33
        v_xor_b32 TEMP20, K21, DB_EF34
        v_xor_b32 TEMP25, K30, DB_EF35
        s_swappc_b64 s[78:79], s[94:95]

        v_xor_b32 TEMP16, K01, DB23
        v_xor_b32 TEMP18, K23, DB24
        v_xor_b32 TEMP21, K36, DB25
        v_xor_b32 TEMP24, K03, DB26
        v_xor_b32 TEMP26, K14, DB27
        v_xor_b32 TEMP23, K24, DB28
        v_xor_b32 TEMP19, K44, DB27
        v_xor_b32 TEMP12, K15, DB28
        v_xor_b32 TEMP25, K16, DB29
        v_xor_b32 TEMP22, K00, DB30
        v_xor_b32 TEMP11, K49, DB31
        v_xor_b32 TEMP20, K28, DB00
        s_swappc_b64 s[78:79], s[92:93]

        s_add_u32 s32, -1, s32
		s_branch  .startLoop



.quitLoop:
        s_cmp_eq_i32    s80, 0
        s_cbranch_scc0  .L19112_0
        v_readlane_b32 s0, v86, 0
        v_readlane_b32 s1, v86, 1
        s_nop           0x3
        s_load_dwordx4  s[8:11], s[0:1], 0x70
        s_load_dwordx4  s[12:15], s[0:1], 0x78
        s_load_dwordx4  s[0:3], s[0:1], 0x68
        s_mov_b64       s[16:17], exec
        s_mov_b64       s[18:19], exec
        v_mov_b32 v65, 0
        v_mov_b32 v72, v78
.L17884_0:
        v_cmp_lt_i32    vcc, 31, v65
        s_and_saveexec_b64 s[20:21], vcc
        v_mov_b32 v72, 0
        s_cbranch_execz .L17908_0
        s_andn2_b64     s[18:19], s[18:19], exec
        s_cbranch_scc0  .L19008_0
.L17908_0:
        s_and_b64       exec, s[20:21], s[18:19]
        v_lshl_b32 v72, 1, v65
        v_and_b32 v79, v63, v72
        v_cmp_lg_i32    vcc, 0, v79
        v_mov_b32 v79, 0x20000000
        v_cndmask_b32 v79, 0, v79, vcc
        v_and_b32 v71, v31, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x10000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v38, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x8000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v6, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x4000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v46, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x2000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v14, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x1000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v54, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x800000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v22, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x400000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v62, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x200000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v30, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x100000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v37, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x80000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v5, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x40000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_lshrrev_b32 v71, 18, v79
        v_add_i32       v71, vcc, s82, v71
        s_waitcnt       lgkmcnt(0)
        buffer_load_ubyte v71, v71, s[8:11], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_lg_i32    vcc, 0, v71
        s_mov_b64       s[20:21], exec
        s_andn2_b64     exec, s[20:21], vcc
        v_and_b32 v71, v45, v72
        s_cbranch_execz .L18980_0
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x20000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v13, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x10000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v53, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x8000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v21, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x4000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v61, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x2000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v29, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x1000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v36, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x800
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v4, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x400
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v44, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x200
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v12, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x100
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v52, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x80
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v20, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 64, vcc
        v_or_b32 v79, v79, v71
        v_lshrrev_b32 v71, 6, v79
        v_add_i32       v71, vcc, s83, v71
        buffer_load_ubyte v71, v71, s[12:15], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v71
        s_and_saveexec_b64 s[22:23], vcc
        v_and_b32 v71, v60, v72
        s_cbranch_execz .L18960_0
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 32, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v28, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 16, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v35, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 8, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v3, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 4, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v43, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 2, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v72, v11, v72
        v_cmp_lg_i32    vcc, 0, v72
        v_cndmask_b32 v72, 0, 1, vcc
        v_or_b32 v72, v79, v72
        s_mov_b64       s[24:25], exec
        s_mov_b64       s[26:27], exec
        v_mov_b32 v47, s81
        v_mov_b32 v79, 0
        v_mov_b32 v71, 0
        v_mov_b32 v83, 0
.L18700_0:
        v_add_i32       v64, vcc, -1, v47
        s_mov_b64       s[28:29], exec
        s_mov_b64       s[30:31], exec
        v_mov_b32 v78, v83
.L18716_0:
        v_lshlrev_b32 v79, 2, v79
        v_readlane_b32 s32, v86, 3
        v_add_i32       v79, vcc, s32, v79
        tbuffer_load_format_x v79, v79, s[0:3], 0 offen format:[32,float]
        v_cmp_gt_i32    s[32:33], v83, v64
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    s[34:35], v72, v79
        s_or_b64        vcc, s[32:33], s[34:35]
        s_and_saveexec_b64 s[36:37], vcc
        v_cndmask_b32 v79, 0, -1, s[34:35]
        s_cbranch_execz .L18800_0
        v_cndmask_b32 v47, 0, -1, s[32:33]
        v_mov_b32 v71, 1
        v_mov_b32 v83, v78
        s_andn2_b64     s[30:31], s[30:31], exec
        s_cbranch_scc0  .L18896_0
.L18800_0:
        s_and_b64       exec, s[36:37], s[30:31]
        v_add_i32       v79, vcc, v64, v83
        v_ashrrev_i32   v79, 1, v79
        v_lshlrev_b32 v47, 2, v79
        v_readlane_b32 s32, v86, 3
        v_add_i32       v47, vcc, s32, v47
        v_add_i32       v78, vcc, 1, v79
        tbuffer_load_format_x v47, v47, s[0:3], 0 offen format:[32,float]
        s_waitcnt       vmcnt(0)
        v_cmp_gt_u32    vcc, v72, v47
        s_mov_b64       s[32:33], exec
        s_andn2_b64     exec, s[32:33], vcc
        v_mov_b32 v47, v79
        s_cbranch_execz .L18868_0
        s_andn2_b64     s[30:31], s[30:31], exec
        s_cbranch_scc0  .L18896_0
.L18868_0:
        s_mov_b64       exec, s[30:31]
        v_mov_b32 v47, v79
        v_mov_b32 v85, v78
        v_mov_b32 v78, v83
        v_mov_b32 v83, v85
        s_branch        .L18716_0
        v_mov_b32 v83, v78
.L18896_0:
        s_mov_b64       exec, s[28:29]
        v_cmp_lg_u32    vcc, 0, v71
        s_and_saveexec_b64 s[28:29], vcc
        s_andn2_b64     s[26:27], s[26:27], exec
        s_cbranch_scc0  .L18924_0
        s_mov_b64       exec, s[26:27]
        s_branch        .L18700_0
.L18924_0:
        s_mov_b64       exec, s[24:25]
        v_cmp_lg_u32    vcc, 0, v79
        s_and_saveexec_b64 s[24:25], vcc
        v_mov_b32 v72, 1
        s_cbranch_execz .L18952_0
        s_andn2_b64     s[18:19], s[18:19], exec
        s_cbranch_scc0  .L19008_0
.L18952_0:
        s_and_b64       exec, s[24:25], s[18:19]
        v_mov_b32 v72, 1
.L18960_0:
        s_andn2_b64     exec, s[22:23], exec
        s_and_b64       exec, exec, s[18:19]
        v_mov_b32 v72, 0
        s_cbranch_execz .L18976_0
.L18976_0:
        s_and_b64       exec, s[22:23], s[18:19]
.L18980_0:
        s_andn2_b64     exec, s[20:21], exec
        s_and_b64       exec, exec, s[18:19]
        v_mov_b32 v72, 0
        s_cbranch_execz .L18996_0
.L18996_0:
        s_and_b64       exec, s[20:21], s[18:19]
        v_add_i32       v65, vcc, 1, v65
        s_branch        .L17884_0
.L19008_0:
        s_mov_b64       exec, s[16:17]
        v_cmp_lg_i32    vcc, 0, v72
        s_waitcnt       lgkmcnt(0)
        s_and_saveexec_b64 s[0:1], vcc
        v_readlane_b32 s2, v86, 0
        s_cbranch_execz .L19096_0
        v_readlane_b32 s3, v86, 1
        s_nop           0x3
        s_load_dwordx4  s[8:11], s[2:3], 0x50
        v_readlane_b32 s12, v86, 2
        v_add_i32       v65, vcc, s12, v65
        s_waitcnt       lgkmcnt(0)
        buffer_load_ubyte v65, v65, s[8:11], 0 offen
        v_mov_b32 v72, 1
        s_load_dwordx4  s[8:11], s[2:3], 0x60
        s_waitcnt       lgkmcnt(0)
        buffer_store_byte v72, v99, s[8:11], 0 offen offset:4 glc
        s_waitcnt       vmcnt(1)
        buffer_store_byte v65, v99, s[8:11], 0 offen offset:24 glc
.L19096_0:
        s_mov_b64       exec, s[0:1]
        s_waitcnt       expcnt(1)
        v_mov_b32 v72, 2
        s_branch        .L23616_0
.L19112_0:
        s_cmp_eq_i32    s80, 3
        s_cbranch_scc0  .L22320_0
        s_add_u32       s0, -1, s81
        v_readlane_b32 s2, v86, 0
        v_readlane_b32 s3, v86, 1
        s_nop           0x3
        s_load_dwordx4  s[8:11], s[2:3], 0x70
        s_load_dwordx4  s[12:15], s[2:3], 0x78
        s_load_dwordx4  s[16:19], s[2:3], 0x68
        s_mov_b64       s[2:3], exec
        s_mov_b64       s[20:21], exec
        v_mov_b32 v65, 0
        v_mov_b32 v75, v78
        v_mov_b32 v72, 0
        v_mov_b32 v74, 0
        v_mov_b32 v83, 0
        v_mov_b32 v55, 0
        v_mov_b32 v47, 0
        v_mov_b32 v64, 0
        v_mov_b32 v78, 0
.L19192_0:
        v_add_f32       v76, v64, v78
        v_add_f32       v76, v47, v76
        v_add_f32       v76, v55, v76
        v_add_f32       v76, v83, v76
        v_add_f32       v76, v74, v76
        v_add_f32       v76, v72, v76
        v_cmp_eq_u32    vcc, 0, v76
        s_and_saveexec_b64 s[22:23], vcc
        s_andn2_b64     exec, s[22:23], exec
        s_cbranch_execz .L19240_0
        s_andn2_b64     s[20:21], s[20:21], exec
        s_cbranch_scc0  .L22216_0
.L19240_0:
        s_and_b64       exec, s[22:23], s[20:21]
        v_cmp_ge_i32    vcc, 31, v65
        v_cndmask_b32 v72, 1.0, v72, vcc
        v_cmp_eq_u32    vcc, 0, v72
        s_and_saveexec_b64 s[22:23], vcc
        v_lshl_b32 v79, 1, v65
        s_cbranch_execz .L22200_0
        v_and_b32 v76, v63, v79
        v_and_b32 v68, v31, v79
        v_cmp_lg_i32    s[24:25], v76, 0
        v_mov_b32 v76, 0x20000000
        v_cmp_lg_i32    vcc, 0, v68
        v_mov_b32 v68, 0x10000000
        v_and_b32 v82, v38, v79
        v_cndmask_b32 v76, 0, v76, s[24:25]
        v_cndmask_b32 v68, 0, v68, vcc
        v_cmp_lg_i32    vcc, 0, v82
        v_mov_b32 v82, 0x8000000
        v_and_b32 v77, v6, v79
        v_or_b32 v76, v76, v68
        v_cndmask_b32 v68, 0, v82, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_mov_b32 v82, 0x4000000
        v_and_b32 v77, v46, v79
        v_or_b32 v76, v76, v68
        v_cndmask_b32 v68, 0, v82, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_mov_b32 v82, 0x2000000
        v_and_b32 v77, v14, v79
        v_or_b32 v76, v76, v68
        v_cndmask_b32 v68, 0, v82, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_mov_b32 v82, 0x1000000
        v_and_b32 v77, v54, v79
        v_or_b32 v76, v76, v68
        v_cndmask_b32 v68, 0, v82, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_mov_b32 v82, 0x800000
        v_and_b32 v77, v22, v79
        v_or_b32 v76, v76, v68
        v_cndmask_b32 v68, 0, v82, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_mov_b32 v82, 0x400000
        v_and_b32 v77, v62, v79
        v_or_b32 v76, v76, v68
        v_cndmask_b32 v68, 0, v82, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_mov_b32 v82, 0x200000
        v_and_b32 v77, v30, v79
        v_or_b32 v76, v76, v68
        v_cndmask_b32 v68, 0, v82, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_mov_b32 v82, 0x100000
        v_and_b32 v77, v37, v79
        v_or_b32 v76, v76, v68
        v_cndmask_b32 v68, 0, v82, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_mov_b32 v82, 0x80000
        v_and_b32 v77, v5, v79
        v_or_b32 v76, v76, v68
        v_cndmask_b32 v68, 0, v82, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_mov_b32 v82, 0x40000
        v_or_b32 v76, v76, v68
        v_cndmask_b32 v68, 0, v82, vcc
        v_or_b32 v76, v76, v68
        v_lshrrev_b32 v68, 18, v76
        v_add_i32       v68, vcc, s82, v68
        s_waitcnt       lgkmcnt(0)
        buffer_load_ubyte v68, v68, s[8:11], 0 offen
        v_and_b32 v82, v45, v79
        v_cmp_lg_i32    vcc, 0, v82
        v_mov_b32 v82, 0x20000
        v_and_b32 v77, v13, v79
        v_cndmask_b32 v82, 0, v82, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_mov_b32 v77, 0x10000
        v_and_b32 v69, v53, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, v77, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_mov_b32 v77, 0x8000
        v_and_b32 v69, v21, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, v77, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_mov_b32 v77, 0x4000
        v_and_b32 v69, v61, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, v77, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_mov_b32 v77, 0x2000
        v_and_b32 v69, v29, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, v77, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_mov_b32 v77, 0x1000
        v_and_b32 v69, v36, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, v77, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_mov_b32 v77, 0x800
        v_and_b32 v69, v4, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, v77, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_mov_b32 v77, 0x400
        v_and_b32 v69, v44, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, v77, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_mov_b32 v77, 0x200
        v_and_b32 v69, v12, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, v77, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_mov_b32 v77, 0x100
        v_and_b32 v69, v52, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, v77, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_mov_b32 v77, 0x80
        v_and_b32 v69, v20, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, v77, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v77, v60, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, 64, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_and_b32 v77, v28, v79
        v_or_b32 v76, v76, v82
        v_cndmask_b32 v82, 0, 32, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_and_b32 v77, v35, v79
        v_or_b32 v82, v76, v82
        v_cndmask_b32 v69, 0, 16, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_and_b32 v77, v3, v79
        v_or_b32 v82, v82, v69
        v_cndmask_b32 v69, 0, 8, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_and_b32 v77, v43, v79
        v_or_b32 v82, v82, v69
        v_cndmask_b32 v69, 0, 4, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_and_b32 v77, v11, v79
        v_or_b32 v82, v82, v69
        v_cndmask_b32 v69, 0, 2, vcc
        v_cmp_lg_i32    vcc, 0, v77
        v_or_b32 v82, v82, v69
        v_cndmask_b32 v77, 0, 1, vcc
        v_or_b32 v82, v82, v77
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v68
        s_and_saveexec_b64 s[24:25], vcc
        v_lshrrev_b32 v76, 6, v76
        s_cbranch_execz .L20300_0
        v_add_i32       v76, vcc, s83, v76
        buffer_load_ubyte v76, v76, s[12:15], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v76
        s_and_saveexec_b64 s[26:27], vcc
        s_cbranch_execz .L20288_0
        s_mov_b64       s[28:29], exec
        s_mov_b64       s[30:31], exec
        v_mov_b32 v68, s81
        v_mov_b32 v76, 0
        v_mov_b32 v77, 0
        v_mov_b32 v69, 0
.L20056_0:
        v_add_i32       v68, vcc, -1, v68
        s_mov_b64       s[32:33], exec
        s_mov_b64       s[34:35], exec
        v_mov_b32 v84, v77
.L20072_0:
        v_lshlrev_b32 v77, 2, v76
        v_readlane_b32 s1, v86, 3
        v_add_i32       v77, vcc, s1, v77
        tbuffer_load_format_x v77, v77, s[16:19], 0 offen format:[32,float]
        v_cmp_gt_i32    s[36:37], v84, v68
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    s[38:39], v82, v77
        s_or_b64        vcc, s[36:37], s[38:39]
        s_and_saveexec_b64 s[40:41], vcc
        v_cndmask_b32 v68, 0, -1, s[38:39]
        s_cbranch_execz .L20152_0
        v_cndmask_b32 v77, 0, -1, s[36:37]
        v_mov_b32 v69, 1
        s_andn2_b64     s[34:35], s[34:35], exec
        s_cbranch_scc0  .L20244_0
.L20152_0:
        s_and_b64       exec, s[40:41], s[34:35]
        v_add_i32       v76, vcc, v68, v84
        v_ashrrev_i32   v76, 1, v76
        v_lshlrev_b32 v77, 2, v76
        v_readlane_b32 s1, v86, 3
        v_add_i32       v77, vcc, s1, v77
        v_add_i32       v75, vcc, 1, v76
        tbuffer_load_format_x v77, v77, s[16:19], 0 offen format:[32,float]
        s_waitcnt       vmcnt(0)
        v_cmp_gt_u32    vcc, v82, v77
        s_mov_b64       s[36:37], exec
        s_andn2_b64     exec, s[36:37], vcc
        v_mov_b32 v68, v76
        s_cbranch_execz .L20224_0
        v_mov_b32 v77, v84
        s_andn2_b64     s[34:35], s[34:35], exec
        s_cbranch_scc0  .L20244_0
.L20224_0:
        s_mov_b64       exec, s[34:35]
        v_mov_b32 v77, v84
        v_mov_b32 v84, v75
        s_branch        .L20072_0
        v_mov_b32 v68, v76
.L20244_0:
        s_mov_b64       exec, s[32:33]
        v_cmp_lg_u32    vcc, 0, v69
        s_and_saveexec_b64 s[32:33], vcc
        s_andn2_b64     s[30:31], s[30:31], exec
        s_cbranch_scc0  .L20272_0
        s_mov_b64       exec, s[30:31]
        s_branch        .L20056_0
.L20272_0:
        s_mov_b64       exec, s[28:29]
        v_cmp_eq_u32    vcc, 0, v68
        v_cndmask_b32 v74, 1.0, v74, vcc
        v_mov_b32 v75, 1
.L20288_0:
        s_andn2_b64     exec, s[26:27], exec
        v_mov_b32 v75, 0
        s_mov_b64       exec, s[26:27]
.L20300_0:
        s_andn2_b64     exec, s[24:25], exec
        v_mov_b32 v75, 0
        s_mov_b64       exec, s[24:25]
        v_cmp_eq_u32    vcc, 0, v74
        s_and_b64       exec, s[24:25], vcc
        v_lshlrev_b32 v68, 6, v82
        s_cbranch_execz .L22196_0
        v_and_b32 v68, 0x3fffffc0, v68
        v_lshrrev_b32 v77, 18, v68
        v_add_i32       v77, vcc, s82, v77
        buffer_load_ubyte v77, v77, s[8:11], 0 offen
        v_and_b32 v69, v51, v79
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v19, v79
        v_cndmask_b32 v84, 0, 32, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v59, v79
        v_or_b32 v68, v84, v68
        v_cndmask_b32 v84, 0, 16, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v27, v79
        v_or_b32 v68, v68, v84
        v_cndmask_b32 v84, 0, 8, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v34, v79
        v_or_b32 v68, v68, v84
        v_cndmask_b32 v84, 0, 4, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v2, v79
        v_or_b32 v68, v68, v84
        v_cndmask_b32 v84, 0, 2, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_or_b32 v68, v68, v84
        v_cndmask_b32 v69, 0, 1, vcc
        v_or_b32 v68, v68, v69
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v77
        s_and_saveexec_b64 s[26:27], vcc
        v_bfe_u32       v82, v82, 0, 24
        s_cbranch_execz .L20688_0
        v_add_i32       v82, vcc, s83, v82
        buffer_load_ubyte v82, v82, s[12:15], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v82
        s_and_saveexec_b64 s[28:29], vcc
        s_cbranch_execz .L20688_0
        s_mov_b64       s[30:31], exec
        s_mov_b64       s[32:33], exec
        v_mov_b32 v71, s0
        v_mov_b32 v82, 0
        v_mov_b32 v77, 0
        s_movk_i32      s34, 0x0
        s_movk_i32      s35, 0x0
.L20552_0:
        v_lshlrev_b32 v77, 2, v77
        v_readlane_b32 s1, v86, 3
        v_add_i32       v77, vcc, s1, v77
        tbuffer_load_format_x v77, v77, s[16:19], 0 offen format:[32,float]
        v_cmp_gt_i32    s[36:37], v82, v71
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, v68, v77
        s_andn2_b64     s[34:35], s[34:35], exec
        s_or_b64        s[34:35], vcc, s[34:35]
        s_or_b64        vcc, s[36:37], vcc
        s_and_saveexec_b64 s[36:37], vcc
        s_andn2_b64     s[32:33], s[32:33], exec
        s_cbranch_scc0  .L20672_0
        s_mov_b64       exec, s[32:33]
        v_add_i32       v77, vcc, v71, v82
        v_ashrrev_i32   v77, 1, v77
        v_lshlrev_b32 v69, 2, v77
        v_readlane_b32 s1, v86, 3
        v_add_i32       v69, vcc, s1, v69
        v_add_i32       v84, vcc, -1, v77
        v_add_i32       v75, vcc, 1, v77
        tbuffer_load_format_x v69, v69, s[16:19], 0 offen format:[32,float]
        s_waitcnt       vmcnt(0)
        v_cmp_ge_u32    vcc, v69, v68
        v_cndmask_b32 v82, v75, v82, vcc
        v_cndmask_b32 v71, v71, v84, vcc
        s_branch        .L20552_0
.L20672_0:
        s_mov_b64       exec, s[30:31]
        v_cndmask_b32 v83, v83, 1.0, s[34:35]
        v_mov_b32 v75, 1
.L20688_0:
        s_mov_b64       exec, s[26:27]
        v_cmp_eq_u32    vcc, 0, v83
        s_and_b64       exec, s[26:27], vcc
        v_lshlrev_b32 v82, 6, v68
        s_cbranch_execz .L22196_0
        v_and_b32 v82, 0x3fffffc0, v82
        v_lshrrev_b32 v77, 18, v82
        v_add_i32       v77, vcc, s82, v77
        buffer_load_ubyte v77, v77, s[8:11], 0 offen
        v_and_b32 v69, v42, v79
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v10, v79
        v_cndmask_b32 v84, 0, 32, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v50, v79
        v_or_b32 v82, v84, v82
        v_cndmask_b32 v84, 0, 16, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v18, v79
        v_or_b32 v82, v82, v84
        v_cndmask_b32 v84, 0, 8, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v58, v79
        v_or_b32 v82, v82, v84
        v_cndmask_b32 v84, 0, 4, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v26, v79
        v_or_b32 v82, v82, v84
        v_cndmask_b32 v84, 0, 2, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_or_b32 v82, v82, v84
        v_cndmask_b32 v69, 0, 1, vcc
        v_or_b32 v82, v82, v69
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v77
        s_and_saveexec_b64 s[28:29], vcc
        v_bfe_u32       v68, v68, 0, 24
        s_cbranch_execz .L21072_0
        v_add_i32       v68, vcc, s83, v68
        buffer_load_ubyte v68, v68, s[12:15], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v68
        s_and_saveexec_b64 s[30:31], vcc
        s_cbranch_execz .L21072_0
        s_mov_b64       s[32:33], exec
        s_mov_b64       s[34:35], exec
        v_mov_b32 v71, s0
        v_mov_b32 v68, 0
        v_mov_b32 v77, 0
        s_movk_i32      s36, 0x0
        s_movk_i32      s37, 0x0
        s_nop           0x0
.L20936_0:
        v_lshlrev_b32 v77, 2, v77
        v_readlane_b32 s1, v86, 3
        v_add_i32       v77, vcc, s1, v77
        tbuffer_load_format_x v77, v77, s[16:19], 0 offen format:[32,float]
        v_cmp_gt_i32    s[38:39], v68, v71
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, v82, v77
        s_andn2_b64     s[36:37], s[36:37], exec
        s_or_b64        s[36:37], vcc, s[36:37]
        s_or_b64        vcc, s[38:39], vcc
        s_and_saveexec_b64 s[38:39], vcc
        s_andn2_b64     s[34:35], s[34:35], exec
        s_cbranch_scc0  .L21056_0
        s_mov_b64       exec, s[34:35]
        v_add_i32       v77, vcc, v71, v68
        v_ashrrev_i32   v77, 1, v77
        v_lshlrev_b32 v69, 2, v77
        v_readlane_b32 s1, v86, 3
        v_add_i32       v69, vcc, s1, v69
        v_add_i32       v84, vcc, -1, v77
        v_add_i32       v75, vcc, 1, v77
        tbuffer_load_format_x v69, v69, s[16:19], 0 offen format:[32,float]
        s_waitcnt       vmcnt(0)
        v_cmp_ge_u32    vcc, v69, v82
        v_cndmask_b32 v68, v75, v68, vcc
        v_cndmask_b32 v71, v71, v84, vcc
        s_branch        .L20936_0
.L21056_0:
        s_mov_b64       exec, s[32:33]
        v_cndmask_b32 v55, v55, 1.0, s[36:37]
        v_mov_b32 v75, 1
.L21072_0:
        s_mov_b64       exec, s[28:29]
        v_cmp_eq_u32    vcc, 0, v55
        s_and_b64       exec, s[28:29], vcc
        v_lshlrev_b32 v68, 6, v82
        s_cbranch_execz .L22196_0
        v_and_b32 v68, 0x3fffffc0, v68
        v_lshrrev_b32 v77, 18, v68
        v_add_i32       v77, vcc, s82, v77
        buffer_load_ubyte v77, v77, s[8:11], 0 offen
        v_and_b32 v69, v33, v79
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v1, v79
        v_cndmask_b32 v84, 0, 32, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v41, v79
        v_or_b32 v68, v84, v68
        v_cndmask_b32 v84, 0, 16, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v9, v79
        v_or_b32 v68, v68, v84
        v_cndmask_b32 v84, 0, 8, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v49, v79
        v_or_b32 v68, v68, v84
        v_cndmask_b32 v84, 0, 4, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v17, v79
        v_or_b32 v68, v68, v84
        v_cndmask_b32 v84, 0, 2, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_or_b32 v68, v68, v84
        v_cndmask_b32 v69, 0, 1, vcc
        v_or_b32 v68, v68, v69
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v77
        s_and_saveexec_b64 s[30:31], vcc
        v_bfe_u32       v82, v82, 0, 24
        s_cbranch_execz .L21452_0
        v_add_i32       v82, vcc, s83, v82
        buffer_load_ubyte v82, v82, s[12:15], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v82
        s_and_saveexec_b64 s[32:33], vcc
        s_cbranch_execz .L21452_0
        s_mov_b64       s[34:35], exec
        s_mov_b64       s[36:37], exec
        v_mov_b32 v71, s0
        v_mov_b32 v82, 0
        v_mov_b32 v77, 0
        s_movk_i32      s38, 0x0
        s_movk_i32      s39, 0x0
.L21316_0:
        v_lshlrev_b32 v77, 2, v77
        v_readlane_b32 s1, v86, 3
        v_add_i32       v77, vcc, s1, v77
        tbuffer_load_format_x v77, v77, s[16:19], 0 offen format:[32,float]
        v_cmp_gt_i32    s[40:41], v82, v71
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, v68, v77
        s_andn2_b64     s[38:39], s[38:39], exec
        s_or_b64        s[38:39], vcc, s[38:39]
        s_or_b64        vcc, s[40:41], vcc
        s_and_saveexec_b64 s[40:41], vcc
        s_andn2_b64     s[36:37], s[36:37], exec
        s_cbranch_scc0  .L21436_0
        s_mov_b64       exec, s[36:37]
        v_add_i32       v77, vcc, v71, v82
        v_ashrrev_i32   v77, 1, v77
        v_lshlrev_b32 v69, 2, v77
        v_readlane_b32 s1, v86, 3
        v_add_i32       v69, vcc, s1, v69
        v_add_i32       v84, vcc, -1, v77
        v_add_i32       v75, vcc, 1, v77
        tbuffer_load_format_x v69, v69, s[16:19], 0 offen format:[32,float]
        s_waitcnt       vmcnt(0)
        v_cmp_ge_u32    vcc, v69, v68
        v_cndmask_b32 v82, v75, v82, vcc
        v_cndmask_b32 v71, v71, v84, vcc
        s_branch        .L21316_0
.L21436_0:
        s_mov_b64       exec, s[34:35]
        v_cndmask_b32 v47, v47, 1.0, s[38:39]
        v_mov_b32 v75, 1
.L21452_0:
        s_mov_b64       exec, s[30:31]
        v_cmp_eq_u32    vcc, 0, v47
        s_and_b64       exec, s[30:31], vcc
        v_lshlrev_b32 v82, 6, v68
        s_cbranch_execz .L22196_0
        v_and_b32 v82, 0x3fffffc0, v82
        v_lshrrev_b32 v77, 18, v82
        v_add_i32       v77, vcc, s82, v77
        buffer_load_ubyte v77, v77, s[8:11], 0 offen
        v_and_b32 v69, v57, v79
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v25, v79
        v_cndmask_b32 v84, 0, 32, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v32, v79
        v_or_b32 v82, v84, v82
        v_cndmask_b32 v84, 0, 16, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v0, v79
        v_or_b32 v82, v82, v84
        v_cndmask_b32 v84, 0, 8, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v40, v79
        v_or_b32 v82, v82, v84
        v_cndmask_b32 v84, 0, 4, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_and_b32 v69, v8, v79
        v_or_b32 v82, v82, v84
        v_cndmask_b32 v84, 0, 2, vcc
        v_cmp_lg_i32    vcc, 0, v69
        v_or_b32 v82, v82, v84
        v_cndmask_b32 v69, 0, 1, vcc
        v_or_b32 v82, v82, v69
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v77
        s_and_saveexec_b64 s[32:33], vcc
        v_bfe_u32       v68, v68, 0, 24
        s_cbranch_execz .L21840_0
        v_add_i32       v68, vcc, s83, v68
        buffer_load_ubyte v68, v68, s[12:15], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v68
        s_and_saveexec_b64 s[34:35], vcc
        s_cbranch_execz .L21840_0
        s_mov_b64       s[36:37], exec
        s_mov_b64       s[38:39], exec
        v_mov_b32 v71, s0
        v_mov_b32 v68, 0
        v_mov_b32 v77, 0
        s_movk_i32      s40, 0x0
        s_movk_i32      s41, 0x0
        s_nop           0x0
        s_nop           0x0
.L21704_0:
        v_lshlrev_b32 v77, 2, v77
        v_readlane_b32 s1, v86, 3
        v_add_i32       v77, vcc, s1, v77
        tbuffer_load_format_x v77, v77, s[16:19], 0 offen format:[32,float]
        v_cmp_gt_i32    s[42:43], v68, v71
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, v82, v77
        s_andn2_b64     s[40:41], s[40:41], exec
        s_or_b64        s[40:41], vcc, s[40:41]
        s_or_b64        vcc, s[42:43], vcc
        s_and_saveexec_b64 s[42:43], vcc
        s_andn2_b64     s[38:39], s[38:39], exec
        s_cbranch_scc0  .L21824_0
        s_mov_b64       exec, s[38:39]
        v_add_i32       v77, vcc, v71, v68
        v_ashrrev_i32   v77, 1, v77
        v_lshlrev_b32 v69, 2, v77
        v_readlane_b32 s1, v86, 3
        v_add_i32       v69, vcc, s1, v69
        v_add_i32       v84, vcc, -1, v77
        v_add_i32       v75, vcc, 1, v77
        tbuffer_load_format_x v69, v69, s[16:19], 0 offen format:[32,float]
        s_waitcnt       vmcnt(0)
        v_cmp_ge_u32    vcc, v69, v82
        v_cndmask_b32 v68, v75, v68, vcc
        v_cndmask_b32 v71, v71, v84, vcc
        s_branch        .L21704_0
.L21824_0:
        s_mov_b64       exec, s[36:37]
        v_cndmask_b32 v64, v64, 1.0, s[40:41]
        v_mov_b32 v75, 1
.L21840_0:
        s_mov_b64       exec, s[32:33]
        v_cmp_eq_u32    vcc, 0, v64
        s_and_b64       exec, s[32:33], vcc
        v_lshlrev_b32 v68, 6, v82
        s_cbranch_execz .L22196_0
        v_and_b32 v68, 0x3fffffc0, v68
        v_lshrrev_b32 v77, 18, v68
        v_add_i32       v77, vcc, s82, v77
        buffer_load_ubyte v77, v77, s[8:11], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v77
        s_and_saveexec_b64 s[34:35], vcc
        v_bfe_u32       v82, v82, 0, 24
        s_cbranch_execz .L22180_0
        v_add_i32       v82, vcc, s83, v82
        buffer_load_ubyte v82, v82, s[12:15], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v82
        s_and_saveexec_b64 s[36:37], vcc
        v_and_b32 v71, v48, v79
        s_cbranch_execz .L22180_0
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 32, vcc
        v_or_b32 v71, v68, v71
        v_and_b32 v68, v16, v79
        v_cmp_lg_i32    vcc, 0, v68
        v_cndmask_b32 v68, 0, 16, vcc
        v_or_b32 v71, v71, v68
        v_and_b32 v68, v56, v79
        v_cmp_lg_i32    vcc, 0, v68
        v_cndmask_b32 v68, 0, 8, vcc
        v_or_b32 v71, v71, v68
        v_and_b32 v79, v24, v79
        v_cmp_lg_i32    vcc, 0, v79
        v_cndmask_b32 v79, 0, 4, vcc
        v_or_b32 v79, v71, v79
        s_mov_b64       s[38:39], exec
        s_mov_b64       s[40:41], exec
        v_mov_b32 v71, s0
        v_mov_b32 v68, 0
        v_mov_b32 v82, 0
        s_movk_i32      s42, 0x0
        s_movk_i32      s43, 0x0
.L22044_0:
        v_lshlrev_b32 v68, 2, v68
        v_readlane_b32 s1, v86, 3
        v_add_i32       v68, vcc, s1, v68
        tbuffer_load_format_x v68, v68, s[16:19], 0 offen format:[32,float]
        v_cmp_gt_i32    s[44:45], v82, v71
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, v79, v68
        s_andn2_b64     s[42:43], s[42:43], exec
        s_or_b64        s[42:43], vcc, s[42:43]
        s_or_b64        vcc, s[44:45], vcc
        s_and_saveexec_b64 s[44:45], vcc
        s_andn2_b64     s[40:41], s[40:41], exec
        s_cbranch_scc0  .L22164_0
        s_mov_b64       exec, s[40:41]
        v_add_i32       v68, vcc, v71, v82
        v_ashrrev_i32   v68, 1, v68
        v_lshlrev_b32 v77, 2, v68
        v_readlane_b32 s1, v86, 3
        v_add_i32       v77, vcc, s1, v77
        v_add_i32       v69, vcc, -1, v68
        v_add_i32       v84, vcc, 1, v68
        tbuffer_load_format_x v77, v77, s[16:19], 0 offen format:[32,float]
        s_waitcnt       vmcnt(0)
        v_cmp_ge_u32    vcc, v77, v79
        v_cndmask_b32 v82, v84, v82, vcc
        v_cndmask_b32 v71, v71, v69, vcc
        s_branch        .L22044_0
.L22164_0:
        s_mov_b64       exec, s[38:39]
        v_cndmask_b32 v78, v78, 1.0, s[42:43]
        v_mov_b32 v75, 1
.L22180_0:
        s_mov_b64       exec, s[34:35]
        v_cmp_eq_u32    vcc, 0, v78
        v_addc_u32      v65, vcc, v65, 0, vcc
.L22196_0:
        s_mov_b64       exec, s[24:25]
.L22200_0:
        s_andn2_b64     exec, s[22:23], exec
        v_mov_b32 v75, 0
        s_mov_b64       exec, s[22:23]
        s_branch        .L19192_0
.L22216_0:
        s_mov_b64       exec, s[2:3]
        v_cmp_lg_i32    vcc, 0, v75
        s_and_saveexec_b64 s[0:1], vcc
        v_readlane_b32 s2, v86, 0
        s_cbranch_execz .L22304_0
        v_readlane_b32 s3, v86, 1
        s_waitcnt       lgkmcnt(0)
        s_nop           0x2
        s_load_dwordx4  s[8:11], s[2:3], 0x50
        v_readlane_b32 s12, v86, 2
        v_add_i32       v65, vcc, s12, v65
        s_waitcnt       lgkmcnt(0)
        buffer_load_ubyte v65, v65, s[8:11], 0 offen
        v_mov_b32 v72, 1
        s_load_dwordx4  s[8:11], s[2:3], 0x60
        s_waitcnt       lgkmcnt(0)
        buffer_store_byte v72, v99, s[8:11], 0 offen offset:4 glc
        s_waitcnt       vmcnt(1)
        buffer_store_byte v65, v99, s[8:11], 0 offen offset:24 glc
.L22304_0:
        s_mov_b64       exec, s[0:1]
        s_waitcnt       expcnt(1)
        v_mov_b32 v72, 2
        s_branch        .L23616_0
.L22320_0:
        s_cmp_eq_i32    s80, 2
        s_cbranch_scc1  .L22336_0
        v_mov_b32 v72, 1
        s_branch        .L23616_0
.L22336_0:
        v_readlane_b32 s0, v86, 0
        v_readlane_b32 s1, v86, 1
        s_nop           0x3
        s_load_dwordx4  s[8:11], s[0:1], 0x70
        s_load_dwordx4  s[12:15], s[0:1], 0x78
        s_load_dwordx4  s[0:3], s[0:1], 0x68
        s_mov_b64       s[16:17], exec
        s_mov_b64       s[18:19], exec
        v_mov_b32 v65, 0
        v_mov_b32 v72, v78
.L22376_0:
        v_cmp_lt_i32    vcc, 31, v65
        s_and_saveexec_b64 s[20:21], vcc
        v_mov_b32 v72, 0
        s_cbranch_execz .L22400_0
        s_andn2_b64     s[18:19], s[18:19], exec
        s_cbranch_scc0  .L23508_0
.L22400_0:
        s_and_b64       exec, s[20:21], s[18:19]
        v_lshl_b32 v72, 1, v65
        v_and_b32 v79, v63, v72
        v_cmp_lg_i32    vcc, 0, v79
        v_mov_b32 v79, 0x20000000
        v_cndmask_b32 v79, 0, v79, vcc
        v_and_b32 v71, v31, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x10000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v38, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x8000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v6, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x4000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v46, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x2000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v14, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x1000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v54, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x800000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v22, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x400000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v62, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x200000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v30, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x100000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v37, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x80000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v5, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x40000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_lshrrev_b32 v71, 18, v79
        v_add_i32       v71, vcc, s82, v71
        s_waitcnt       lgkmcnt(0)
        buffer_load_ubyte v71, v71, s[8:11], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_lg_i32    vcc, 0, v71
        s_mov_b64       s[20:21], exec
        s_andn2_b64     exec, s[20:21], vcc
        v_and_b32 v71, v45, v72
        s_cbranch_execz .L23480_0
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x20000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v13, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x10000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v53, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x8000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v21, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x4000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v61, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x2000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v29, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x1000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v36, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x800
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v4, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x400
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v44, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x200
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v12, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x100
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v52, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x80
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v20, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 64, vcc
        v_or_b32 v79, v79, v71
        v_lshrrev_b32 v71, 6, v79
        v_add_i32       v71, vcc, s83, v71
        buffer_load_ubyte v71, v71, s[12:15], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v71
        s_and_saveexec_b64 s[22:23], vcc
        v_and_b32 v71, v60, v72
        s_cbranch_execz .L23460_0
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 32, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v28, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 16, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v35, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 8, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v3, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 4, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v43, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 2, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v72, v11, v72
        v_cmp_lg_i32    vcc, 0, v72
        v_cndmask_b32 v72, 0, 1, vcc
        v_or_b32 v72, v79, v72
        s_mov_b64       s[24:25], exec
        s_mov_b64       s[26:27], exec
        v_mov_b32 v47, s81
        v_mov_b32 v79, 0
        v_mov_b32 v71, 0
        v_mov_b32 v83, 0
.L23192_0:
        v_add_i32       v64, vcc, -1, v47
        s_mov_b64       s[28:29], exec
        s_mov_b64       s[30:31], exec
        v_mov_b32 v78, v83
        s_nop           0x0
        s_nop           0x0
.L23216_0:
        v_lshlrev_b32 v79, 2, v79
        v_readlane_b32 s32, v86, 3
        v_add_i32       v79, vcc, s32, v79
        tbuffer_load_format_x v79, v79, s[0:3], 0 offen format:[32,float]
        v_cmp_gt_i32    s[32:33], v83, v64
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    s[34:35], v72, v79
        s_or_b64        vcc, s[32:33], s[34:35]
        s_and_saveexec_b64 s[36:37], vcc
        v_cndmask_b32 v79, 0, -1, s[34:35]
        s_cbranch_execz .L23300_0
        v_cndmask_b32 v47, 0, -1, s[32:33]
        v_mov_b32 v71, 1
        v_mov_b32 v83, v78
        s_andn2_b64     s[30:31], s[30:31], exec
        s_cbranch_scc0  .L23396_0
.L23300_0:
        s_and_b64       exec, s[36:37], s[30:31]
        v_add_i32       v79, vcc, v64, v83
        v_ashrrev_i32   v79, 1, v79
        v_lshlrev_b32 v47, 2, v79
        v_readlane_b32 s32, v86, 3
        v_add_i32       v47, vcc, s32, v47
        v_add_i32       v78, vcc, 1, v79
        tbuffer_load_format_x v47, v47, s[0:3], 0 offen format:[32,float]
        s_waitcnt       vmcnt(0)
        v_cmp_gt_u32    vcc, v72, v47
        s_mov_b64       s[32:33], exec
        s_andn2_b64     exec, s[32:33], vcc
        v_mov_b32 v47, v79
        s_cbranch_execz .L23368_0
        s_andn2_b64     s[30:31], s[30:31], exec
        s_cbranch_scc0  .L23396_0
.L23368_0:
        s_mov_b64       exec, s[30:31]
        v_mov_b32 v47, v79
        v_mov_b32 v85, v78
        v_mov_b32 v78, v83
        v_mov_b32 v83, v85
        s_branch        .L23216_0
        v_mov_b32 v83, v78
.L23396_0:
        s_mov_b64       exec, s[28:29]
        v_cmp_lg_u32    vcc, 0, v71
        s_and_saveexec_b64 s[28:29], vcc
        s_andn2_b64     s[26:27], s[26:27], exec
        s_cbranch_scc0  .L23424_0
        s_mov_b64       exec, s[26:27]
        s_branch        .L23192_0
.L23424_0:
        s_mov_b64       exec, s[24:25]
        v_cmp_lg_u32    vcc, 0, v79
        s_and_saveexec_b64 s[24:25], vcc
        v_mov_b32 v72, 1
        s_cbranch_execz .L23452_0
        s_andn2_b64     s[18:19], s[18:19], exec
        s_cbranch_scc0  .L23508_0
.L23452_0:
        s_and_b64       exec, s[24:25], s[18:19]
        v_mov_b32 v72, 1
.L23460_0:
        s_andn2_b64     exec, s[22:23], exec
        s_and_b64       exec, exec, s[18:19]
        v_mov_b32 v72, 0
        s_cbranch_execz .L23476_0
.L23476_0:
        s_and_b64       exec, s[22:23], s[18:19]
.L23480_0:
        s_andn2_b64     exec, s[20:21], exec
        s_and_b64       exec, exec, s[18:19]
        v_mov_b32 v72, 0
        s_cbranch_execz .L23496_0
.L23496_0:
        s_and_b64       exec, s[20:21], s[18:19]
        v_add_i32       v65, vcc, 1, v65
        s_branch        .L22376_0
.L23508_0:
        s_mov_b64       exec, s[16:17]
        v_cmp_eq_i32    vcc, 0, v72
        s_waitcnt       lgkmcnt(0)
        s_and_saveexec_b64 s[0:1], vcc
        v_mov_b32 v72, 1
        s_andn2_b64     exec, s[0:1], exec
        v_readlane_b32 s2, v86, 0
        s_cbranch_execz .L23612_0
        v_readlane_b32 s3, v86, 1
        s_nop           0x3
        s_load_dwordx4  s[8:11], s[2:3], 0x50
        v_readlane_b32 s12, v86, 2
        v_add_i32       v65, vcc, s12, v65
        s_waitcnt       lgkmcnt(0)
        buffer_load_ubyte v65, v65, s[8:11], 0 offen
        v_mov_b32 v72, 1
        s_load_dwordx4  s[8:11], s[2:3], 0x60
        s_waitcnt       lgkmcnt(0)
        buffer_store_byte v72, v99, s[8:11], 0 offen offset:4 glc
        s_waitcnt       vmcnt(1)
        buffer_store_byte v65, v99, s[8:11], 0 offen offset:24 glc
        s_waitcnt       expcnt(1)
        v_mov_b32 v72, 0
.L23612_0:
        s_mov_b64       exec, s[0:1]
.L23616_0:
        v_cmp_lg_i32    vcc, 2, v72
        s_and_saveexec_b64 s[0:1], vcc
        v_cmp_lg_u32    vcc, 0, v72
        s_cbranch_execz .L24872_0
        s_and_saveexec_b64 s[2:3], vcc
        s_cbranch_execz .L24872_0
        s_add_u32       s80, -1, s80
        s_cmp_le_u32    s80, 1
        s_cbranch_scc0  .L24872_0
        s_waitcnt       lgkmcnt(0)
        v_readlane_b32 s8, v86, 0
        v_readlane_b32 s9, v86, 1
        s_nop           0x3
        s_load_dwordx4  s[12:15], s[8:9], 0x70
        s_load_dwordx4  s[16:19], s[8:9], 0x78
        s_load_dwordx4  s[8:11], s[8:9], 0x68
        s_mov_b64       s[20:21], exec
        s_mov_b64       s[22:23], exec
        s_waitcnt       expcnt(0)
        v_mov_b32 v65, 0
.L23696_0:
        v_cmp_gt_i32    s[24:25], v65, 31
        s_and_saveexec_b64 s[24:25], s[24:25]
        v_mov_b32 v72, 0
        s_cbranch_execz .L23724_0
        s_andn2_b64     s[22:23], s[22:23], exec
        s_cbranch_scc0  .L24784_0
.L23724_0:
        s_and_b64       exec, s[24:25], s[22:23]
        v_lshl_b32 v72, 1, v65
        v_and_b32 v79, v51, v72
        v_cmp_lg_i32    vcc, 0, v79
        v_mov_b32 v79, 0x20000000
        v_cndmask_b32 v79, 0, v79, vcc
        v_and_b32 v71, v19, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x10000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v59, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x8000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v27, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x4000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v34, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x2000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v2, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x1000000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v42, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x800000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v10, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x400000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v50, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x200000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v18, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x100000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v58, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x80000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v26, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x40000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_lshrrev_b32 v71, 18, v79
        v_add_i32       v71, vcc, s82, v71
        s_waitcnt       lgkmcnt(0)
        buffer_load_ubyte v71, v71, s[12:15], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_lg_i32    vcc, 0, v71
        s_mov_b64       s[24:25], exec
        s_andn2_b64     exec, s[24:25], vcc
        v_and_b32 v71, v33, v72
        s_cbranch_execz .L24756_0
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x20000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v1, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x10000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v41, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x8000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v9, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x4000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v49, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x2000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v17, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x1000
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v57, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x800
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v25, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x400
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v32, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x200
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v0, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x100
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v40, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_mov_b32 v71, 0x80
        v_cndmask_b32 v71, 0, v71, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v8, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 64, vcc
        v_or_b32 v79, v79, v71
        v_lshrrev_b32 v71, 6, v79
        v_add_i32       v71, vcc, s83, v71
        buffer_load_ubyte v71, v71, s[16:19], 0 offen
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    vcc, 0, v71
        s_and_saveexec_b64 s[26:27], vcc
        v_and_b32 v71, v48, v72
        s_cbranch_execz .L24736_0
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 32, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v16, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 16, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v71, v56, v72
        v_cmp_lg_i32    vcc, 0, v71
        v_cndmask_b32 v71, 0, 8, vcc
        v_or_b32 v79, v79, v71
        v_and_b32 v72, v24, v72
        v_cmp_lg_i32    vcc, 0, v72
        v_cndmask_b32 v72, 0, 4, vcc
        v_or_b32 v72, v79, v72
        s_mov_b64       s[28:29], exec
        s_mov_b64       s[30:31], exec
        v_mov_b32 v62, s81
        v_mov_b32 v79, 0
        v_mov_b32 v63, 0
        v_mov_b32 v55, 0
.L24476_0:
        v_add_i32       v61, vcc, -1, v62
        s_mov_b64       s[32:33], exec
        s_mov_b64       s[34:35], exec
        v_mov_b32 v60, v55
.L24492_0:
        v_lshlrev_b32 v79, 2, v79
        v_readlane_b32 s80, v86, 3
        v_add_i32       v79, vcc, s80, v79
        tbuffer_load_format_x v79, v79, s[8:11], 0 offen format:[32,float]
        v_cmp_gt_i32    s[36:37], v55, v61
        s_waitcnt       vmcnt(0)
        v_cmp_eq_i32    s[38:39], v72, v79
        s_or_b64        vcc, s[36:37], s[38:39]
        s_and_saveexec_b64 s[40:41], vcc
        v_cndmask_b32 v79, 0, -1, s[38:39]
        s_cbranch_execz .L24576_0
        v_cndmask_b32 v62, 0, -1, s[36:37]
        v_mov_b32 v63, 1
        v_mov_b32 v55, v60
        s_andn2_b64     s[34:35], s[34:35], exec
        s_cbranch_scc0  .L24672_0
.L24576_0:
        s_and_b64       exec, s[40:41], s[34:35]
        v_add_i32       v79, vcc, v61, v55
        v_ashrrev_i32   v79, 1, v79
        v_lshlrev_b32 v62, 2, v79
        v_readlane_b32 s80, v86, 3
        v_add_i32       v62, vcc, s80, v62
        v_add_i32       v60, vcc, 1, v79
        tbuffer_load_format_x v62, v62, s[8:11], 0 offen format:[32,float]
        s_waitcnt       vmcnt(0)
        v_cmp_gt_u32    vcc, v72, v62
        s_mov_b64       s[36:37], exec
        s_andn2_b64     exec, s[36:37], vcc
        v_mov_b32 v62, v79
        s_cbranch_execz .L24644_0
        s_andn2_b64     s[34:35], s[34:35], exec
        s_cbranch_scc0  .L24672_0
.L24644_0:
        s_mov_b64       exec, s[34:35]
        v_mov_b32 v62, v79
        v_mov_b32 v85, v60
        v_mov_b32 v60, v55
        v_mov_b32 v55, v85
        s_branch        .L24492_0
        v_mov_b32 v55, v60
.L24672_0:
        s_mov_b64       exec, s[32:33]
        v_cmp_lg_u32    vcc, 0, v63
        s_and_saveexec_b64 s[32:33], vcc
        s_andn2_b64     s[30:31], s[30:31], exec
        s_cbranch_scc0  .L24700_0
        s_mov_b64       exec, s[30:31]
        s_branch        .L24476_0
.L24700_0:
        s_mov_b64       exec, s[28:29]
        v_cmp_lg_u32    vcc, 0, v79
        s_and_saveexec_b64 s[28:29], vcc
        v_mov_b32 v72, 1
        s_cbranch_execz .L24728_0
        s_andn2_b64     s[22:23], s[22:23], exec
        s_cbranch_scc0  .L24784_0
.L24728_0:
        s_and_b64       exec, s[28:29], s[22:23]
        v_mov_b32 v72, 1
.L24736_0:
        s_andn2_b64     exec, s[26:27], exec
        s_and_b64       exec, exec, s[22:23]
        v_mov_b32 v72, 0
        s_cbranch_execz .L24752_0
.L24752_0:
        s_and_b64       exec, s[26:27], s[22:23]
.L24756_0:
        s_andn2_b64     exec, s[24:25], exec
        s_and_b64       exec, exec, s[22:23]
        v_mov_b32 v72, 0
        s_cbranch_execz .L24772_0
.L24772_0:
        s_mov_b64       exec, s[22:23]
        v_add_i32       v65, vcc, 1, v65
        s_branch        .L23696_0
.L24784_0:
        s_mov_b64       exec, s[20:21]
        v_cmp_lg_i32    vcc, 0, v72
        s_and_saveexec_b64 s[80:81], vcc
        v_readlane_b32 s82, v86, 0
        s_cbranch_execz .L24872_0
        v_readlane_b32 s83, v86, 1
        s_waitcnt       lgkmcnt(0)
        s_nop           0x2
        s_load_dwordx4  s[8:11], s[82:83], 0x50
        v_readlane_b32 s12, v86, 2
        v_add_i32       v65, vcc, s12, v65
        s_waitcnt       lgkmcnt(0)
        buffer_load_ubyte v65, v65, s[8:11], 0 offen
        v_mov_b32 v72, 1
        s_load_dwordx4  s[8:11], s[82:83], 0x60
        s_waitcnt       lgkmcnt(0)
        buffer_store_byte v72, v99, s[8:11], 0 offen offset:4 glc
        s_waitcnt       vmcnt(1)
        buffer_store_byte v65, v99, s[8:11], 0 offen offset:24 glc
.L24872_0:
        s_mov_b64       exec, s[0:1]
        s_waitcnt       expcnt(0)
        v_mov_b32 v65, 32
        v_readlane_b32 s0, v86, 0
        v_readlane_b32 s1, v86, 1
        s_nop           0x3
        s_load_dwordx4  s[0:3], s[0:1], 0x60
        s_waitcnt       lgkmcnt(0)
        tbuffer_store_format_x v65, v99, s[0:3], 0 offen format:[32,float]
        s_endpgm
