Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 19:18:26 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.200        0.000                      0                 1505        0.035        0.000                      0                 1505       54.305        0.000                       0                   555  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.200        0.000                      0                 1501        0.035        0.000                      0                 1501       54.305        0.000                       0                   555  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.668        0.000                      0                    4        0.920        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.041ns  (logic 60.823ns (59.028%)  route 42.218ns (40.972%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=29 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.509     8.111    sm/D_states_q[7]
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.152     8.263 f  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.433     8.696    sm/ram_reg_i_157_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.022 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.822     9.844    sm/ram_reg_i_145_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.968 r  sm/ram_reg_i_111/O
                         net (fo=64, routed)          1.610    11.578    L_reg/M_sm_ra1[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.886    12.588    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.116    12.704 r  L_reg/D_registers_q[7][31]_i_71/O
                         net (fo=50, routed)          0.776    13.480    sm/M_alum_a[31]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.808 r  sm/D_registers_q[7][31]_i_221/O
                         net (fo=1, routed)           0.000    13.808    alum/S[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.340 r  alum/D_registers_q_reg[7][31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_212_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.796 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.796    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.910 r  alum/D_registers_q_reg[7][31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.910    alum/D_registers_q_reg[7][31]_i_180_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  alum/D_registers_q_reg[7][31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.024    alum/D_registers_q_reg[7][31]_i_164_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.147    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.418 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.192    16.610    alum/temp_out0[31]
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.983 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.983    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.516 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.633    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.750    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.867    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.886    19.378    alum/temp_out0[30]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.710 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.710    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.260 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.488 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.488    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.602    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.716    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.830    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.944    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.058    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.215 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.000    22.216    alum/temp_out0[29]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.545 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.095 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.095    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.323    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.437    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.551    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.779 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.779    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.893 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.893    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.050 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    25.163    alum/temp_out0[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.948 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.948    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.062    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.176    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.290    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.404    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.518 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.518    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.632 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.632    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.746 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.746    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.903 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.794    27.696    alum/temp_out0[27]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.025 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.025    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.575 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.803    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.917    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.031 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    29.041    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.155 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.155    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.269    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.540 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.077    30.616    alum/temp_out0[26]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.945 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.478 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.478    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.595 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.595    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.712 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.712    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.829 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.829    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.946 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.946    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.063 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.072    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.189 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.189    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.306 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.463 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.168    33.632    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.964 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.964    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.514 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.514    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.628    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.742    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.856    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.970    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.093    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.207 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.478 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.112    36.590    alum/temp_out0[24]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.919 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.919    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.469 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.697 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.697    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.811    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.925 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.925    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.039 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.039    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.153 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.162    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.276 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.276    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.433 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.083    39.515    alum/temp_out0[23]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.844 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.394 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.508 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.508    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.622 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.622    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.850    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.964    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.078    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.192    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.349 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.204    42.553    alum/temp_out0[22]
    SLICE_X64Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.353 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.353    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.470 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.470    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.587 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.587    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.704 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.704    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.821 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.821    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.938 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.938    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.055 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.055    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.172 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.172    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.329 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.124    45.453    alum/temp_out0[21]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.785 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.785    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.186 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.300    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.528    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.642    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.756    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.870    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.984 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.984    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.141 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    48.215    alum/temp_out0[20]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    48.544 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.544    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.094 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.094    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.208 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.208    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.322 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.322    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.436 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.436    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.550 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.550    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.664 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.664    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.778 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.778    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.892 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.892    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.049 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.292    51.341    alum/temp_out0[19]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    51.670 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.220 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.220    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.448    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.562    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.676    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.790    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.904 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.904    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.018 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.018    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.175 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.957    54.132    alum/temp_out0[18]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.329    54.461 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.461    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.011 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.011    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.125 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.125    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.239 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.239    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.353 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.353    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.467 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.581    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.695    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.809 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.809    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.966 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.846    56.812    alum/temp_out0[17]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    57.141 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.141    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.674 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.674    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.791 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.791    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.908 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.908    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.025 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.025    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.142 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.142    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.259 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.259    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.376 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.376    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.493 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.493    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.650 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.919    59.569    alum/temp_out0[16]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    59.901 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    59.901    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.451 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.451    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.565 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.565    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.679 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.679    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.793 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.793    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.907 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.907    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.021 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.021    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.135 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.135    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.292 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.946    62.238    alum/temp_out0[15]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.567 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.567    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.100 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.100    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.334 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.334    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.451 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.568 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.568    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.685 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.685    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.802    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.919    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.076 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.927    65.003    alum/temp_out0[14]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    65.335 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.335    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.885 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.999 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.999    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.113 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.113    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.227 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.227    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.341 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.341    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.455 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.455    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.569 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.569    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.683 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.683    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.840 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.880    67.720    alum/temp_out0[13]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.049 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.582 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.699 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.699    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.816 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.933 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.401 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.084    70.642    alum/temp_out0[12]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.974 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.974    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.524 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.524    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.638 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.638    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.752 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.752    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.866 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.866    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.980 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.980    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.094 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.094    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.208 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.208    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.322 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.322    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.479 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.637    73.116    alum/temp_out0[11]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    73.445 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.445    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.846 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.960 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.960    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.188    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.416    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.801 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.484    76.285    alum/temp_out0[10]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.070 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.754 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.868 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.868    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.025 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    79.007    alum/temp_out0[9]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.336 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.886 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.000 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.114 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.114    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.228 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.228    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.342 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.342    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.456 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.456    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.570 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.684 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.840 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.822    81.662    alum/temp_out0[8]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    81.991 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.991    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.524 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.641 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.758 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.758    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.875 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.875    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.992 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.992    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.109 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.226 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.226    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.343 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.343    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.500 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.961    84.461    alum/temp_out0[7]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.793 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.343    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.457    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.101    87.399    alum/temp_out0[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.728 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.728    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.261 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.378 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.495 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.612 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.729 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.729    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.846 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.963 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.963    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.080 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.080    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.237 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.905    90.142    alum/temp_out0[5]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.474 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.474    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.024 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.138 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.138    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.252 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.252    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.366 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.366    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.480 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.480    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.594 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.594    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.708 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.708    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.822 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.822    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.979 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.948    92.927    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.256 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.806 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.806    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.920 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.920    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.034 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.034    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.148 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.148    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.262 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.262    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.376 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.376    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.490 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.490    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.604 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.761 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.126    95.887    alum/temp_out0[3]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.216 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.216    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.766 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.108 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.108    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.222 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.222    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.336 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.336    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.450 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.450    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.564 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.564    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.721 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.744    alum/temp_out0[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.074 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.074    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.624 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.965 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.965    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.079 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.079    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.193 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.193    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.307 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.307    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.421 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.421    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.578 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.934   101.513    alum/temp_out0[1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.842 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.392 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.392    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.506    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.620    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.734    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.848 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.848    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.962 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.962    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.076 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.076    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.190 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.190    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.347 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.442   103.789    sm/temp_out0[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.329   104.118 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.118    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209   104.327 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.779    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.076 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.246   106.322    sm/M_alum_out[0]
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.150   106.472 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.813   107.285    sm/brams/override_address[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I2_O)        0.319   107.604 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.582   108.186    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.387    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.387    
                         arrival time                        -108.186    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.105ns  (logic 60.830ns (58.998%)  route 42.275ns (41.002%))
  Logic Levels:           326  (CARRY4=287 LUT2=1 LUT3=29 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.509     8.111    sm/D_states_q[7]
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.152     8.263 f  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.433     8.696    sm/ram_reg_i_157_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.022 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.822     9.844    sm/ram_reg_i_145_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.968 r  sm/ram_reg_i_111/O
                         net (fo=64, routed)          1.610    11.578    L_reg/M_sm_ra1[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.886    12.588    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.116    12.704 r  L_reg/D_registers_q[7][31]_i_71/O
                         net (fo=50, routed)          0.776    13.480    sm/M_alum_a[31]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.808 r  sm/D_registers_q[7][31]_i_221/O
                         net (fo=1, routed)           0.000    13.808    alum/S[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.340 r  alum/D_registers_q_reg[7][31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_212_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.796 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.796    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.910 r  alum/D_registers_q_reg[7][31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.910    alum/D_registers_q_reg[7][31]_i_180_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  alum/D_registers_q_reg[7][31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.024    alum/D_registers_q_reg[7][31]_i_164_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.147    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.418 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.192    16.610    alum/temp_out0[31]
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.983 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.983    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.516 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.633    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.750    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.867    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.886    19.378    alum/temp_out0[30]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.710 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.710    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.260 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.488 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.488    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.602    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.716    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.830    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.944    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.058    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.215 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.000    22.216    alum/temp_out0[29]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.545 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.095 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.095    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.323    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.437    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.551    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.779 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.779    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.893 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.893    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.050 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    25.163    alum/temp_out0[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.948 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.948    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.062    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.176    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.290    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.404    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.518 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.518    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.632 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.632    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.746 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.746    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.903 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.794    27.696    alum/temp_out0[27]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.025 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.025    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.575 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.803    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.917    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.031 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    29.041    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.155 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.155    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.269    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.540 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.077    30.616    alum/temp_out0[26]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.945 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.478 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.478    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.595 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.595    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.712 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.712    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.829 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.829    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.946 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.946    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.063 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.072    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.189 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.189    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.306 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.463 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.168    33.632    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.964 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.964    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.514 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.514    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.628    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.742    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.856    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.970    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.093    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.207 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.478 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.112    36.590    alum/temp_out0[24]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.919 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.919    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.469 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.697 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.697    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.811    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.925 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.925    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.039 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.039    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.153 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.162    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.276 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.276    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.433 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.083    39.515    alum/temp_out0[23]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.844 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.394 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.508 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.508    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.622 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.622    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.850    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.964    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.078    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.192    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.349 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.204    42.553    alum/temp_out0[22]
    SLICE_X64Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.353 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.353    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.470 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.470    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.587 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.587    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.704 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.704    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.821 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.821    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.938 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.938    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.055 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.055    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.172 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.172    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.329 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.124    45.453    alum/temp_out0[21]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.785 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.785    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.186 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.300    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.528    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.642    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.756    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.870    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.984 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.984    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.141 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    48.215    alum/temp_out0[20]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    48.544 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.544    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.094 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.094    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.208 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.208    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.322 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.322    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.436 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.436    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.550 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.550    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.664 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.664    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.778 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.778    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.892 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.892    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.049 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.292    51.341    alum/temp_out0[19]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    51.670 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.220 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.220    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.448    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.562    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.676    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.790    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.904 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.904    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.018 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.018    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.175 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.957    54.132    alum/temp_out0[18]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.329    54.461 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.461    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.011 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.011    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.125 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.125    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.239 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.239    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.353 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.353    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.467 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.581    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.695    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.809 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.809    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.966 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.846    56.812    alum/temp_out0[17]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    57.141 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.141    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.674 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.674    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.791 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.791    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.908 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.908    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.025 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.025    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.142 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.142    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.259 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.259    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.376 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.376    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.493 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.493    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.650 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.919    59.569    alum/temp_out0[16]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    59.901 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    59.901    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.451 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.451    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.565 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.565    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.679 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.679    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.793 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.793    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.907 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.907    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.021 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.021    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.135 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.135    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.292 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.946    62.238    alum/temp_out0[15]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.567 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.567    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.100 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.100    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.334 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.334    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.451 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.568 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.568    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.685 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.685    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.802    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.919    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.076 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.927    65.003    alum/temp_out0[14]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    65.335 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.335    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.885 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.999 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.999    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.113 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.113    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.227 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.227    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.341 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.341    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.455 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.455    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.569 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.569    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.683 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.683    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.840 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.880    67.720    alum/temp_out0[13]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.049 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.582 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.699 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.699    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.816 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.933 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.401 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.084    70.642    alum/temp_out0[12]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.974 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.974    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.524 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.524    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.638 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.638    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.752 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.752    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.866 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.866    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.980 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.980    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.094 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.094    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.208 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.208    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.322 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.322    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.479 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.637    73.116    alum/temp_out0[11]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    73.445 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.445    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.846 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.960 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.960    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.188    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.416    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.801 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.484    76.285    alum/temp_out0[10]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.070 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.754 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.868 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.868    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.025 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    79.007    alum/temp_out0[9]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.336 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.886 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.000 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.114 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.114    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.228 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.228    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.342 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.342    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.456 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.456    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.570 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.684 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.840 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.822    81.662    alum/temp_out0[8]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    81.991 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.991    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.524 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.641 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.758 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.758    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.875 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.875    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.992 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.992    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.109 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.226 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.226    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.343 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.343    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.500 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.961    84.461    alum/temp_out0[7]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.793 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.343    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.457    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.101    87.399    alum/temp_out0[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.728 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.728    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.261 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.378 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.495 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.612 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.729 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.729    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.846 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.963 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.963    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.080 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.080    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.237 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.905    90.142    alum/temp_out0[5]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.474 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.474    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.024 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.138 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.138    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.252 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.252    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.366 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.366    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.480 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.480    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.594 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.594    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.708 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.708    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.822 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.822    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.979 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.948    92.927    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.256 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.806 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.806    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.920 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.920    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.034 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.034    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.148 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.148    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.262 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.262    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.376 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.376    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.490 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.490    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.604 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.761 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.126    95.887    alum/temp_out0[3]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.216 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.216    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.766 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.108 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.108    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.222 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.222    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.336 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.336    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.450 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.450    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.564 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.564    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.721 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.744    alum/temp_out0[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.074 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.074    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.624 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.965 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.965    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.079 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.079    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.193 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.193    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.307 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.307    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.421 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.421    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.578 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.934   101.513    alum/temp_out0[1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.842 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.392 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.392    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.506    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.620    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.734    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.848 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.848    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.962 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.962    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.076 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.076    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.190 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.190    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.347 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.442   103.789    sm/temp_out0[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.329   104.118 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.118    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209   104.327 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.779    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.076 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.246   106.322    sm/M_alum_out[0]
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.150   106.472 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.813   107.285    sm/brams/override_address[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.326   107.611 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.640   108.250    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -108.251    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.235ns  (logic 60.956ns (59.046%)  route 42.279ns (40.954%))
  Logic Levels:           327  (CARRY4=287 LUT2=1 LUT3=29 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.509     8.111    sm/D_states_q[7]
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.152     8.263 f  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.433     8.696    sm/ram_reg_i_157_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.022 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.822     9.844    sm/ram_reg_i_145_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.968 r  sm/ram_reg_i_111/O
                         net (fo=64, routed)          1.610    11.578    L_reg/M_sm_ra1[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.886    12.588    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.116    12.704 r  L_reg/D_registers_q[7][31]_i_71/O
                         net (fo=50, routed)          0.776    13.480    sm/M_alum_a[31]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.808 r  sm/D_registers_q[7][31]_i_221/O
                         net (fo=1, routed)           0.000    13.808    alum/S[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.340 r  alum/D_registers_q_reg[7][31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_212_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.796 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.796    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.910 r  alum/D_registers_q_reg[7][31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.910    alum/D_registers_q_reg[7][31]_i_180_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  alum/D_registers_q_reg[7][31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.024    alum/D_registers_q_reg[7][31]_i_164_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.147    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.418 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.192    16.610    alum/temp_out0[31]
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.983 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.983    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.516 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.633    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.750    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.867    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.886    19.378    alum/temp_out0[30]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.710 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.710    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.260 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.488 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.488    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.602    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.716    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.830    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.944    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.058    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.215 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.000    22.216    alum/temp_out0[29]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.545 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.095 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.095    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.323    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.437    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.551    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.779 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.779    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.893 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.893    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.050 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    25.163    alum/temp_out0[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.948 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.948    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.062    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.176    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.290    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.404    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.518 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.518    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.632 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.632    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.746 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.746    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.903 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.794    27.696    alum/temp_out0[27]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.025 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.025    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.575 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.803    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.917    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.031 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    29.041    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.155 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.155    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.269    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.540 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.077    30.616    alum/temp_out0[26]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.945 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.478 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.478    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.595 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.595    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.712 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.712    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.829 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.829    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.946 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.946    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.063 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.072    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.189 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.189    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.306 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.463 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.168    33.632    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.964 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.964    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.514 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.514    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.628    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.742    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.856    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.970    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.093    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.207 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.478 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.112    36.590    alum/temp_out0[24]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.919 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.919    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.469 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.697 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.697    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.811    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.925 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.925    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.039 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.039    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.153 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.162    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.276 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.276    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.433 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.083    39.515    alum/temp_out0[23]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.844 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.394 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.508 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.508    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.622 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.622    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.850    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.964    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.078    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.192    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.349 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.204    42.553    alum/temp_out0[22]
    SLICE_X64Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.353 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.353    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.470 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.470    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.587 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.587    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.704 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.704    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.821 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.821    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.938 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.938    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.055 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.055    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.172 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.172    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.329 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.124    45.453    alum/temp_out0[21]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.785 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.785    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.186 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.300    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.528    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.642    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.756    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.870    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.984 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.984    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.141 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    48.215    alum/temp_out0[20]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    48.544 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.544    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.094 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.094    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.208 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.208    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.322 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.322    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.436 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.436    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.550 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.550    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.664 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.664    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.778 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.778    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.892 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.892    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.049 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.292    51.341    alum/temp_out0[19]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    51.670 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.220 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.220    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.448    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.562    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.676    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.790    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.904 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.904    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.018 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.018    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.175 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.957    54.132    alum/temp_out0[18]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.329    54.461 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.461    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.011 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.011    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.125 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.125    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.239 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.239    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.353 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.353    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.467 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.581    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.695    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.809 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.809    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.966 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.846    56.812    alum/temp_out0[17]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    57.141 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.141    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.674 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.674    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.791 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.791    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.908 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.908    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.025 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.025    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.142 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.142    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.259 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.259    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.376 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.376    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.493 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.493    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.650 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.919    59.569    alum/temp_out0[16]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    59.901 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    59.901    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.451 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.451    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.565 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.565    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.679 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.679    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.793 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.793    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.907 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.907    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.021 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.021    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.135 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.135    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.292 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.946    62.238    alum/temp_out0[15]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.567 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.567    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.100 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.100    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.334 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.334    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.451 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.568 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.568    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.685 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.685    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.802    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.919    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.076 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.927    65.003    alum/temp_out0[14]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    65.335 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.335    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.885 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.999 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.999    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.113 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.113    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.227 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.227    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.341 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.341    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.455 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.455    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.569 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.569    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.683 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.683    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.840 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.880    67.720    alum/temp_out0[13]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.049 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.582 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.699 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.699    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.816 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.933 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.401 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.084    70.642    alum/temp_out0[12]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.974 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.974    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.524 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.524    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.638 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.638    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.752 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.752    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.866 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.866    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.980 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.980    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.094 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.094    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.208 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.208    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.322 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.322    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.479 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.637    73.116    alum/temp_out0[11]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    73.445 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.445    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.846 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.960 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.960    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.188    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.416    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.801 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.484    76.285    alum/temp_out0[10]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.070 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.754 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.868 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.868    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.025 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    79.007    alum/temp_out0[9]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.336 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.886 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.000 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.114 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.114    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.228 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.228    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.342 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.342    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.456 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.456    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.570 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.684 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.840 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.822    81.662    alum/temp_out0[8]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    81.991 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.991    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.524 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.641 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.758 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.758    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.875 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.875    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.992 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.992    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.109 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.226 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.226    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.343 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.343    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.500 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.961    84.461    alum/temp_out0[7]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.793 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.343    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.457    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.101    87.399    alum/temp_out0[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.728 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.728    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.261 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.378 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.495 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.612 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.729 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.729    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.846 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.963 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.963    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.080 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.080    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.237 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.905    90.142    alum/temp_out0[5]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.474 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.474    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.024 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.138 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.138    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.252 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.252    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.366 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.366    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.480 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.480    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.594 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.594    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.708 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.708    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.822 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.822    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.979 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.948    92.927    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.256 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.806 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.806    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.920 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.920    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.034 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.034    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.148 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.148    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.262 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.262    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.376 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.376    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.490 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.490    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.604 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.761 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.126    95.887    alum/temp_out0[3]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.216 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.216    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.766 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.108 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.108    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.222 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.222    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.336 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.336    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.450 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.450    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.564 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.564    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.721 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.744    alum/temp_out0[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.074 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.074    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.624 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.965 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.965    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.079 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.079    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.193 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.193    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.307 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.307    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.421 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.421    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.578 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.934   101.513    alum/temp_out0[1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.842 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.392 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.392    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.506    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.620    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.734    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.848 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.848    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.962 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.962    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.076 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.076    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.190 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.190    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.347 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.442   103.789    sm/temp_out0[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.329   104.118 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.118    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209   104.327 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.779    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.076 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.969   106.045    sm/M_alum_out[0]
    SLICE_X30Y10         LUT6 (Prop_lut6_I3_O)        0.124   106.169 r  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.680   106.849    sm/D_states_q[1]_i_7_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.150   106.999 r  sm/D_states_q[1]_i_2/O
                         net (fo=2, routed)           0.673   107.673    sm/D_states_q[1]_i_2_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.328   108.001 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.379   108.380    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)       -0.081   116.102    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.102    
                         arrival time                        -108.380    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.239ns  (logic 60.929ns (59.018%)  route 42.310ns (40.983%))
  Logic Levels:           327  (CARRY4=287 LUT2=1 LUT3=29 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.509     8.111    sm/D_states_q[7]
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.152     8.263 f  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.433     8.696    sm/ram_reg_i_157_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.022 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.822     9.844    sm/ram_reg_i_145_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.968 r  sm/ram_reg_i_111/O
                         net (fo=64, routed)          1.610    11.578    L_reg/M_sm_ra1[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.886    12.588    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.116    12.704 r  L_reg/D_registers_q[7][31]_i_71/O
                         net (fo=50, routed)          0.776    13.480    sm/M_alum_a[31]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.808 r  sm/D_registers_q[7][31]_i_221/O
                         net (fo=1, routed)           0.000    13.808    alum/S[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.340 r  alum/D_registers_q_reg[7][31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_212_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.796 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.796    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.910 r  alum/D_registers_q_reg[7][31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.910    alum/D_registers_q_reg[7][31]_i_180_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  alum/D_registers_q_reg[7][31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.024    alum/D_registers_q_reg[7][31]_i_164_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.147    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.418 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.192    16.610    alum/temp_out0[31]
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.983 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.983    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.516 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.633    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.750    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.867    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.886    19.378    alum/temp_out0[30]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.710 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.710    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.260 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.488 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.488    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.602    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.716    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.830    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.944    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.058    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.215 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.000    22.216    alum/temp_out0[29]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.545 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.095 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.095    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.323    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.437    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.551    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.779 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.779    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.893 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.893    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.050 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    25.163    alum/temp_out0[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.948 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.948    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.062    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.176    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.290    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.404    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.518 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.518    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.632 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.632    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.746 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.746    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.903 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.794    27.696    alum/temp_out0[27]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.025 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.025    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.575 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.803    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.917    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.031 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    29.041    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.155 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.155    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.269    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.540 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.077    30.616    alum/temp_out0[26]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.945 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.478 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.478    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.595 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.595    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.712 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.712    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.829 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.829    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.946 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.946    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.063 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.072    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.189 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.189    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.306 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.463 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.168    33.632    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.964 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.964    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.514 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.514    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.628    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.742    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.856    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.970    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.093    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.207 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.478 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.112    36.590    alum/temp_out0[24]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.919 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.919    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.469 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.697 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.697    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.811    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.925 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.925    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.039 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.039    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.153 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.162    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.276 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.276    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.433 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.083    39.515    alum/temp_out0[23]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.844 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.394 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.508 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.508    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.622 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.622    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.850    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.964    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.078    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.192    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.349 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.204    42.553    alum/temp_out0[22]
    SLICE_X64Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.353 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.353    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.470 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.470    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.587 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.587    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.704 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.704    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.821 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.821    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.938 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.938    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.055 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.055    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.172 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.172    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.329 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.124    45.453    alum/temp_out0[21]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.785 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.785    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.186 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.300    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.528    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.642    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.756    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.870    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.984 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.984    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.141 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    48.215    alum/temp_out0[20]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    48.544 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.544    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.094 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.094    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.208 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.208    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.322 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.322    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.436 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.436    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.550 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.550    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.664 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.664    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.778 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.778    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.892 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.892    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.049 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.292    51.341    alum/temp_out0[19]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    51.670 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.220 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.220    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.448    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.562    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.676    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.790    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.904 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.904    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.018 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.018    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.175 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.957    54.132    alum/temp_out0[18]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.329    54.461 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.461    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.011 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.011    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.125 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.125    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.239 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.239    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.353 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.353    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.467 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.581    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.695    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.809 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.809    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.966 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.846    56.812    alum/temp_out0[17]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    57.141 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.141    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.674 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.674    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.791 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.791    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.908 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.908    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.025 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.025    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.142 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.142    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.259 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.259    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.376 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.376    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.493 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.493    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.650 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.919    59.569    alum/temp_out0[16]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    59.901 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    59.901    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.451 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.451    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.565 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.565    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.679 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.679    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.793 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.793    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.907 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.907    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.021 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.021    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.135 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.135    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.292 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.946    62.238    alum/temp_out0[15]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.567 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.567    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.100 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.100    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.334 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.334    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.451 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.568 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.568    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.685 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.685    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.802    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.919    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.076 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.927    65.003    alum/temp_out0[14]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    65.335 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.335    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.885 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.999 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.999    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.113 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.113    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.227 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.227    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.341 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.341    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.455 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.455    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.569 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.569    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.683 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.683    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.840 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.880    67.720    alum/temp_out0[13]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.049 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.582 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.699 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.699    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.816 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.933 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.401 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.084    70.642    alum/temp_out0[12]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.974 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.974    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.524 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.524    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.638 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.638    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.752 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.752    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.866 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.866    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.980 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.980    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.094 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.094    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.208 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.208    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.322 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.322    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.479 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.637    73.116    alum/temp_out0[11]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    73.445 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.445    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.846 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.960 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.960    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.188    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.416    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.801 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.484    76.285    alum/temp_out0[10]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.070 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.754 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.868 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.868    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.025 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    79.007    alum/temp_out0[9]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.336 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.886 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.000 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.114 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.114    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.228 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.228    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.342 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.342    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.456 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.456    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.570 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.684 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.840 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.822    81.662    alum/temp_out0[8]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    81.991 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.991    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.524 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.641 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.758 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.758    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.875 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.875    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.992 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.992    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.109 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.226 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.226    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.343 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.343    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.500 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.961    84.461    alum/temp_out0[7]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.793 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.343    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.457    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.101    87.399    alum/temp_out0[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.728 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.728    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.261 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.378 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.495 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.612 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.729 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.729    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.846 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.963 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.963    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.080 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.080    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.237 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.905    90.142    alum/temp_out0[5]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.474 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.474    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.024 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.138 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.138    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.252 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.252    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.366 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.366    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.480 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.480    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.594 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.594    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.708 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.708    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.822 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.822    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.979 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.948    92.927    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.256 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.806 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.806    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.920 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.920    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.034 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.034    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.148 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.148    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.262 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.262    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.376 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.376    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.490 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.490    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.604 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.761 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.126    95.887    alum/temp_out0[3]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.216 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.216    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.766 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.108 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.108    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.222 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.222    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.336 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.336    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.450 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.450    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.564 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.564    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.721 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.744    alum/temp_out0[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.074 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.074    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.624 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.965 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.965    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.079 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.079    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.193 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.193    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.307 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.307    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.421 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.421    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.578 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.934   101.513    alum/temp_out0[1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.842 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.392 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.392    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.506    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.620    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.734    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.848 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.848    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.962 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.962    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.076 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.076    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.190 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.190    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.347 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.442   103.789    sm/temp_out0[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.329   104.118 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.118    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209   104.327 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.779    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.076 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.274   106.351    sm/M_alum_out[0]
    SLICE_X32Y9          LUT4 (Prop_lut4_I2_O)        0.119   106.470 r  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.601   107.071    sm/D_states_q[2]_i_9_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I3_O)        0.332   107.403 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.857   108.260    sm/D_states_q[2]_i_2_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124   108.384 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.384    sm/D_states_d__0[2]
    SLICE_X31Y16         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.438   115.954    sm/clk_IBUF_BUFG
    SLICE_X31Y16         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.029   116.207    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.207    
                         arrival time                        -108.384    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.032ns  (logic 60.976ns (59.182%)  route 42.056ns (40.818%))
  Logic Levels:           327  (CARRY4=287 LUT2=1 LUT3=30 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.509     8.111    sm/D_states_q[7]
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.152     8.263 f  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.433     8.696    sm/ram_reg_i_157_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.022 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.822     9.844    sm/ram_reg_i_145_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.968 r  sm/ram_reg_i_111/O
                         net (fo=64, routed)          1.610    11.578    L_reg/M_sm_ra1[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.886    12.588    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.116    12.704 r  L_reg/D_registers_q[7][31]_i_71/O
                         net (fo=50, routed)          0.776    13.480    sm/M_alum_a[31]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.808 r  sm/D_registers_q[7][31]_i_221/O
                         net (fo=1, routed)           0.000    13.808    alum/S[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.340 r  alum/D_registers_q_reg[7][31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_212_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.796 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.796    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.910 r  alum/D_registers_q_reg[7][31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.910    alum/D_registers_q_reg[7][31]_i_180_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  alum/D_registers_q_reg[7][31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.024    alum/D_registers_q_reg[7][31]_i_164_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.147    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.418 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.192    16.610    alum/temp_out0[31]
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.983 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.983    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.516 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.633    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.750    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.867    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.886    19.378    alum/temp_out0[30]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.710 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.710    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.260 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.488 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.488    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.602    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.716    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.830    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.944    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.058    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.215 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.000    22.216    alum/temp_out0[29]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.545 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.095 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.095    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.323    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.437    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.551    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.779 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.779    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.893 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.893    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.050 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    25.163    alum/temp_out0[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.948 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.948    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.062    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.176    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.290    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.404    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.518 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.518    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.632 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.632    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.746 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.746    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.903 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.794    27.696    alum/temp_out0[27]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.025 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.025    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.575 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.803    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.917    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.031 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    29.041    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.155 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.155    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.269    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.540 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.077    30.616    alum/temp_out0[26]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.945 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.478 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.478    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.595 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.595    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.712 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.712    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.829 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.829    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.946 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.946    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.063 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.072    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.189 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.189    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.306 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.463 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.168    33.632    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.964 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.964    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.514 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.514    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.628    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.742    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.856    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.970    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.093    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.207 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.478 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.112    36.590    alum/temp_out0[24]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.919 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.919    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.469 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.697 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.697    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.811    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.925 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.925    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.039 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.039    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.153 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.162    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.276 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.276    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.433 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.083    39.515    alum/temp_out0[23]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.844 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.394 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.508 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.508    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.622 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.622    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.850    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.964    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.078    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.192    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.349 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.204    42.553    alum/temp_out0[22]
    SLICE_X64Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.353 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.353    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.470 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.470    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.587 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.587    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.704 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.704    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.821 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.821    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.938 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.938    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.055 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.055    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.172 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.172    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.329 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.124    45.453    alum/temp_out0[21]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.785 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.785    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.186 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.300    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.528    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.642    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.756    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.870    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.984 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.984    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.141 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    48.215    alum/temp_out0[20]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    48.544 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.544    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.094 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.094    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.208 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.208    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.322 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.322    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.436 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.436    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.550 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.550    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.664 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.664    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.778 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.778    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.892 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.892    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.049 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.292    51.341    alum/temp_out0[19]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    51.670 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.220 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.220    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.448    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.562    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.676    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.790    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.904 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.904    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.018 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.018    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.175 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.957    54.132    alum/temp_out0[18]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.329    54.461 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.461    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.011 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.011    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.125 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.125    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.239 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.239    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.353 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.353    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.467 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.581    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.695    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.809 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.809    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.966 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.846    56.812    alum/temp_out0[17]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    57.141 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.141    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.674 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.674    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.791 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.791    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.908 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.908    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.025 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.025    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.142 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.142    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.259 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.259    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.376 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.376    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.493 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.493    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.650 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.919    59.569    alum/temp_out0[16]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    59.901 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    59.901    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.451 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.451    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.565 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.565    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.679 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.679    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.793 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.793    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.907 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.907    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.021 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.021    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.135 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.135    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.292 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.946    62.238    alum/temp_out0[15]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.567 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.567    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.100 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.100    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.334 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.334    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.451 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.568 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.568    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.685 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.685    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.802    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.919    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.076 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.927    65.003    alum/temp_out0[14]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    65.335 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.335    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.885 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.999 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.999    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.113 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.113    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.227 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.227    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.341 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.341    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.455 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.455    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.569 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.569    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.683 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.683    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.840 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.880    67.720    alum/temp_out0[13]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.049 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.582 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.699 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.699    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.816 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.933 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.401 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.084    70.642    alum/temp_out0[12]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.974 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.974    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.524 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.524    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.638 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.638    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.752 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.752    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.866 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.866    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.980 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.980    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.094 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.094    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.208 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.208    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.322 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.322    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.479 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.637    73.116    alum/temp_out0[11]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    73.445 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.445    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.846 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.960 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.960    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.188    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.416    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.801 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.484    76.285    alum/temp_out0[10]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.070 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.754 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.868 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.868    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.025 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    79.007    alum/temp_out0[9]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.336 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.886 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.000 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.114 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.114    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.228 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.228    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.342 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.342    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.456 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.456    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.570 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.684 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.840 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.822    81.662    alum/temp_out0[8]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    81.991 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.991    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.524 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.641 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.758 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.758    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.875 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.875    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.992 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.992    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.109 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.226 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.226    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.343 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.343    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.500 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.961    84.461    alum/temp_out0[7]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.793 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.343    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.457    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.101    87.399    alum/temp_out0[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.728 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.728    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.261 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.378 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.495 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.612 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.729 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.729    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.846 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.963 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.963    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.080 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.080    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.237 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.905    90.142    alum/temp_out0[5]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.474 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.474    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.024 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.138 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.138    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.252 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.252    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.366 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.366    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.480 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.480    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.594 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.594    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.708 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.708    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.822 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.822    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.979 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.948    92.927    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.256 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.806 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.806    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.920 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.920    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.034 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.034    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.148 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.148    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.262 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.262    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.376 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.376    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.490 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.490    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.604 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.761 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.126    95.887    alum/temp_out0[3]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.216 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.216    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.766 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.108 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.108    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.222 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.222    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.336 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.336    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.450 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.450    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.564 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.564    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.721 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.744    alum/temp_out0[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.074 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.074    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.624 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.965 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.965    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.079 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.079    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.193 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.193    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.307 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.307    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.421 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.421    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.578 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.934   101.513    alum/temp_out0[1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.842 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.392 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.392    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.506    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.620    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.734    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.848 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.848    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.962 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.962    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.076 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.076    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.190 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.190    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.347 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.442   103.789    sm/temp_out0[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.329   104.118 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.118    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209   104.327 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.779    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.076 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.456   106.532    sm/M_alum_out[0]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.150   106.682 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.316   106.999    sm/D_states_q[4]_i_13_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.348   107.347 r  sm/D_states_q[0]_i_4/O
                         net (fo=2, routed)           0.327   107.674    sm/D_states_q[0]_i_4_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124   107.798 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.379   108.177    sm/D_states_d__0[0]
    SLICE_X29Y12         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X29Y12         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.273   116.232    
                         clock uncertainty           -0.035   116.197    
    SLICE_X29Y12         FDSE (Setup_fdse_C_D)       -0.047   116.150    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.150    
                         arrival time                        -108.177    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             8.185ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.882ns  (logic 60.956ns (59.248%)  route 41.926ns (40.752%))
  Logic Levels:           327  (CARRY4=287 LUT2=1 LUT3=29 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.509     8.111    sm/D_states_q[7]
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.152     8.263 f  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.433     8.696    sm/ram_reg_i_157_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.022 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.822     9.844    sm/ram_reg_i_145_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.968 r  sm/ram_reg_i_111/O
                         net (fo=64, routed)          1.610    11.578    L_reg/M_sm_ra1[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.886    12.588    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.116    12.704 r  L_reg/D_registers_q[7][31]_i_71/O
                         net (fo=50, routed)          0.776    13.480    sm/M_alum_a[31]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.808 r  sm/D_registers_q[7][31]_i_221/O
                         net (fo=1, routed)           0.000    13.808    alum/S[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.340 r  alum/D_registers_q_reg[7][31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_212_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.796 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.796    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.910 r  alum/D_registers_q_reg[7][31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.910    alum/D_registers_q_reg[7][31]_i_180_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  alum/D_registers_q_reg[7][31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.024    alum/D_registers_q_reg[7][31]_i_164_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.147    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.418 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.192    16.610    alum/temp_out0[31]
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.983 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.983    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.516 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.633    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.750    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.867    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.886    19.378    alum/temp_out0[30]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.710 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.710    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.260 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.488 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.488    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.602    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.716    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.830    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.944    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.058    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.215 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.000    22.216    alum/temp_out0[29]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.545 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.095 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.095    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.323    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.437    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.551    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.779 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.779    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.893 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.893    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.050 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    25.163    alum/temp_out0[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.948 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.948    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.062    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.176    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.290    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.404    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.518 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.518    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.632 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.632    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.746 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.746    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.903 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.794    27.696    alum/temp_out0[27]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.025 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.025    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.575 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.803    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.917    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.031 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    29.041    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.155 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.155    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.269    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.540 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.077    30.616    alum/temp_out0[26]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.945 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.478 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.478    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.595 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.595    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.712 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.712    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.829 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.829    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.946 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.946    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.063 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.072    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.189 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.189    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.306 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.463 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.168    33.632    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.964 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.964    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.514 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.514    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.628    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.742    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.856    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.970    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.093    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.207 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.478 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.112    36.590    alum/temp_out0[24]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.919 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.919    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.469 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.697 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.697    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.811    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.925 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.925    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.039 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.039    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.153 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.162    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.276 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.276    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.433 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.083    39.515    alum/temp_out0[23]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.844 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.394 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.508 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.508    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.622 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.622    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.850    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.964    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.078    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.192    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.349 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.204    42.553    alum/temp_out0[22]
    SLICE_X64Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.353 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.353    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.470 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.470    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.587 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.587    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.704 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.704    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.821 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.821    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.938 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.938    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.055 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.055    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.172 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.172    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.329 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.124    45.453    alum/temp_out0[21]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.785 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.785    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.186 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.300    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.528    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.642    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.756    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.870    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.984 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.984    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.141 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    48.215    alum/temp_out0[20]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    48.544 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.544    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.094 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.094    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.208 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.208    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.322 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.322    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.436 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.436    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.550 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.550    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.664 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.664    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.778 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.778    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.892 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.892    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.049 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.292    51.341    alum/temp_out0[19]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    51.670 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.220 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.220    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.448    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.562    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.676    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.790    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.904 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.904    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.018 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.018    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.175 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.957    54.132    alum/temp_out0[18]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.329    54.461 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.461    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.011 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.011    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.125 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.125    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.239 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.239    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.353 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.353    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.467 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.581    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.695    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.809 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.809    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.966 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.846    56.812    alum/temp_out0[17]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    57.141 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.141    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.674 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.674    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.791 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.791    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.908 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.908    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.025 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.025    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.142 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.142    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.259 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.259    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.376 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.376    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.493 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.493    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.650 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.919    59.569    alum/temp_out0[16]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    59.901 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    59.901    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.451 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.451    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.565 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.565    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.679 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.679    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.793 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.793    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.907 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.907    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.021 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.021    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.135 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.135    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.292 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.946    62.238    alum/temp_out0[15]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.567 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.567    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.100 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.100    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.334 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.334    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.451 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.568 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.568    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.685 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.685    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.802    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.919    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.076 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.927    65.003    alum/temp_out0[14]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    65.335 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.335    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.885 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.999 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.999    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.113 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.113    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.227 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.227    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.341 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.341    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.455 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.455    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.569 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.569    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.683 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.683    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.840 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.880    67.720    alum/temp_out0[13]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.049 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.582 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.699 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.699    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.816 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.933 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.401 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.084    70.642    alum/temp_out0[12]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.974 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.974    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.524 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.524    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.638 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.638    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.752 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.752    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.866 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.866    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.980 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.980    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.094 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.094    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.208 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.208    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.322 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.322    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.479 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.637    73.116    alum/temp_out0[11]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    73.445 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.445    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.846 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.960 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.960    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.188    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.416    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.801 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.484    76.285    alum/temp_out0[10]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.070 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.754 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.868 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.868    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.025 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    79.007    alum/temp_out0[9]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.336 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.886 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.000 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.114 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.114    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.228 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.228    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.342 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.342    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.456 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.456    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.570 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.684 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.840 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.822    81.662    alum/temp_out0[8]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    81.991 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.991    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.524 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.641 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.758 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.758    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.875 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.875    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.992 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.992    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.109 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.226 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.226    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.343 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.343    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.500 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.961    84.461    alum/temp_out0[7]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.793 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.343    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.457    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.101    87.399    alum/temp_out0[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.728 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.728    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.261 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.378 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.495 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.612 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.729 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.729    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.846 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.963 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.963    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.080 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.080    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.237 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.905    90.142    alum/temp_out0[5]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.474 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.474    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.024 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.138 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.138    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.252 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.252    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.366 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.366    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.480 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.480    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.594 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.594    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.708 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.708    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.822 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.822    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.979 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.948    92.927    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.256 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.806 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.806    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.920 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.920    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.034 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.034    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.148 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.148    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.262 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.262    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.376 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.376    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.490 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.490    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.604 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.761 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.126    95.887    alum/temp_out0[3]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.216 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.216    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.766 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.108 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.108    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.222 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.222    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.336 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.336    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.450 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.450    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.564 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.564    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.721 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.744    alum/temp_out0[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.074 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.074    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.624 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.965 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.965    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.079 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.079    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.193 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.193    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.307 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.307    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.421 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.421    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.578 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.934   101.513    alum/temp_out0[1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.842 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.392 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.392    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.506    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.620    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.734    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.848 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.848    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.962 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.962    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.076 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.076    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.190 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.190    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.347 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.442   103.789    sm/temp_out0[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.329   104.118 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.118    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209   104.327 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.779    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.076 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.969   106.045    sm/M_alum_out[0]
    SLICE_X30Y10         LUT6 (Prop_lut6_I3_O)        0.124   106.169 r  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.680   106.849    sm/D_states_q[1]_i_7_n_0
    SLICE_X30Y10         LUT4 (Prop_lut4_I2_O)        0.150   106.999 r  sm/D_states_q[1]_i_2/O
                         net (fo=2, routed)           0.700   107.699    sm/D_states_q[1]_i_2_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.328   108.027 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.027    sm/D_states_d__0[1]
    SLICE_X31Y10         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.029   116.212    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.212    
                         arrival time                        -108.027    
  -------------------------------------------------------------------
                         slack                                  8.185    

Slack (MET) :             8.327ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.740ns  (logic 60.929ns (59.304%)  route 41.811ns (40.696%))
  Logic Levels:           327  (CARRY4=287 LUT2=1 LUT3=29 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.509     8.111    sm/D_states_q[7]
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.152     8.263 f  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.433     8.696    sm/ram_reg_i_157_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.022 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.822     9.844    sm/ram_reg_i_145_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.968 r  sm/ram_reg_i_111/O
                         net (fo=64, routed)          1.610    11.578    L_reg/M_sm_ra1[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.886    12.588    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.116    12.704 r  L_reg/D_registers_q[7][31]_i_71/O
                         net (fo=50, routed)          0.776    13.480    sm/M_alum_a[31]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.808 r  sm/D_registers_q[7][31]_i_221/O
                         net (fo=1, routed)           0.000    13.808    alum/S[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.340 r  alum/D_registers_q_reg[7][31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_212_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.796 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.796    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.910 r  alum/D_registers_q_reg[7][31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.910    alum/D_registers_q_reg[7][31]_i_180_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  alum/D_registers_q_reg[7][31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.024    alum/D_registers_q_reg[7][31]_i_164_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.147    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.418 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.192    16.610    alum/temp_out0[31]
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.983 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.983    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.516 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.633    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.750    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.867    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.886    19.378    alum/temp_out0[30]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.710 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.710    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.260 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.488 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.488    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.602    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.716    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.830    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.944    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.058    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.215 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.000    22.216    alum/temp_out0[29]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.545 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.095 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.095    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.323    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.437    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.551    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.779 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.779    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.893 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.893    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.050 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    25.163    alum/temp_out0[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.948 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.948    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.062    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.176    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.290    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.404    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.518 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.518    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.632 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.632    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.746 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.746    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.903 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.794    27.696    alum/temp_out0[27]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.025 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.025    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.575 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.803    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.917    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.031 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    29.041    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.155 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.155    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.269    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.540 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.077    30.616    alum/temp_out0[26]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.945 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.478 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.478    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.595 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.595    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.712 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.712    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.829 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.829    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.946 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.946    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.063 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.072    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.189 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.189    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.306 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.463 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.168    33.632    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.964 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.964    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.514 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.514    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.628    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.742    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.856    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.970    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.093    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.207 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.478 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.112    36.590    alum/temp_out0[24]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.919 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.919    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.469 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.697 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.697    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.811    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.925 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.925    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.039 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.039    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.153 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.162    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.276 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.276    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.433 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.083    39.515    alum/temp_out0[23]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.844 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.394 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.508 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.508    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.622 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.622    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.850    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.964    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.078    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.192    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.349 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.204    42.553    alum/temp_out0[22]
    SLICE_X64Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.353 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.353    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.470 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.470    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.587 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.587    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.704 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.704    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.821 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.821    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.938 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.938    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.055 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.055    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.172 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.172    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.329 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.124    45.453    alum/temp_out0[21]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.785 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.785    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.186 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.300    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.528    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.642    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.756    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.870    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.984 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.984    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.141 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    48.215    alum/temp_out0[20]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    48.544 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.544    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.094 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.094    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.208 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.208    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.322 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.322    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.436 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.436    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.550 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.550    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.664 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.664    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.778 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.778    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.892 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.892    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.049 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.292    51.341    alum/temp_out0[19]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    51.670 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.220 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.220    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.448    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.562    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.676    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.790    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.904 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.904    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.018 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.018    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.175 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.957    54.132    alum/temp_out0[18]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.329    54.461 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.461    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.011 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.011    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.125 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.125    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.239 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.239    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.353 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.353    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.467 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.581    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.695    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.809 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.809    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.966 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.846    56.812    alum/temp_out0[17]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    57.141 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.141    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.674 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.674    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.791 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.791    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.908 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.908    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.025 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.025    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.142 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.142    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.259 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.259    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.376 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.376    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.493 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.493    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.650 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.919    59.569    alum/temp_out0[16]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    59.901 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    59.901    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.451 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.451    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.565 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.565    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.679 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.679    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.793 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.793    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.907 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.907    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.021 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.021    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.135 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.135    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.292 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.946    62.238    alum/temp_out0[15]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.567 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.567    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.100 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.100    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.334 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.334    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.451 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.568 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.568    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.685 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.685    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.802    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.919    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.076 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.927    65.003    alum/temp_out0[14]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    65.335 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.335    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.885 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.999 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.999    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.113 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.113    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.227 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.227    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.341 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.341    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.455 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.455    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.569 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.569    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.683 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.683    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.840 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.880    67.720    alum/temp_out0[13]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.049 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.582 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.699 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.699    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.816 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.933 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.401 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.084    70.642    alum/temp_out0[12]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.974 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.974    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.524 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.524    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.638 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.638    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.752 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.752    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.866 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.866    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.980 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.980    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.094 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.094    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.208 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.208    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.322 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.322    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.479 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.637    73.116    alum/temp_out0[11]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    73.445 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.445    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.846 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.960 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.960    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.188    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.416    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.801 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.484    76.285    alum/temp_out0[10]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.070 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.754 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.868 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.868    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.025 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    79.007    alum/temp_out0[9]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.336 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.886 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.000 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.114 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.114    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.228 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.228    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.342 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.342    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.456 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.456    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.570 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.684 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.840 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.822    81.662    alum/temp_out0[8]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    81.991 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.991    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.524 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.641 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.758 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.758    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.875 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.875    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.992 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.992    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.109 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.226 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.226    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.343 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.343    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.500 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.961    84.461    alum/temp_out0[7]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.793 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.343    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.457    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.101    87.399    alum/temp_out0[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.728 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.728    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.261 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.378 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.495 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.612 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.729 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.729    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.846 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.963 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.963    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.080 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.080    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.237 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.905    90.142    alum/temp_out0[5]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.474 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.474    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.024 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.138 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.138    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.252 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.252    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.366 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.366    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.480 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.480    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.594 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.594    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.708 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.708    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.822 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.822    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.979 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.948    92.927    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.256 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.806 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.806    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.920 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.920    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.034 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.034    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.148 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.148    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.262 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.262    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.376 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.376    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.490 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.490    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.604 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.761 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.126    95.887    alum/temp_out0[3]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.216 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.216    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.766 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.108 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.108    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.222 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.222    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.336 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.336    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.450 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.450    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.564 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.564    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.721 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.744    alum/temp_out0[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.074 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.074    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.624 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.965 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.965    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.079 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.079    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.193 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.193    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.307 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.307    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.421 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.421    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.578 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.934   101.513    alum/temp_out0[1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.842 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.392 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.392    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.506    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.620    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.734    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.848 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.848    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.962 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.962    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.076 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.076    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.190 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.190    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.347 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.442   103.789    sm/temp_out0[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.329   104.118 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.118    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209   104.327 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.779    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.076 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.032   106.109    sm/M_alum_out[0]
    SLICE_X33Y13         LUT5 (Prop_lut5_I4_O)        0.119   106.228 r  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.633   106.860    sm/D_states_q[3]_i_8_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I3_O)        0.332   107.192 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.569   107.761    sm/D_states_q[3]_i_2_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.124   107.885 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.885    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X31Y12         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X31Y12         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X31Y12         FDSE (Setup_fdse_C_D)        0.031   116.212    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.212    
                         arrival time                        -107.886    
  -------------------------------------------------------------------
                         slack                                  8.327    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.731ns  (logic 60.976ns (59.355%)  route 41.755ns (40.645%))
  Logic Levels:           327  (CARRY4=287 LUT2=1 LUT3=30 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.509     8.111    sm/D_states_q[7]
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.152     8.263 f  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.433     8.696    sm/ram_reg_i_157_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.022 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.822     9.844    sm/ram_reg_i_145_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.968 r  sm/ram_reg_i_111/O
                         net (fo=64, routed)          1.610    11.578    L_reg/M_sm_ra1[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.886    12.588    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.116    12.704 r  L_reg/D_registers_q[7][31]_i_71/O
                         net (fo=50, routed)          0.776    13.480    sm/M_alum_a[31]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.808 r  sm/D_registers_q[7][31]_i_221/O
                         net (fo=1, routed)           0.000    13.808    alum/S[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.340 r  alum/D_registers_q_reg[7][31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_212_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.796 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.796    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.910 r  alum/D_registers_q_reg[7][31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.910    alum/D_registers_q_reg[7][31]_i_180_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  alum/D_registers_q_reg[7][31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.024    alum/D_registers_q_reg[7][31]_i_164_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.147    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.418 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.192    16.610    alum/temp_out0[31]
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.983 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.983    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.516 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.633    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.750    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.867    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.886    19.378    alum/temp_out0[30]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.710 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.710    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.260 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.488 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.488    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.602    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.716    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.830    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.944    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.058    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.215 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.000    22.216    alum/temp_out0[29]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.545 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.095 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.095    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.323    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.437    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.551    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.779 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.779    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.893 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.893    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.050 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    25.163    alum/temp_out0[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.948 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.948    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.062    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.176    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.290    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.404    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.518 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.518    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.632 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.632    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.746 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.746    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.903 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.794    27.696    alum/temp_out0[27]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.025 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.025    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.575 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.803    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.917    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.031 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    29.041    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.155 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.155    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.269    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.540 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.077    30.616    alum/temp_out0[26]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.945 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.478 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.478    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.595 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.595    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.712 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.712    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.829 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.829    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.946 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.946    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.063 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.072    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.189 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.189    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.306 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.463 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.168    33.632    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.964 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.964    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.514 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.514    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.628    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.742    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.856    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.970    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.093    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.207 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.478 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.112    36.590    alum/temp_out0[24]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.919 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.919    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.469 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.697 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.697    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.811    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.925 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.925    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.039 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.039    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.153 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.162    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.276 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.276    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.433 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.083    39.515    alum/temp_out0[23]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.844 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.394 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.508 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.508    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.622 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.622    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.850    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.964    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.078    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.192    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.349 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.204    42.553    alum/temp_out0[22]
    SLICE_X64Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.353 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.353    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.470 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.470    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.587 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.587    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.704 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.704    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.821 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.821    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.938 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.938    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.055 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.055    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.172 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.172    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.329 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.124    45.453    alum/temp_out0[21]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.785 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.785    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.186 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.300    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.528    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.642    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.756    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.870    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.984 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.984    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.141 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    48.215    alum/temp_out0[20]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    48.544 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.544    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.094 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.094    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.208 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.208    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.322 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.322    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.436 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.436    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.550 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.550    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.664 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.664    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.778 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.778    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.892 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.892    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.049 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.292    51.341    alum/temp_out0[19]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    51.670 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.220 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.220    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.448    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.562    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.676    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.790    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.904 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.904    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.018 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.018    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.175 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.957    54.132    alum/temp_out0[18]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.329    54.461 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.461    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.011 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.011    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.125 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.125    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.239 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.239    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.353 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.353    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.467 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.581    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.695    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.809 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.809    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.966 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.846    56.812    alum/temp_out0[17]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    57.141 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.141    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.674 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.674    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.791 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.791    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.908 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.908    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.025 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.025    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.142 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.142    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.259 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.259    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.376 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.376    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.493 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.493    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.650 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.919    59.569    alum/temp_out0[16]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    59.901 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    59.901    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.451 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.451    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.565 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.565    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.679 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.679    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.793 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.793    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.907 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.907    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.021 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.021    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.135 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.135    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.292 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.946    62.238    alum/temp_out0[15]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.567 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.567    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.100 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.100    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.334 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.334    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.451 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.568 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.568    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.685 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.685    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.802    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.919    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.076 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.927    65.003    alum/temp_out0[14]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    65.335 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.335    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.885 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.999 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.999    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.113 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.113    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.227 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.227    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.341 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.341    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.455 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.455    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.569 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.569    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.683 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.683    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.840 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.880    67.720    alum/temp_out0[13]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.049 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.582 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.699 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.699    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.816 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.933 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.401 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.084    70.642    alum/temp_out0[12]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.974 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.974    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.524 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.524    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.638 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.638    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.752 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.752    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.866 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.866    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.980 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.980    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.094 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.094    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.208 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.208    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.322 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.322    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.479 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.637    73.116    alum/temp_out0[11]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    73.445 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.445    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.846 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.960 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.960    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.188    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.416    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.801 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.484    76.285    alum/temp_out0[10]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.070 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.754 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.868 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.868    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.025 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    79.007    alum/temp_out0[9]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.336 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.886 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.000 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.114 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.114    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.228 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.228    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.342 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.342    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.456 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.456    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.570 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.684 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.840 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.822    81.662    alum/temp_out0[8]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    81.991 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.991    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.524 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.641 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.758 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.758    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.875 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.875    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.992 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.992    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.109 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.226 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.226    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.343 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.343    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.500 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.961    84.461    alum/temp_out0[7]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.793 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.343    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.457    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.101    87.399    alum/temp_out0[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.728 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.728    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.261 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.378 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.495 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.612 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.729 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.729    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.846 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.963 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.963    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.080 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.080    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.237 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.905    90.142    alum/temp_out0[5]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.474 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.474    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.024 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.138 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.138    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.252 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.252    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.366 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.366    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.480 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.480    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.594 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.594    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.708 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.708    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.822 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.822    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.979 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.948    92.927    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.256 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.806 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.806    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.920 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.920    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.034 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.034    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.148 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.148    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.262 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.262    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.376 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.376    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.490 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.490    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.604 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.761 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.126    95.887    alum/temp_out0[3]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.216 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.216    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.766 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.108 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.108    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.222 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.222    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.336 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.336    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.450 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.450    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.564 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.564    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.721 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.744    alum/temp_out0[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.074 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.074    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.624 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.965 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.965    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.079 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.079    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.193 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.193    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.307 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.307    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.421 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.421    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.578 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.934   101.513    alum/temp_out0[1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.842 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.392 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.392    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.506    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.620    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.734    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.848 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.848    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.962 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.962    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.076 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.076    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.190 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.190    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.347 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.442   103.789    sm/temp_out0[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.329   104.118 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.118    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209   104.327 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.779    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.076 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.456   106.532    sm/M_alum_out[0]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.150   106.682 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.567   107.250    sm/D_states_q[4]_i_13_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I4_O)        0.348   107.598 f  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.154   107.752    sm/D_states_q[4]_i_4_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I3_O)        0.124   107.876 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   107.876    sm/D_states_d__0[4]
    SLICE_X31Y14         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X31Y14         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X31Y14         FDSE (Setup_fdse_C_D)        0.029   116.209    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.209    
                         arrival time                        -107.876    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.656ns  (logic 60.976ns (59.398%)  route 41.680ns (40.602%))
  Logic Levels:           327  (CARRY4=287 LUT2=1 LUT3=30 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.509     8.111    sm/D_states_q[7]
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.152     8.263 f  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.433     8.696    sm/ram_reg_i_157_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.022 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.822     9.844    sm/ram_reg_i_145_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.968 r  sm/ram_reg_i_111/O
                         net (fo=64, routed)          1.610    11.578    L_reg/M_sm_ra1[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.886    12.588    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.116    12.704 r  L_reg/D_registers_q[7][31]_i_71/O
                         net (fo=50, routed)          0.776    13.480    sm/M_alum_a[31]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.808 r  sm/D_registers_q[7][31]_i_221/O
                         net (fo=1, routed)           0.000    13.808    alum/S[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.340 r  alum/D_registers_q_reg[7][31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_212_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.796 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.796    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.910 r  alum/D_registers_q_reg[7][31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.910    alum/D_registers_q_reg[7][31]_i_180_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  alum/D_registers_q_reg[7][31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.024    alum/D_registers_q_reg[7][31]_i_164_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.147    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.418 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.192    16.610    alum/temp_out0[31]
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.983 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.983    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.516 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.633    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.750    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.867    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.886    19.378    alum/temp_out0[30]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.710 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.710    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.260 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.488 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.488    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.602    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.716    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.830    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.944    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.058    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.215 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.000    22.216    alum/temp_out0[29]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.545 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.095 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.095    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.323    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.437    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.551    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.779 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.779    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.893 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.893    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.050 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    25.163    alum/temp_out0[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.948 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.948    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.062    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.176    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.290    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.404    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.518 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.518    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.632 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.632    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.746 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.746    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.903 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.794    27.696    alum/temp_out0[27]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.025 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.025    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.575 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.803    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.917    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.031 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    29.041    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.155 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.155    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.269    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.540 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.077    30.616    alum/temp_out0[26]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.945 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.478 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.478    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.595 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.595    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.712 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.712    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.829 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.829    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.946 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.946    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.063 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.072    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.189 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.189    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.306 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.463 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.168    33.632    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.964 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.964    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.514 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.514    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.628    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.742    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.856    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.970    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.093    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.207 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.478 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.112    36.590    alum/temp_out0[24]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.919 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.919    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.469 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.697 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.697    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.811    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.925 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.925    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.039 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.039    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.153 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.162    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.276 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.276    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.433 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.083    39.515    alum/temp_out0[23]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.844 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.394 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.508 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.508    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.622 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.622    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.850    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.964    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.078    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.192    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.349 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.204    42.553    alum/temp_out0[22]
    SLICE_X64Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.353 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.353    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.470 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.470    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.587 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.587    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.704 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.704    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.821 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.821    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.938 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.938    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.055 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.055    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.172 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.172    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.329 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.124    45.453    alum/temp_out0[21]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.785 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.785    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.186 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.300    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.528    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.642    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.756    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.870    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.984 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.984    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.141 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    48.215    alum/temp_out0[20]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    48.544 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.544    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.094 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.094    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.208 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.208    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.322 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.322    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.436 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.436    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.550 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.550    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.664 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.664    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.778 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.778    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.892 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.892    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.049 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.292    51.341    alum/temp_out0[19]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    51.670 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.220 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.220    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.448    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.562    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.676    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.790    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.904 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.904    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.018 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.018    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.175 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.957    54.132    alum/temp_out0[18]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.329    54.461 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.461    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.011 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.011    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.125 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.125    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.239 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.239    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.353 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.353    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.467 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.581    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.695    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.809 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.809    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.966 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.846    56.812    alum/temp_out0[17]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    57.141 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.141    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.674 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.674    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.791 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.791    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.908 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.908    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.025 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.025    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.142 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.142    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.259 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.259    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.376 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.376    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.493 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.493    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.650 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.919    59.569    alum/temp_out0[16]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    59.901 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    59.901    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.451 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.451    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.565 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.565    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.679 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.679    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.793 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.793    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.907 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.907    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.021 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.021    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.135 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.135    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.292 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.946    62.238    alum/temp_out0[15]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.567 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.567    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.100 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.100    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.334 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.334    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.451 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.568 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.568    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.685 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.685    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.802    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.919    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.076 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.927    65.003    alum/temp_out0[14]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    65.335 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.335    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.885 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.999 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.999    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.113 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.113    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.227 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.227    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.341 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.341    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.455 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.455    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.569 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.569    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.683 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.683    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.840 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.880    67.720    alum/temp_out0[13]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.049 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.582 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.699 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.699    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.816 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.933 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.401 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.084    70.642    alum/temp_out0[12]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.974 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.974    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.524 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.524    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.638 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.638    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.752 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.752    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.866 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.866    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.980 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.980    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.094 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.094    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.208 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.208    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.322 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.322    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.479 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.637    73.116    alum/temp_out0[11]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    73.445 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.445    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.846 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.960 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.960    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.188    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.416    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.801 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.484    76.285    alum/temp_out0[10]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.070 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.754 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.868 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.868    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.025 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    79.007    alum/temp_out0[9]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.336 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.886 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.000 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.114 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.114    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.228 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.228    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.342 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.342    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.456 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.456    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.570 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.684 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.840 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.822    81.662    alum/temp_out0[8]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    81.991 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.991    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.524 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.641 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.758 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.758    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.875 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.875    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.992 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.992    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.109 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.226 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.226    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.343 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.343    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.500 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.961    84.461    alum/temp_out0[7]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.793 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.343    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.457    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.101    87.399    alum/temp_out0[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.728 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.728    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.261 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.378 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.495 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.612 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.729 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.729    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.846 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.963 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.963    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.080 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.080    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.237 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.905    90.142    alum/temp_out0[5]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.474 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.474    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.024 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.138 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.138    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.252 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.252    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.366 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.366    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.480 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.480    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.594 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.594    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.708 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.708    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.822 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.822    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.979 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.948    92.927    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.256 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.806 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.806    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.920 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.920    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.034 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.034    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.148 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.148    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.262 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.262    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.376 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.376    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.490 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.490    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.604 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.761 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.126    95.887    alum/temp_out0[3]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.216 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.216    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.766 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.108 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.108    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.222 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.222    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.336 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.336    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.450 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.450    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.564 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.564    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.721 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.744    alum/temp_out0[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.074 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.074    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.624 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.965 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.965    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.079 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.079    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.193 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.193    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.307 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.307    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.421 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.421    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.578 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.934   101.513    alum/temp_out0[1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.842 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.392 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.392    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.506    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.620    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.734    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.848 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.848    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.962 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.962    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.076 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.076    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.190 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.190    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.347 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.442   103.789    sm/temp_out0[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.329   104.118 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.118    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209   104.327 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.779    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.076 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.456   106.532    sm/M_alum_out[0]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.150   106.682 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.316   106.999    sm/D_states_q[4]_i_13_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.348   107.347 r  sm/D_states_q[0]_i_4/O
                         net (fo=2, routed)           0.330   107.677    sm/D_states_q[0]_i_4_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124   107.801 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.801    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X29Y12         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X29Y12         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.273   116.232    
                         clock uncertainty           -0.035   116.197    
    SLICE_X29Y12         FDSE (Setup_fdse_C_D)        0.029   116.226    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.226    
                         arrival time                        -107.801    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.624ns  (logic 60.929ns (59.371%)  route 41.695ns (40.629%))
  Logic Levels:           327  (CARRY4=287 LUT2=1 LUT3=29 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.509     8.111    sm/D_states_q[7]
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.152     8.263 f  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.433     8.696    sm/ram_reg_i_157_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.022 f  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.822     9.844    sm/ram_reg_i_145_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.968 r  sm/ram_reg_i_111/O
                         net (fo=64, routed)          1.610    11.578    L_reg/M_sm_ra1[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.702 r  L_reg/D_registers_q[7][31]_i_115/O
                         net (fo=2, routed)           0.886    12.588    L_reg/D_registers_q[7][31]_i_115_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.116    12.704 r  L_reg/D_registers_q[7][31]_i_71/O
                         net (fo=50, routed)          0.776    13.480    sm/M_alum_a[31]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.808 r  sm/D_registers_q[7][31]_i_221/O
                         net (fo=1, routed)           0.000    13.808    alum/S[0]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.340 r  alum/D_registers_q_reg[7][31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_212_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.796 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.796    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.910 r  alum/D_registers_q_reg[7][31]_i_180/CO[3]
                         net (fo=1, routed)           0.000    14.910    alum/D_registers_q_reg[7][31]_i_180_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  alum/D_registers_q_reg[7][31]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.024    alum/D_registers_q_reg[7][31]_i_164_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.009    15.147    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.418 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.192    16.610    alum/temp_out0[31]
    SLICE_X60Y16         LUT3 (Prop_lut3_I0_O)        0.373    16.983 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.983    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.516 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.516    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.633    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.750    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.867    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.984    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.101    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.218    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.335    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.492 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.886    19.378    alum/temp_out0[30]
    SLICE_X65Y16         LUT3 (Prop_lut3_I0_O)        0.332    19.710 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.710    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.260 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.374 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.374    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.488 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.488    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.602 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.602    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.716 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.716    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.830 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.830    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.944 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.944    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.058 r  alum/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.058    alum/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.215 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.000    22.216    alum/temp_out0[29]
    SLICE_X61Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.545 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.545    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.095 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    23.095    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.209    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.323    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.437    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.551    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.665 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.665    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.779 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.779    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.893 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.893    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.050 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.113    25.163    alum/temp_out0[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.948 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.948    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.062    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.176    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.290    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.404    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.518 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.518    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.632 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.632    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.746 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.746    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.903 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.794    27.696    alum/temp_out0[27]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.025 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.025    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.575 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.575    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.689 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.689    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.803 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.803    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.917    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.031 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    29.041    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.155 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.155    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.269    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.383    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.540 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.077    30.616    alum/temp_out0[26]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.945 r  alum/D_registers_q[7][25]_i_64/O
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q[7][25]_i_64_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.478 r  alum/D_registers_q_reg[7][25]_i_57/CO[3]
                         net (fo=1, routed)           0.000    31.478    alum/D_registers_q_reg[7][25]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.595 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.595    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.712 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    31.712    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.829 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.829    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.946 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.946    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.063 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.009    32.072    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.189 r  alum/D_registers_q_reg[7][25]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.189    alum/D_registers_q_reg[7][25]_i_26_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.306 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.306    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.463 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.168    33.632    alum/temp_out0[25]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.964 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.964    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.514 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.514    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.628 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.628    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.742    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.856 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.856    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.970 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.970    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.084 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    35.093    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.207 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    35.207    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.321 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.321    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.478 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.112    36.590    alum/temp_out0[24]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.919 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.919    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.469 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.469    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.697 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.697    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.811 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.811    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.925 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.925    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.039 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.039    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.153 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.162    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.276 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.276    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.433 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.083    39.515    alum/temp_out0[23]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.844 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.844    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.394 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.394    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.508 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.508    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.622 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.622    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.736 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.736    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.850 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.850    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.964 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.964    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.078 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.078    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.192 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.192    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.349 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.204    42.553    alum/temp_out0[22]
    SLICE_X64Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.353 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.353    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.470 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.470    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.587 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.587    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.704 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.704    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.821 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.821    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.938 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.938    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.055 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.055    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.172 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.172    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.329 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.124    45.453    alum/temp_out0[21]
    SLICE_X59Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.785 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    45.785    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.186 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    46.186    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.300 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.300    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.414 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.414    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.528 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.528    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.642 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.642    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.756 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.756    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.870 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.870    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.984 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.984    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.141 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.074    48.215    alum/temp_out0[20]
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.329    48.544 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.544    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.094 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.094    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.208 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.208    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.322 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.322    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.436 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.436    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.550 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.550    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.664 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.664    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.778 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.778    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.892 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.892    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.049 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.292    51.341    alum/temp_out0[19]
    SLICE_X57Y6          LUT3 (Prop_lut3_I0_O)        0.329    51.670 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.670    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.220 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.220    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    52.448    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.562    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.676    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.790    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.904 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.904    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.018 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.018    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.175 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.957    54.132    alum/temp_out0[18]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.329    54.461 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.461    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.011 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.011    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.125 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.125    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.239 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.239    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.353 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.353    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.467 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.467    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.581 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.581    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.695 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.695    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.809 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.809    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.966 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.846    56.812    alum/temp_out0[17]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.329    57.141 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.141    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.674 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.674    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.791 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.791    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.908 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.908    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.025 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.025    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.142 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.142    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.259 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.259    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.376 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.376    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.493 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.493    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.650 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.919    59.569    alum/temp_out0[16]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    59.901 r  alum/D_registers_q[7][15]_i_54/O
                         net (fo=1, routed)           0.000    59.901    alum/D_registers_q[7][15]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.451 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.451    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.565 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.565    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.679 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.679    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.793 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.793    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.907 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.907    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.021 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.021    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.135 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.135    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.292 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.946    62.238    alum/temp_out0[15]
    SLICE_X52Y8          LUT3 (Prop_lut3_I0_O)        0.329    62.567 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.567    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.100 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    63.100    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.334 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.334    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.451 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.451    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.568 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.568    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.685 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.685    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.802 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.802    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.919 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.919    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.076 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.927    65.003    alum/temp_out0[14]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.332    65.335 r  alum/D_registers_q[7][13]_i_63/O
                         net (fo=1, routed)           0.000    65.335    alum/D_registers_q[7][13]_i_63_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.885 r  alum/D_registers_q_reg[7][13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    65.885    alum/D_registers_q_reg[7][13]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.999 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.999    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.113 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    66.113    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.227 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    66.227    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.341 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.341    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.455 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.455    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.569 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.569    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.683 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.683    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.840 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.880    67.720    alum/temp_out0[13]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.049 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.049    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.582 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.582    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.699 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.699    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.816 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.816    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.933 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.933    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.050 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.050    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.167 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.167    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.284 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.401 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.401    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.558 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.084    70.642    alum/temp_out0[12]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.332    70.974 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.974    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.524 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.524    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.638 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.638    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.752 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.752    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.866 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.866    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.980 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.980    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.094 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.094    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.208 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.208    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.322 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.322    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.479 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.637    73.116    alum/temp_out0[11]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    73.445 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    73.445    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.846 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.846    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.960 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.960    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.074    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.188    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.302    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.416    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.530    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.644    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.801 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.484    76.285    alum/temp_out0[10]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.070 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.070    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.184    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.298    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.412    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.526 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.526    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.640 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.640    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.754 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.754    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.868 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.868    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.025 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    79.007    alum/temp_out0[9]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.329    79.336 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.886 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.886    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.000 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.000    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.114 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.114    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.228 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.228    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.342 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.342    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.456 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.456    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.570 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.570    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.684 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.684    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.840 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.822    81.662    alum/temp_out0[8]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    81.991 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.991    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.524 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.524    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.641 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.641    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.758 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.758    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.875 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.875    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.992 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.992    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.109 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.109    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.226 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.226    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.343 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.343    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.500 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.961    84.461    alum/temp_out0[7]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.793 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.793    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.343 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.343    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.457 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.457    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.571 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.298 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.101    87.399    alum/temp_out0[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.728 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.728    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.261 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.261    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.378 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.378    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.495 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.495    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.612 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.612    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.729 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.729    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.846 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.963 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.963    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.080 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.080    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.237 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.905    90.142    alum/temp_out0[5]
    SLICE_X41Y8          LUT3 (Prop_lut3_I0_O)        0.332    90.474 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.474    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.024 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.138 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.138    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.252 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.252    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.366 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.366    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.480 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.480    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.594 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.594    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.708 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.708    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.822 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.822    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.979 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.948    92.927    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.256 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.806 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.806    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.920 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.920    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.034 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.034    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.148 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.148    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.262 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.262    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.376 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.376    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.490 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.490    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.604 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.604    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.761 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.126    95.887    alum/temp_out0[3]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.216 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.216    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.766 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.766    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.880 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.880    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.994 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.994    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.108 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.108    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.222 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.222    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.336 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.336    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.450 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.450    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.564 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.564    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.721 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.744    alum/temp_out0[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    99.074 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.074    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.624 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.965 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.965    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.079 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.079    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.193 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.193    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.307 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.307    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.421 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.421    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.578 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.934   101.513    alum/temp_out0[1]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329   101.842 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   101.842    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.392 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.392    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.506    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.620    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.734    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.848 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.848    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.962 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.962    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.076 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.076    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.190 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.190    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.347 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.442   103.789    sm/temp_out0[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.329   104.118 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.118    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X46Y18         MUXF7 (Prop_muxf7_I0_O)      0.209   104.327 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   104.779    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I0_O)        0.297   105.076 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.032   106.109    sm/M_alum_out[0]
    SLICE_X33Y13         LUT5 (Prop_lut5_I4_O)        0.119   106.228 r  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.633   106.860    sm/D_states_q[3]_i_8_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I3_O)        0.332   107.192 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.453   107.645    sm/D_states_q[3]_i_2_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.124   107.769 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.769    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X31Y12         FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X31Y12         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X31Y12         FDSE (Setup_fdse_C_D)        0.031   116.212    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.212    
                         arrival time                        -107.770    
  -------------------------------------------------------------------
                         slack                                  8.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.857    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.857    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.857    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.857    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.872%)  route 0.275ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.556     1.500    sr3/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.275     1.916    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.872%)  route 0.275ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.556     1.500    sr3/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.275     1.916    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.872%)  route 0.275ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.556     1.500    sr3/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.275     1.916    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.872%)  route 0.275ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.556     1.500    sr3/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.275     1.916    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X30Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.864    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.767    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.864    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y18         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.767    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y3    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y7    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y3    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y5    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y7    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y6    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y16   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y16   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y16   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y16   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y16   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y16   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y16   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y16   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y18   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y18   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y16   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y16   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y16   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y16   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y16   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y16   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y16   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y16   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y18   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y18   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.668ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.940ns (23.467%)  route 3.066ns (76.533%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.809     7.411    sm/D_states_q[7]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.152     7.563 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.299     7.862    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.332     8.194 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.957     9.151    fifo_reset_cond/AS[0]
    SLICE_X32Y16         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y16         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X32Y16         FDPE (Recov_fdpe_C_PRE)     -0.359   115.819    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.819    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                106.668    

Slack (MET) :             106.668ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.940ns (23.467%)  route 3.066ns (76.533%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.809     7.411    sm/D_states_q[7]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.152     7.563 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.299     7.862    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.332     8.194 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.957     9.151    fifo_reset_cond/AS[0]
    SLICE_X32Y16         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y16         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X32Y16         FDPE (Recov_fdpe_C_PRE)     -0.359   115.819    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.819    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                106.668    

Slack (MET) :             106.668ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.940ns (23.467%)  route 3.066ns (76.533%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.809     7.411    sm/D_states_q[7]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.152     7.563 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.299     7.862    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.332     8.194 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.957     9.151    fifo_reset_cond/AS[0]
    SLICE_X32Y16         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y16         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X32Y16         FDPE (Recov_fdpe_C_PRE)     -0.359   115.819    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.819    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                106.668    

Slack (MET) :             106.668ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.940ns (23.467%)  route 3.066ns (76.533%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.561     5.145    sm/clk_IBUF_BUFG
    SLICE_X29Y14         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDSE (Prop_fdse_C_Q)         0.456     5.601 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.809     7.411    sm/D_states_q[7]
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.152     7.563 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.299     7.862    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I3_O)        0.332     8.194 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.957     9.151    fifo_reset_cond/AS[0]
    SLICE_X32Y16         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.438   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y16         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X32Y16         FDPE (Recov_fdpe_C_PRE)     -0.359   115.819    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.819    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                106.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.222%)  route 0.651ns (77.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X31Y12         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          0.315     1.959    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.045     2.004 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.336     2.341    fifo_reset_cond/AS[0]
    SLICE_X32Y16         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y16         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X32Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.421    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.222%)  route 0.651ns (77.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X31Y12         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          0.315     1.959    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.045     2.004 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.336     2.341    fifo_reset_cond/AS[0]
    SLICE_X32Y16         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y16         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X32Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.421    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.222%)  route 0.651ns (77.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X31Y12         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          0.315     1.959    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.045     2.004 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.336     2.341    fifo_reset_cond/AS[0]
    SLICE_X32Y16         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y16         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X32Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.421    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.222%)  route 0.651ns (77.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X31Y12         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDSE (Prop_fdse_C_Q)         0.141     1.645 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=99, routed)          0.315     1.959    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I4_O)        0.045     2.004 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.336     2.341    fifo_reset_cond/AS[0]
    SLICE_X32Y16         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y16         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X32Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.421    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.920    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.181ns  (logic 11.662ns (30.543%)  route 26.520ns (69.457%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.847     7.481    L_reg/M_sm_timer[3]
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.295     7.776 r  L_reg/L_6793493a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.948     8.724    L_reg/L_6793493a_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.848 f  L_reg/L_6793493a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.049     9.897    L_reg/L_6793493a_remainder0_carry__1_i_7__1_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.152    10.049 f  L_reg/L_6793493a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.718    L_reg/L_6793493a_remainder0_carry_i_20__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.078 r  L_reg/L_6793493a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.026    L_reg/L_6793493a_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.352 r  L_reg/L_6793493a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.352    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.930 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_carry/O[2]
                         net (fo=1, routed)           1.029    13.959    L_reg/L_6793493a_remainder0_3[2]
    SLICE_X42Y4          LUT4 (Prop_lut4_I1_O)        0.329    14.288 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.676    15.964    L_reg/i__carry_i_13__4_n_0
    SLICE_X41Y2          LUT2 (Prop_lut2_I0_O)        0.348    16.312 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.432    16.745    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.869 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.798    17.667    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.817 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.647    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.001 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.197    20.198    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.326    20.524 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.524    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.057 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.057    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.174 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.174    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.489 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    22.433    L_reg/L_6793493a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.307    22.740 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.173    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.297 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.583    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.581    25.288    L_reg/i__carry_i_13__3_0
    SLICE_X37Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.412 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.943    26.355    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.479 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.305    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.457 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.270    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.602 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.602    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.152 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.152    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.266    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.488 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.348    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.647 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.343 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.798    32.141    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.265 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.956    33.221    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I3_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.963    34.308    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I2_O)        0.146    34.454 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.120    39.574    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    43.337 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.337    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.859ns  (logic 11.676ns (30.840%)  route 26.184ns (69.160%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.847     7.481    L_reg/M_sm_timer[3]
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.295     7.776 r  L_reg/L_6793493a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.948     8.724    L_reg/L_6793493a_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.848 f  L_reg/L_6793493a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.049     9.897    L_reg/L_6793493a_remainder0_carry__1_i_7__1_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.152    10.049 f  L_reg/L_6793493a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.718    L_reg/L_6793493a_remainder0_carry_i_20__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.078 r  L_reg/L_6793493a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.026    L_reg/L_6793493a_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.352 r  L_reg/L_6793493a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.352    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.930 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_carry/O[2]
                         net (fo=1, routed)           1.029    13.959    L_reg/L_6793493a_remainder0_3[2]
    SLICE_X42Y4          LUT4 (Prop_lut4_I1_O)        0.329    14.288 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.676    15.964    L_reg/i__carry_i_13__4_n_0
    SLICE_X41Y2          LUT2 (Prop_lut2_I0_O)        0.348    16.312 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.432    16.745    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.869 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.798    17.667    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.817 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.647    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.001 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.197    20.198    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.326    20.524 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.524    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.057 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.057    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.174 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.174    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.489 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    22.433    L_reg/L_6793493a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.307    22.740 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.173    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.297 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.583    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.581    25.288    L_reg/i__carry_i_13__3_0
    SLICE_X37Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.412 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.943    26.355    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.479 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.305    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.457 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.270    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.602 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.602    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.152 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.152    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.266    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.488 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.348    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.647 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.343 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.798    32.141    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.265 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.956    33.221    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I3_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.751    34.096    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I2_O)        0.150    34.246 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.996    39.242    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    43.015 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.015    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.769ns  (logic 11.432ns (30.270%)  route 26.336ns (69.730%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.847     7.481    L_reg/M_sm_timer[3]
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.295     7.776 r  L_reg/L_6793493a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.948     8.724    L_reg/L_6793493a_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.848 f  L_reg/L_6793493a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.049     9.897    L_reg/L_6793493a_remainder0_carry__1_i_7__1_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.152    10.049 f  L_reg/L_6793493a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.718    L_reg/L_6793493a_remainder0_carry_i_20__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.078 r  L_reg/L_6793493a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.026    L_reg/L_6793493a_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.352 r  L_reg/L_6793493a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.352    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.930 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_carry/O[2]
                         net (fo=1, routed)           1.029    13.959    L_reg/L_6793493a_remainder0_3[2]
    SLICE_X42Y4          LUT4 (Prop_lut4_I1_O)        0.329    14.288 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.676    15.964    L_reg/i__carry_i_13__4_n_0
    SLICE_X41Y2          LUT2 (Prop_lut2_I0_O)        0.348    16.312 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.432    16.745    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.869 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.798    17.667    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.817 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.647    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.001 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.197    20.198    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.326    20.524 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.524    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.057 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.057    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.174 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.174    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.489 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    22.433    L_reg/L_6793493a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.307    22.740 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.173    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.297 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.583    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.581    25.288    L_reg/i__carry_i_13__3_0
    SLICE_X37Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.412 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.943    26.355    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.479 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.305    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.457 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.270    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.602 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.602    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.152 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.152    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.266    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.488 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.348    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.647 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.343 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.798    32.141    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.265 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.956    33.221    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I3_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.940    34.285    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I2_O)        0.124    34.409 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.959    39.369    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.924 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.924    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.618ns  (logic 11.430ns (30.385%)  route 26.188ns (69.615%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.847     7.481    L_reg/M_sm_timer[3]
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.295     7.776 r  L_reg/L_6793493a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.948     8.724    L_reg/L_6793493a_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.848 f  L_reg/L_6793493a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.049     9.897    L_reg/L_6793493a_remainder0_carry__1_i_7__1_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.152    10.049 f  L_reg/L_6793493a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.718    L_reg/L_6793493a_remainder0_carry_i_20__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.078 r  L_reg/L_6793493a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.026    L_reg/L_6793493a_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.352 r  L_reg/L_6793493a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.352    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.930 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_carry/O[2]
                         net (fo=1, routed)           1.029    13.959    L_reg/L_6793493a_remainder0_3[2]
    SLICE_X42Y4          LUT4 (Prop_lut4_I1_O)        0.329    14.288 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.676    15.964    L_reg/i__carry_i_13__4_n_0
    SLICE_X41Y2          LUT2 (Prop_lut2_I0_O)        0.348    16.312 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.432    16.745    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.869 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.798    17.667    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.817 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.647    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.001 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.197    20.198    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.326    20.524 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.524    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.057 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.057    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.174 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.174    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.489 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    22.433    L_reg/L_6793493a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.307    22.740 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.173    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.297 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.583    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.581    25.288    L_reg/i__carry_i_13__3_0
    SLICE_X37Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.412 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.943    26.355    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.479 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.305    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.457 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.270    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.602 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.602    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.152 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.152    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.266    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.488 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.348    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.647 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.343 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.798    32.141    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.265 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.809    33.074    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.198 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.000    34.198    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y2          LUT3 (Prop_lut3_I1_O)        0.124    34.322 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.899    39.221    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.774 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.774    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.322ns  (logic 11.421ns (30.602%)  route 25.901ns (69.398%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.847     7.481    L_reg/M_sm_timer[3]
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.295     7.776 r  L_reg/L_6793493a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.948     8.724    L_reg/L_6793493a_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.848 f  L_reg/L_6793493a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.049     9.897    L_reg/L_6793493a_remainder0_carry__1_i_7__1_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.152    10.049 f  L_reg/L_6793493a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.718    L_reg/L_6793493a_remainder0_carry_i_20__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.078 r  L_reg/L_6793493a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.026    L_reg/L_6793493a_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.352 r  L_reg/L_6793493a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.352    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.930 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_carry/O[2]
                         net (fo=1, routed)           1.029    13.959    L_reg/L_6793493a_remainder0_3[2]
    SLICE_X42Y4          LUT4 (Prop_lut4_I1_O)        0.329    14.288 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.676    15.964    L_reg/i__carry_i_13__4_n_0
    SLICE_X41Y2          LUT2 (Prop_lut2_I0_O)        0.348    16.312 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.432    16.745    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.869 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.798    17.667    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.817 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.647    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.001 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.197    20.198    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.326    20.524 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.524    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.057 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.057    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.174 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.174    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.489 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    22.433    L_reg/L_6793493a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.307    22.740 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.173    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.297 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.583    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.581    25.288    L_reg/i__carry_i_13__3_0
    SLICE_X37Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.412 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.943    26.355    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.479 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.305    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.457 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.270    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.602 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.602    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.152 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.152    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.266    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.488 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.348    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.647 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.343 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.798    32.141    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.265 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.956    33.221    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I3_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.751    34.096    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I0_O)        0.124    34.220 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.713    38.933    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.477 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.477    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.222ns  (logic 11.428ns (30.702%)  route 25.794ns (69.298%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.847     7.481    L_reg/M_sm_timer[3]
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.295     7.776 r  L_reg/L_6793493a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.948     8.724    L_reg/L_6793493a_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.848 f  L_reg/L_6793493a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.049     9.897    L_reg/L_6793493a_remainder0_carry__1_i_7__1_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.152    10.049 f  L_reg/L_6793493a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.718    L_reg/L_6793493a_remainder0_carry_i_20__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.078 r  L_reg/L_6793493a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.026    L_reg/L_6793493a_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.352 r  L_reg/L_6793493a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.352    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.930 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_carry/O[2]
                         net (fo=1, routed)           1.029    13.959    L_reg/L_6793493a_remainder0_3[2]
    SLICE_X42Y4          LUT4 (Prop_lut4_I1_O)        0.329    14.288 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.676    15.964    L_reg/i__carry_i_13__4_n_0
    SLICE_X41Y2          LUT2 (Prop_lut2_I0_O)        0.348    16.312 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.432    16.745    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.869 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.798    17.667    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.817 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.647    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.001 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.197    20.198    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.326    20.524 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.524    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.057 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.057    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.174 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.174    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.489 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    22.433    L_reg/L_6793493a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.307    22.740 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.173    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.297 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.583    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.581    25.288    L_reg/i__carry_i_13__3_0
    SLICE_X37Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.412 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.943    26.355    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.479 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.305    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.457 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.270    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.602 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.602    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.152 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.152    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.266    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.488 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.348    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.647 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.343 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.798    32.141    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.265 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.956    33.221    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I3_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.963    34.308    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I3_O)        0.124    34.432 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.395    38.826    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.377 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.377    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.921ns  (logic 11.660ns (31.583%)  route 25.260ns (68.417%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.847     7.481    L_reg/M_sm_timer[3]
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.295     7.776 r  L_reg/L_6793493a_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.948     8.724    L_reg/L_6793493a_remainder0_carry__1_i_8__1_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.848 f  L_reg/L_6793493a_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.049     9.897    L_reg/L_6793493a_remainder0_carry__1_i_7__1_n_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.152    10.049 f  L_reg/L_6793493a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.718    L_reg/L_6793493a_remainder0_carry_i_20__1_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.360    11.078 r  L_reg/L_6793493a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.948    12.026    L_reg/L_6793493a_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.352 r  L_reg/L_6793493a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.352    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.930 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_carry/O[2]
                         net (fo=1, routed)           1.029    13.959    L_reg/L_6793493a_remainder0_3[2]
    SLICE_X42Y4          LUT4 (Prop_lut4_I1_O)        0.329    14.288 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.676    15.964    L_reg/i__carry_i_13__4_n_0
    SLICE_X41Y2          LUT2 (Prop_lut2_I0_O)        0.348    16.312 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.432    16.745    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.869 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.798    17.667    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X40Y2          LUT3 (Prop_lut3_I1_O)        0.150    17.817 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.647    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.001 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.197    20.198    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.326    20.524 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    20.524    timerseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X38Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.057 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.057    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.174 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.174    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.489 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.944    22.433    L_reg/L_6793493a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.307    22.740 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.173    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.297 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.583    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_0
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.707 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.581    25.288    L_reg/i__carry_i_13__3_0
    SLICE_X37Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.412 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.943    26.355    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I5_O)        0.124    26.479 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.826    27.305    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.457 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.270    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.602 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.602    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.152 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.152    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.266    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.488 f  timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.348    timerseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.647 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    31.219    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.343 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.798    32.141    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.265 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.956    33.221    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I3_O)        0.124    33.345 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.940    34.285    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I2_O)        0.153    34.438 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.883    38.321    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    42.076 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.076    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.858ns  (logic 11.581ns (31.419%)  route 25.278ns (68.580%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X49Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.852     7.462    L_reg/M_sm_pac[10]
    SLICE_X63Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.586 r  L_reg/L_6793493a_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.974     8.560    L_reg/L_6793493a_remainder0_carry_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.684 r  L_reg/L_6793493a_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.174     9.858    L_reg/L_6793493a_remainder0_carry__0_i_9_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I1_O)        0.154    10.012 f  L_reg/L_6793493a_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.687    L_reg/L_6793493a_remainder0_carry_i_15_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I3_O)        0.327    11.014 r  L_reg/L_6793493a_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.828    11.842    L_reg/L_6793493a_remainder0_carry_i_8_n_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    11.966 r  L_reg/L_6793493a_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.472    12.438    aseg_driver/decimal_renderer/DI[2]
    SLICE_X64Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.834 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.834    aseg_driver/decimal_renderer/L_6793493a_remainder0_carry_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.053 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.986    14.039    L_reg/L_6793493a_remainder0[4]
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.321    14.360 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.876    15.236    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I4_O)        0.326    15.562 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.046    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I3_O)        0.118    16.164 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.760    16.923    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.352    17.275 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.003    18.278    L_reg/i__carry_i_19_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.356    18.634 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.698    19.333    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.348    19.681 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.612    20.293    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.800 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.800    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.914 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.914    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.227 f  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.018    22.245    L_reg/L_6793493a_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.551 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.984    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.108 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.659    23.768    L_reg/i__carry_i_14_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.150    23.918 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.818    24.735    L_reg/i__carry_i_25_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.061 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.012    26.073    L_reg/i__carry_i_14_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.197 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.814    27.012    L_reg/i__carry_i_13_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.154    27.166 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.809    27.975    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.302 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.852 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.852    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.091 f  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    29.908    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.302    30.210 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.489    30.698    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.822 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.833    31.656    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.780 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.802    32.582    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I5_O)        0.124    32.706 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.463    34.169    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y14         LUT4 (Prop_lut4_I0_O)        0.150    34.319 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.916    38.235    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.013 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.013    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.430ns  (logic 11.350ns (31.156%)  route 25.080ns (68.844%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X49Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.852     7.462    L_reg/M_sm_pac[10]
    SLICE_X63Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.586 r  L_reg/L_6793493a_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.974     8.560    L_reg/L_6793493a_remainder0_carry_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.684 r  L_reg/L_6793493a_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.174     9.858    L_reg/L_6793493a_remainder0_carry__0_i_9_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I1_O)        0.154    10.012 f  L_reg/L_6793493a_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.687    L_reg/L_6793493a_remainder0_carry_i_15_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I3_O)        0.327    11.014 r  L_reg/L_6793493a_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.828    11.842    L_reg/L_6793493a_remainder0_carry_i_8_n_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    11.966 r  L_reg/L_6793493a_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.472    12.438    aseg_driver/decimal_renderer/DI[2]
    SLICE_X64Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.834 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.834    aseg_driver/decimal_renderer/L_6793493a_remainder0_carry_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.053 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.986    14.039    L_reg/L_6793493a_remainder0[4]
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.321    14.360 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.876    15.236    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I4_O)        0.326    15.562 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.046    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I3_O)        0.118    16.164 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.760    16.923    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.352    17.275 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.003    18.278    L_reg/i__carry_i_19_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.356    18.634 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.698    19.333    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.348    19.681 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.612    20.293    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.800 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.800    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.914 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.914    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.227 f  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.018    22.245    L_reg/L_6793493a_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.551 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.984    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.108 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.659    23.768    L_reg/i__carry_i_14_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.150    23.918 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.818    24.735    L_reg/i__carry_i_25_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.061 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.012    26.073    L_reg/i__carry_i_14_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.197 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.814    27.012    L_reg/i__carry_i_13_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.154    27.166 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.809    27.975    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.302 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.852 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.852    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.091 f  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    29.908    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.302    30.210 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.489    30.698    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.822 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.834    31.657    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.781 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.818    32.599    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I5_O)        0.124    32.723 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.379    34.101    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y14         LUT3 (Prop_lut3_I2_O)        0.124    34.225 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.786    38.011    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.585 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.585    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.193ns  (logic 11.345ns (31.346%)  route 24.848ns (68.654%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X49Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.852     7.462    L_reg/M_sm_pac[10]
    SLICE_X63Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.586 r  L_reg/L_6793493a_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.974     8.560    L_reg/L_6793493a_remainder0_carry_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.684 r  L_reg/L_6793493a_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.174     9.858    L_reg/L_6793493a_remainder0_carry__0_i_9_n_0
    SLICE_X65Y3          LUT2 (Prop_lut2_I1_O)        0.154    10.012 f  L_reg/L_6793493a_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.687    L_reg/L_6793493a_remainder0_carry_i_15_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I3_O)        0.327    11.014 r  L_reg/L_6793493a_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.828    11.842    L_reg/L_6793493a_remainder0_carry_i_8_n_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    11.966 r  L_reg/L_6793493a_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.472    12.438    aseg_driver/decimal_renderer/DI[2]
    SLICE_X64Y3          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.834 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.834    aseg_driver/decimal_renderer/L_6793493a_remainder0_carry_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.053 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.986    14.039    L_reg/L_6793493a_remainder0[4]
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.321    14.360 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.876    15.236    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I4_O)        0.326    15.562 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.484    16.046    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I3_O)        0.118    16.164 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.760    16.923    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y5          LUT5 (Prop_lut5_I4_O)        0.352    17.275 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.003    18.278    L_reg/i__carry_i_19_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.356    18.634 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.698    19.333    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.348    19.681 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.612    20.293    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.800 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.800    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.914 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.914    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.227 f  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.018    22.245    L_reg/L_6793493a_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.551 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.984    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.108 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.659    23.768    L_reg/i__carry_i_14_0
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.150    23.918 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.818    24.735    L_reg/i__carry_i_25_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.061 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.012    26.073    L_reg/i__carry_i_14_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.197 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.814    27.012    L_reg/i__carry_i_13_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.154    27.166 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.809    27.975    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.302 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.852 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.852    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.091 r  aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    29.908    aseg_driver/decimal_renderer/L_6793493a_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.302    30.210 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.489    30.698    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.822 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.833    31.656    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.124    31.780 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.802    32.582    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I5_O)        0.124    32.706 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.463    34.169    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.124    34.293 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.486    37.780    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.348 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.348    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.409ns (65.647%)  route 0.738ns (34.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.738     2.385    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.654 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.654    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.408ns (65.188%)  route 0.752ns (34.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.752     2.400    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.667 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.667    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.420ns (63.590%)  route 0.813ns (36.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.813     2.461    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.740 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.740    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.407ns (62.983%)  route 0.827ns (37.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.827     2.475    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.741 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.741    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.455ns (63.338%)  route 0.842ns (36.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.842     2.513    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.804 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.804    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.407ns (60.763%)  route 0.909ns (39.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.909     2.557    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.823 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.823    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.357ns (56.131%)  route 1.061ns (43.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.558     1.502    sm/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  sm/D_debug_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sm/D_debug_dff_q_reg[3]/Q
                         net (fo=1, routed)           1.061     2.704    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.920 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.920    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.380ns (55.671%)  route 1.098ns (44.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  sm/D_debug_dff_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sm/D_debug_dff_q_reg[2]/Q
                         net (fo=1, routed)           1.098     2.742    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.981 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.981    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.355ns (54.496%)  route 1.131ns (45.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sm/D_debug_dff_q_reg[0]/Q
                         net (fo=1, routed)           1.131     2.775    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.989 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.989    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.433ns (57.821%)  route 1.045ns (42.179%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.568     1.512    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.438     2.091    bseg_driver/ctr/S[0]
    SLICE_X64Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.136 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.608     2.743    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.990 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.990    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.945ns  (logic 1.643ns (33.220%)  route 3.303ns (66.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.274     3.793    reset_cond/butt_reset_IBUF
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.917 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.029     4.945    reset_cond/M_reset_cond_in
    SLICE_X46Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.643ns (35.683%)  route 2.961ns (64.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.274     3.793    reset_cond/butt_reset_IBUF
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.917 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.687     4.604    reset_cond/M_reset_cond_in
    SLICE_X39Y8          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X39Y8          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 1.643ns (35.809%)  route 2.945ns (64.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.274     3.793    reset_cond/butt_reset_IBUF
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.917 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.671     4.588    reset_cond/M_reset_cond_in
    SLICE_X37Y7          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y7          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 1.643ns (35.809%)  route 2.945ns (64.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.274     3.793    reset_cond/butt_reset_IBUF
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.917 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.671     4.588    reset_cond/M_reset_cond_in
    SLICE_X37Y7          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y7          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.630ns (39.049%)  route 2.545ns (60.951%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.545     4.051    forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.175 r  forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.175    forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X42Y25         FDRE                                         r  forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.430     4.835    forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.916ns  (logic 1.639ns (41.841%)  route 2.278ns (58.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.278     3.792    forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.916 r  forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.916    forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X37Y24         FDRE                                         r  forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.428     4.833    forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.897ns  (logic 1.653ns (42.423%)  route 2.244ns (57.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.244     3.773    forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.897 r  forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.897    forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y21         FDRE                                         r  forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.433     4.838    forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 1.624ns (41.934%)  route 2.249ns (58.066%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.249     3.749    forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.873 r  forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.873    forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X34Y21         FDRE                                         r  forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.432     4.837    forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.795ns  (logic 1.641ns (43.249%)  route 2.154ns (56.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.154     3.671    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.795 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.795    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y9          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.445     4.850    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.764ns  (logic 1.640ns (43.573%)  route 2.124ns (56.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.124     3.640    forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.764 r  forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.764    forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X37Y24         FDRE                                         r  forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.428     4.833    forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.329ns (26.026%)  route 0.934ns (73.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.934     1.218    forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.263 r  forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.263    forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X37Y24         FDRE                                         r  forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.816     2.006    forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  forLoop_idx_0_2070492616[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1201258867[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.347ns (27.339%)  route 0.921ns (72.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.921     1.223    forLoop_idx_0_1201258867[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.268 r  forLoop_idx_0_1201258867[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.268    forLoop_idx_0_1201258867[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X37Y23         FDRE                                         r  forLoop_idx_0_1201258867[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.817     2.007    forLoop_idx_0_1201258867[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  forLoop_idx_0_1201258867[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.313ns (24.048%)  route 0.988ns (75.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.988     1.256    forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.301 r  forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.301    forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X34Y21         FDRE                                         r  forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.819     2.009    forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  forLoop_idx_0_1201258867[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.341ns (25.845%)  route 0.980ns (74.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.980     1.276    forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.321 r  forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.321    forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y21         FDRE                                         r  forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.820     2.010    forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  forLoop_idx_0_1201258867[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.327ns (24.671%)  route 0.999ns (75.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.999     1.281    forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.326 r  forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.326    forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X37Y24         FDRE                                         r  forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.816     2.006    forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  forLoop_idx_0_2070492616[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.330ns (24.884%)  route 0.996ns (75.116%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.996     1.281    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.326 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.326    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y9          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.832     2.022    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.319ns (22.073%)  route 1.126ns (77.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.126     1.400    forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.445 r  forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.445    forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X42Y25         FDRE                                         r  forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.817     2.007    forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  forLoop_idx_0_1201258867[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.331ns (20.701%)  route 1.269ns (79.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.306    reset_cond/butt_reset_IBUF
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.249     1.601    reset_cond/M_reset_cond_in
    SLICE_X39Y8          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X39Y8          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.331ns (20.639%)  route 1.274ns (79.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.306    reset_cond/butt_reset_IBUF
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.254     1.605    reset_cond/M_reset_cond_in
    SLICE_X37Y7          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y7          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.331ns (20.639%)  route 1.274ns (79.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.306    reset_cond/butt_reset_IBUF
    SLICE_X29Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.351 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.254     1.605    reset_cond/M_reset_cond_in
    SLICE_X37Y7          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=554, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y7          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





