*.out
*.vcd
*~
*.pyc
**/sim_build/
.#*
results.xml