
ubuntu-preinstalled/slabtop:     file format elf32-littlearm


Disassembly of section .init:

00000bac <.init>:
 bac:	push	{r3, lr}
 bb0:	bl	178c <fputs@plt+0x9ac>
 bb4:	pop	{r3, pc}

Disassembly of section .plt:

00000bb8 <printw@plt-0x14>:
 bb8:	push	{lr}		; (str lr, [sp, #-4]!)
 bbc:	ldr	lr, [pc, #4]	; bc8 <printw@plt-0x4>
 bc0:	add	lr, pc, lr
 bc4:	ldr	pc, [lr, #8]!
 bc8:	andeq	r2, r1, ip, lsr r3

00000bcc <printw@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #73728	; 0x12000
 bd4:	ldr	pc, [ip, #828]!	; 0x33c

00000bd8 <__ctype_toupper_loc@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #73728	; 0x12000
 be0:	ldr	pc, [ip, #820]!	; 0x334

00000be4 <abort@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #73728	; 0x12000
 bec:	ldr	pc, [ip, #812]!	; 0x32c

00000bf0 <get_slabinfo@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #73728	; 0x12000
 bf8:	ldr	pc, [ip, #804]!	; 0x324

00000bfc <free_slabinfo@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #73728	; 0x12000
 c04:	ldr	pc, [ip, #796]!	; 0x31c

00000c08 <__libc_start_main@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #73728	; 0x12000
 c10:	ldr	pc, [ip, #788]!	; 0x314

00000c14 <wattr_off@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #73728	; 0x12000
 c1c:	ldr	pc, [ip, #780]!	; 0x30c

00000c20 <signal@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #73728	; 0x12000
 c28:	ldr	pc, [ip, #772]!	; 0x304

00000c2c <__gmon_start__@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #73728	; 0x12000
 c34:	ldr	pc, [ip, #764]!	; 0x2fc

00000c38 <fclose@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #73728	; 0x12000
 c40:	ldr	pc, [ip, #756]!	; 0x2f4

00000c44 <__printf_chk@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #73728	; 0x12000
 c4c:	ldr	pc, [ip, #748]!	; 0x2ec

00000c50 <strtod@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #73728	; 0x12000
 c58:	ldr	pc, [ip, #740]!	; 0x2e4

00000c5c <__cxa_atexit@plt>:
 c5c:			; <UNDEFINED> instruction: 0xe7fd4778
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #73728	; 0x12000
 c68:	ldr	pc, [ip, #728]!	; 0x2d8

00000c6c <__fpending@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #73728	; 0x12000
 c74:	ldr	pc, [ip, #720]!	; 0x2d0

00000c78 <memset@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #73728	; 0x12000
 c80:	ldr	pc, [ip, #712]!	; 0x2c8

00000c84 <bindtextdomain@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #73728	; 0x12000
 c8c:	ldr	pc, [ip, #704]!	; 0x2c0

00000c90 <put_slabinfo@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #73728	; 0x12000
 c98:	ldr	pc, [ip, #696]!	; 0x2b8

00000c9c <_exit@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #73728	; 0x12000
 ca4:	ldr	pc, [ip, #688]!	; 0x2b0

00000ca8 <read@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #73728	; 0x12000
 cb0:	ldr	pc, [ip, #680]!	; 0x2a8

00000cb4 <getopt_long@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #73728	; 0x12000
 cbc:	ldr	pc, [ip, #672]!	; 0x2a0

00000cc0 <dcgettext@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #73728	; 0x12000
 cc8:	ldr	pc, [ip, #664]!	; 0x298

00000ccc <tcgetattr@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #73728	; 0x12000
 cd4:	ldr	pc, [ip, #656]!	; 0x290

00000cd8 <ioctl@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #73728	; 0x12000
 ce0:	ldr	pc, [ip, #648]!	; 0x288

00000ce4 <isatty@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #73728	; 0x12000
 cec:	ldr	pc, [ip, #640]!	; 0x280

00000cf0 <wrefresh@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #73728	; 0x12000
 cf8:	ldr	pc, [ip, #632]!	; 0x278

00000cfc <setlocale@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #73728	; 0x12000
 d04:	ldr	pc, [ip, #624]!	; 0x270

00000d08 <strtol@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #73728	; 0x12000
 d10:	ldr	pc, [ip, #616]!	; 0x268

00000d14 <select@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #73728	; 0x12000
 d1c:	ldr	pc, [ip, #608]!	; 0x260

00000d20 <resizeterm@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #73728	; 0x12000
 d28:	ldr	pc, [ip, #600]!	; 0x258

00000d2c <wmove@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #73728	; 0x12000
 d34:	ldr	pc, [ip, #592]!	; 0x250

00000d38 <__ctype_b_loc@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #73728	; 0x12000
 d40:	ldr	pc, [ip, #584]!	; 0x248

00000d44 <error@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #73728	; 0x12000
 d4c:	ldr	pc, [ip, #576]!	; 0x240

00000d50 <endwin@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #73728	; 0x12000
 d58:	ldr	pc, [ip, #568]!	; 0x238

00000d5c <__stack_chk_fail@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #73728	; 0x12000
 d64:	ldr	pc, [ip, #560]!	; 0x230

00000d68 <__fprintf_chk@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #73728	; 0x12000
 d70:	ldr	pc, [ip, #552]!	; 0x228

00000d74 <tcsetattr@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #73728	; 0x12000
 d7c:	ldr	pc, [ip, #544]!	; 0x220

00000d80 <textdomain@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #73728	; 0x12000
 d88:	ldr	pc, [ip, #536]!	; 0x218

00000d8c <initscr@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #73728	; 0x12000
 d94:	ldr	pc, [ip, #528]!	; 0x210

00000d98 <wattr_on@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #73728	; 0x12000
 da0:	ldr	pc, [ip, #520]!	; 0x208

00000da4 <ferror@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #73728	; 0x12000
 dac:	ldr	pc, [ip, #512]!	; 0x200

00000db0 <strcmp@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #73728	; 0x12000
 db8:	ldr	pc, [ip, #504]!	; 0x1f8

00000dbc <exit@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #73728	; 0x12000
 dc4:	ldr	pc, [ip, #496]!	; 0x1f0

00000dc8 <__errno_location@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #73728	; 0x12000
 dd0:	ldr	pc, [ip, #488]!	; 0x1e8

00000dd4 <__cxa_finalize@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #73728	; 0x12000
 ddc:	ldr	pc, [ip, #480]!	; 0x1e0

00000de0 <fputs@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #73728	; 0x12000
 de8:	ldr	pc, [ip, #472]!	; 0x1d8

Disassembly of section .text:

00000df0 <.text>:
     df0:	svcmi	0x00f0e92d
     df4:	cfstrs	mvf2, [sp, #-0]
     df8:	strmi	r8, [lr], -lr, lsl #22
     dfc:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     e00:			; <UNDEFINED> instruction: 0xf8df4607
     e04:	ldrdcs	r3, [r6], -r8
     e08:			; <UNDEFINED> instruction: 0xf8df447a
     e0c:	ldrsblt	r5, [fp], #68	; 0x44
     e10:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     e14:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
     e18:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     e1c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
     e20:			; <UNDEFINED> instruction: 0xf04f9359
     e24:	strtls	r0, [sl], #-768	; 0xfffffd00
     e28:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     e2c:	andls	pc, r2, r5, asr r8	; <UNPREDICTABLE>
     e30:	ldrtmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     e34:			; <UNDEFINED> instruction: 0xf8d958eb
     e38:	ldrbtmi	r2, [ip], #-0
     e3c:	ldrtlt	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     e40:	ldrthi	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     e44:			; <UNDEFINED> instruction: 0xf7ff601a
     e48:			; <UNDEFINED> instruction: 0xf8dfef5a
     e4c:			; <UNDEFINED> instruction: 0x462014b0
     e50:	strtge	pc, [ip], #2271	; 0x8df
     e54:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
     e58:			; <UNDEFINED> instruction: 0xf7ff44f8
     e5c:	qadd16mi	lr, r0, r4
     e60:	svc	0x008ef7ff
     e64:	ldrcc	pc, [ip], #2271	; 0x8df
     e68:	stmiapl	r8!, {r1, r3, r4, r5, r6, r7, sl, lr}^
     e6c:			; <UNDEFINED> instruction: 0xf898f001
     e70:	ldrcc	pc, [r4], #2271	; 0x8df
     e74:	ldrcs	pc, [r4], #2271	; 0x8df
     e78:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
     e7c:			; <UNDEFINED> instruction: 0x465b601a
     e80:	strbmi	r2, [r2], -r0, lsl #8
     e84:			; <UNDEFINED> instruction: 0x46384631
     e88:			; <UNDEFINED> instruction: 0xf7ff9400
     e8c:	mcrrne	15, 1, lr, r3, cr4
     e90:	adchi	pc, r4, r0
     e94:	ldmdacs	sp, {r1, r2, r4, r6, fp, ip, sp}
     e98:	orrshi	pc, r3, #0, 4
     e9c:			; <UNDEFINED> instruction: 0xf010e8df
     ea0:	orrseq	r0, r1, #95	; 0x5f
     ea4:	orrseq	r0, r1, #1140850690	; 0x44000002
     ea8:	orrseq	r0, r1, #1140850690	; 0x44000002
     eac:	orrseq	r0, r1, #1140850690	; 0x44000002
     eb0:	orrseq	r0, r1, #1140850690	; 0x44000002
     eb4:	orrseq	r0, r1, #1140850690	; 0x44000002
     eb8:	orrseq	r0, r1, #1140850690	; 0x44000002
     ebc:	orrseq	r0, r1, #60	; 0x3c
     ec0:	orrseq	r0, r1, #1140850690	; 0x44000002
     ec4:	orrseq	r0, r1, #140, 6	; 0x30000002
     ec8:	orrseq	r0, r1, #1140850690	; 0x44000002
     ecc:	orrseq	r0, r1, #1140850690	; 0x44000002
     ed0:	mlaseq	r3, r1, r3, r0
     ed4:	orrseq	r0, r1, #1140850690	; 0x44000002
     ed8:	mulseq	lr, r1, r3
     edc:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     ee0:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
     ee4:	blcc	185ef58 <fputs@plt+0x185e178>
     ee8:	ldmdale	r6, {r0, r2, r4, r8, r9, fp, sp}^
     eec:			; <UNDEFINED> instruction: 0xf003e8df
     ef0:	strbpl	r6, [sl, #-1883]!	; 0xfffff8a5
     ef4:	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab
     ef8:	cfldr64vs	mvdx5, [r5, #-340]	; 0xfffffeac
     efc:	subsvc	r7, r5, r5, asr r3
     f00:	strbpl	r5, [r1, #-1365]!	; 0xfffffaab
     f04:			; <UNDEFINED> instruction: 0xf8df5e64
     f08:	andcs	r3, r0, #12, 8	; 0xc000000
     f0c:			; <UNDEFINED> instruction: 0xf8ca2101
     f10:	ldrbtmi	r1, [fp], #-8
     f14:			; <UNDEFINED> instruction: 0xe7b2601a
     f18:	svc	0x0056f7ff
     f1c:	movwcs	r4, #2556	; 0x9fc
     f20:	andvs	r2, r3, r5, lsl #4
     f24:	stmdapl	ip!, {r3, r4, r9, sl, lr}^
     f28:	ldrbtmi	r4, [r9], #-2555	; 0xfffff605
     f2c:			; <UNDEFINED> instruction: 0xf7ff6824
     f30:	strmi	lr, [r1], -r8, asr #29
     f34:			; <UNDEFINED> instruction: 0xf0004620
     f38:	bmi	ffe409ec <fputs@plt+0xffe3fc0c>
     f3c:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
     f40:	andsvs	r2, r0, r0, lsl #16
     f44:	ldmibmi	r6!, {r0, r1, r3, r4, r7, sl, fp, ip, lr, pc}^
     f48:	ldrmi	r2, [r8], -r5, lsl #4
     f4c:			; <UNDEFINED> instruction: 0xf7ff4479
     f50:	movwcs	lr, #3768	; 0xeb8
     f54:			; <UNDEFINED> instruction: 0x46024619
     f58:			; <UNDEFINED> instruction: 0xf7ff2001
     f5c:	ldmibmi	r1!, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
     f60:	andcs	r2, r0, r5, lsl #4
     f64:			; <UNDEFINED> instruction: 0x46044479
     f68:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     f6c:			; <UNDEFINED> instruction: 0xf8d94bee
     f70:	ldrbtmi	r2, [fp], #-0
     f74:	andcs	r4, r1, r1, lsl #12
     f78:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     f7c:	blmi	ff5d3b30 <fputs@plt+0xff5d2d50>
     f80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     f84:	blls	165aff4 <fputs@plt+0x165a214>
     f88:			; <UNDEFINED> instruction: 0xf040405a
     f8c:			; <UNDEFINED> instruction: 0x46208390
     f90:	ldc	0, cr11, [sp], #364	; 0x16c
     f94:	pop	{r1, r2, r3, r8, r9, fp, pc}
     f98:	blmi	ff964f60 <fputs@plt+0xff964180>
     f9c:	bmi	ff952190 <fputs@plt+0xff9513b0>
     fa0:	andsvs	r4, r3, sl, ror r4
     fa4:	blmi	ff93ad58 <fputs@plt+0xff939f78>
     fa8:			; <UNDEFINED> instruction: 0xe7f8447b
     fac:	ldrbtmi	r4, [fp], #-3043	; 0xfffff41d
     fb0:	blmi	ff8faf8c <fputs@plt+0xff8fa1ac>
     fb4:			; <UNDEFINED> instruction: 0xe7f2447b
     fb8:	ldrbtmi	r4, [fp], #-3042	; 0xfffff41e
     fbc:	blmi	ff8baf80 <fputs@plt+0xff8ba1a0>
     fc0:			; <UNDEFINED> instruction: 0xe7ec447b
     fc4:	ldrbtmi	r4, [fp], #-3041	; 0xfffff41f
     fc8:	blmi	ff87af74 <fputs@plt+0xff87a194>
     fcc:			; <UNDEFINED> instruction: 0xe7e6447b
     fd0:	ldrbtmi	r4, [fp], #-3040	; 0xfffff420
     fd4:	blmi	ff83af68 <fputs@plt+0xff83a188>
     fd8:			; <UNDEFINED> instruction: 0xe7e0447b
     fdc:			; <UNDEFINED> instruction: 0xf7ff4620
     fe0:	eorls	lr, r7, r2, lsl #29
     fe4:			; <UNDEFINED> instruction: 0xf0402800
     fe8:	ldclmi	3, cr8, [ip], {66}	; 0x42
     fec:	ldrbtmi	r2, [ip], #-0
     ff0:			; <UNDEFINED> instruction: 0x932688e3
     ff4:	cdp2	0, 0, cr15, cr4, cr0, {0}
     ff8:	blcs	1b28c <fputs@plt+0x1a4ac>
     ffc:	msrhi	CPSR_fxc, #0
    1000:	ldrdcs	r4, [r2], -r7
    1004:	ldrbtmi	r4, [r9], #-4055	; 0xfffff029
    1008:	blhi	febfc68c <fputs@plt+0xfebfb8ac>
    100c:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1010:	blmi	ff593b6c <fputs@plt+0xff592d8c>
    1014:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    1018:	blls	feb7c69c <fputs@plt+0xfeb7b8bc>
    101c:	bge	aa58b4 <fputs@plt+0xaa4ad4>
    1020:			; <UNDEFINED> instruction: 0x9323447b
    1024:	vmla.f64	d10, d14, d29
    1028:	strls	r2, [r5, #-2576]!	; 0xfffff5f0
    102c:	eorscs	r4, r0, #160432128	; 0x9900000
    1030:	strbmi	r2, [r8], -r0, lsl #2
    1034:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1038:	beq	43c8b8 <fputs@plt+0x43bad8>
    103c:			; <UNDEFINED> instruction: 0xf7ff4649
    1040:			; <UNDEFINED> instruction: 0x4604edd8
    1044:			; <UNDEFINED> instruction: 0xf0402800
    1048:	stcls	3, cr8, [r3, #-8]!
    104c:	stmdblt	r3, {r0, r1, r3, r5, r7, fp, sp, lr}^
    1050:	bls	9a33f8 <fputs@plt+0x9a2618>
    1054:	mulle	r4, r0, r2
    1058:			; <UNDEFINED> instruction: 0xf7ff88a9
    105c:	stmiahi	fp!, {r1, r5, r6, r9, sl, fp, sp, lr, pc}^
    1060:	stmdals	r5!, {r1, r2, r5, r8, r9, ip, pc}
    1064:	blmi	ff08986c <fputs@plt+0xff088a8c>
    1068:	stmiapl	r3, {r0, r4, r9, sl, lr}^
    106c:			; <UNDEFINED> instruction: 0x93216818
    1070:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    1074:	andcs	r9, r5, #36, 22	; 0x9000
    1078:	stccs	8, cr6, [r0, #-628]	; 0xfffffd8c
    107c:	orrshi	pc, r8, r0
    1080:			; <UNDEFINED> instruction: 0x200049bc
    1084:			; <UNDEFINED> instruction: 0xf7ff4479
    1088:	blls	bfc900 <fputs@plt+0xbfbb20>
    108c:	andcs	r4, r5, #3047424	; 0x2e8000
    1090:	ldrbtmi	r9, [r9], #-3376	; 0xfffff2d0
    1094:	strmi	r9, [r3], r2, lsr #6
    1098:			; <UNDEFINED> instruction: 0xf7ff2000
    109c:	ldmibmi	r7!, {r1, r4, r9, sl, fp, sp, lr, pc}
    10a0:	lfm	f2, 4, [sp, #20]
    10a4:	ldrbtmi	sp, [r9], #-2611	; 0xfffff5cd
    10a8:	bgt	cbc724 <fputs@plt+0xcbb944>
    10ac:	andcs	r4, r0, r2, lsl #13
    10b0:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    10b4:	andcs	r4, r5, #2916352	; 0x2c8000
    10b8:	bgt	d3c834 <fputs@plt+0xd3ba54>
    10bc:	cfldrd	mvd4, [sp, #484]	; 0x1e4
    10c0:			; <UNDEFINED> instruction: 0x4606da35
    10c4:			; <UNDEFINED> instruction: 0xf7ff2000
    10c8:	ldcl	13, cr14, [sp, #1008]	; 0x3f0
    10cc:	stmibmi	sp!, {r1, r2, r3, r5, r9, fp, ip, sp, lr}
    10d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    10d4:	blge	19fcbbc <fputs@plt+0x19fbddc>
    10d8:	bvc	b7c854 <fputs@plt+0xb7ba74>
    10dc:	bllt	19fcbc4 <fputs@plt+0x19fbde4>
    10e0:	andcs	r4, r0, r0, lsl #13
    10e4:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    10e8:	blpl	1b7cbd0 <fputs@plt+0x1b7bdf0>
    10ec:	bpl	fe43c910 <fputs@plt+0xfe43bb30>
    10f0:	vstr.16	s19, [sp, #68]	; 0x44
    10f4:	ldrbmi	ip, [sl], -ip, lsl #20
    10f8:			; <UNDEFINED> instruction: 0xf8cd462b
    10fc:	tstls	r0, r0, lsl r0
    1100:	bgt	1bc73c <fputs@plt+0x1bb95c>
    1104:	strls	r4, [sl], -r0, lsr #19
    1108:	blpl	27c9a4 <fputs@plt+0x27bbc4>
    110c:	cfstrd	mvd4, [sp, #484]	; 0x1e4
    1110:			; <UNDEFINED> instruction: 0xf8cdda0b
    1114:	stc	0, cr8, [sp, #256]	; 0x100
    1118:	vmov.f32	s26, #133	; 0xc0280000 -2.625
    111c:			; <UNDEFINED> instruction: 0xee852b6c
    1120:	vldr	d20, [sp, #8]
    1124:	strmi	r5, [r4], r2, lsr #20
    1128:			; <UNDEFINED> instruction: 0xf8cd2001
    112c:	cdp	0, 11, cr12, cr8, cr0, {3}
    1130:	vcvt.f64.u32	d6, s26
    1134:	vnmul.f64	d7, d6, d23
    1138:	vmul.f64	d6, d7, d9
    113c:	vmul.f64	d7, d10, d9
    1140:	vstr	d3, [sp, #36]	; 0x24
    1144:	vmov.f64	d4, #142	; 0xc0700000 -3.750
    1148:	vcvt.f64.u32	d2, s11
    114c:			; <UNDEFINED> instruction: 0xee86cb4c
    1150:	vdiv.f64	d5, d7, d12
    1154:	vldr	d22, [sp, #8]
    1158:			; <UNDEFINED> instruction: 0xee837a38
    115c:	vmov.f64	d2, #139	; 0xc0580000 -3.375
    1160:	vldr	d19, [sp, #412]	; 0x19c
    1164:			; <UNDEFINED> instruction: 0xeeb87a36
    1168:	vldr	d20, [sp, #412]	; 0x19c
    116c:			; <UNDEFINED> instruction: 0xeeb87a37
    1170:	vstr	d7, [sp, #412]	; 0x19c
    1174:	vmul.f64	d5, d11, d8
    1178:	vstr	d11, [sp, #32]
    117c:	vmul.f64	d6, d10, d2
    1180:	vstr	d10, [sp, #32]
    1184:	vstr	d11, [sp, #80]	; 0x50
    1188:	vmov.32	d3[1], r2
    118c:	vstr	d3, [sp, #32]
    1190:	vmov.32	d4[1], sl
    1194:	vstr	d4, [sp, #32]
    1198:	vmov.32	d7[1], r3
    119c:	vstr	d7, [sp, #32]
    11a0:	vstr	d4, [sp, #112]	; 0x70
    11a4:			; <UNDEFINED> instruction: 0xf7ff7b1a
    11a8:	stmdals	sl!, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    11ac:	blx	14bd1b6 <fputs@plt+0x14bc3d6>
    11b0:	vst1.8	{d18-d21}, [pc], r0
    11b4:	strmi	r2, [r3], -r0, lsl #3
    11b8:			; <UNDEFINED> instruction: 0x932a9821
    11bc:			; <UNDEFINED> instruction: 0xf7ff6800
    11c0:	blmi	1cbc978 <fputs@plt+0x1cbbb98>
    11c4:	ldrbtmi	r2, [fp], #-517	; 0xfffffdfb
    11c8:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
    11cc:	orrhi	pc, r6, r0
    11d0:	andcs	r4, r0, pc, ror #18
    11d4:			; <UNDEFINED> instruction: 0xf7ff4479
    11d8:	stmdbmi	lr!, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    11dc:			; <UNDEFINED> instruction: 0x46024479
    11e0:			; <UNDEFINED> instruction: 0xf7ff2001
    11e4:	blls	87c6ac <fputs@plt+0x87b8cc>
    11e8:	cdpmi	2, 6, cr2, cr11, cr0, {0}
    11ec:	orrcs	pc, r0, pc, asr #8
    11f0:	ldmdavs	r8, {r1, r2, r3, r4, r5, r6, sl, lr}
    11f4:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    11f8:	ldmhi	r3!, {r1, r3, r5, r8, sl, fp, ip, pc}^
    11fc:	svclt	0x00182d00
    1200:	strtmi	r2, [r8], -r8, lsl #22
    1204:	eors	sp, lr, ip, lsl r8
    1208:			; <UNDEFINED> instruction: 0x460a4613
    120c:	andls	r4, r6, r3, ror #18
    1210:	stc	0, cr2, [sp, #4]
    1214:	ldrbtmi	r7, [r9], #-2818	; 0xfffff4fe
    1218:			; <UNDEFINED> instruction: 0xf8cd9507
    121c:			; <UNDEFINED> instruction: 0xf8cde014
    1220:			; <UNDEFINED> instruction: 0xf8cdc010
    1224:			; <UNDEFINED> instruction: 0xf7ff8000
    1228:	blmi	177c668 <fputs@plt+0x177b888>
    122c:			; <UNDEFINED> instruction: 0xf8d53401
    1230:	ldrbtmi	r5, [fp], #-132	; 0xffffff7c
    1234:	blcc	2235a8 <fputs@plt+0x2227c8>
    1238:	svclt	0x00182d00
    123c:	sfmle	f4, 4, [r1, #-652]!	; 0xfffffd74
    1240:	bvc	97c99c <fputs@plt+0x97bbbc>
    1244:	ldrdcc	pc, [r8], r5
    1248:	ldrdne	pc, [ip], r5
    124c:			; <UNDEFINED> instruction: 0x2090f8d5
    1250:	blvc	19fcd38 <fputs@plt+0x19fbf58>
    1254:	ldmvs	r3!, {r3, r4, r7, r9, fp}
    1258:	ldrdhi	pc, [r8], r5	; <UNPREDICTABLE>
    125c:	ldrdgt	pc, [r0], r5	; <UNPREDICTABLE>
    1260:			; <UNDEFINED> instruction: 0xe098f8d5
    1264:	blvc	23cb08 <fputs@plt+0x23bd28>
    1268:	bicle	r2, sp, r0, lsl #22
    126c:	and	lr, r3, sp, asr #19
    1270:	stc	6, cr4, [sp, #268]	; 0x10c
    1274:	ldrtmi	r7, [r8], -r0, lsl #22
    1278:			; <UNDEFINED> instruction: 0xf8cd9505
    127c:			; <UNDEFINED> instruction: 0xf7ffc008
    1280:	ldrb	lr, [r2, r6, lsr #25]
    1284:			; <UNDEFINED> instruction: 0xf7ff982a
    1288:	blmi	11bc6a0 <fputs@plt+0x11bb8c0>
    128c:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    1290:			; <UNDEFINED> instruction: 0xf0002c00
    1294:	blmi	1121750 <fputs@plt+0x1120970>
    1298:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    129c:			; <UNDEFINED> instruction: 0xf47f2c00
    12a0:	blls	9ecdc0 <fputs@plt+0x9ebfe0>
    12a4:			; <UNDEFINED> instruction: 0xf0402b00
    12a8:	stmdals	sl!, {r1, r3, r4, r5, r6, r7, r8, pc}
    12ac:			; <UNDEFINED> instruction: 0xf7ffb108
    12b0:	blmi	fbc550 <fputs@plt+0xfbb770>
    12b4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    12b8:			; <UNDEFINED> instruction: 0xf47f2b00
    12bc:			; <UNDEFINED> instruction: 0xf7ffae5f
    12c0:	ldrb	lr, [fp], -r8, asr #26
    12c4:	andhi	pc, r0, pc, lsr #7
    12c8:	andeq	r0, r0, r0
    12cc:	svccc	0x00500000
    12d0:	andeq	r0, r0, r0
    12d4:	subsmi	r0, r9, r0
    12d8:	strdeq	r2, [r1], -r8
    12dc:	ldrdeq	r0, [r0], -r8
    12e0:	andeq	r2, r1, sl, ror #1
    12e4:	ldrdeq	r1, [r0], -r8
    12e8:	andeq	r0, r0, r0, ror #1
    12ec:	ldrdeq	r0, [r0], -ip
    12f0:	andeq	r1, r0, r2, asr r4
    12f4:	andeq	r1, r1, r4, lsr pc
    12f8:	muleq	r0, r0, r4
    12fc:	andeq	r1, r0, r2, lsr #8
    1300:	andeq	r2, r1, r4, lsr #3
    1304:	andeq	r0, r0, r4, ror #1
    1308:	muleq	r1, r4, r1
    130c:	andeq	r0, r0, r7, lsr #21
    1310:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1314:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    1318:	andeq	r1, r0, lr, ror #6
    131c:	andeq	r2, r1, r6, asr #1
    1320:	andeq	r1, r0, ip, asr r3
    1324:	andeq	r1, r0, r4, ror #6
    1328:	andeq	r1, r0, r2, ror #6
    132c:	andeq	r1, r1, r0, lsl #31
    1330:	andeq	r0, r0, r5, lsl #19
    1334:	andeq	r2, r1, ip, rrx
    1338:	andeq	r0, r0, sp, lsl #19
    133c:	andeq	r0, r0, fp, ror #19
    1340:	muleq	r0, r5, r9
    1344:	strdeq	r0, [r0], -r3
    1348:	muleq	r0, sp, r9
    134c:	strdeq	r0, [r0], -fp
    1350:			; <UNDEFINED> instruction: 0x000009b9
    1354:	muleq	r0, pc, r9	; <UNPREDICTABLE>
    1358:	andeq	r0, r0, sp, lsl #20
    135c:	andeq	r2, r1, lr, lsl r0
    1360:	andeq	r0, r0, pc, asr #19
    1364:	andeq	r1, r0, ip, ror #8
    1368:	strdeq	r1, [r1], -r6
    136c:	andeq	r1, r1, ip, ror #31
    1370:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1374:	andeq	r1, r0, r8, lsl #5
    1378:	muleq	r0, sl, r2
    137c:	andeq	r1, r0, r6, lsr #5
    1380:			; <UNDEFINED> instruction: 0x000012b0
    1384:			; <UNDEFINED> instruction: 0x000012ba
    1388:	andeq	r1, r0, r4, lsr #5
    138c:	andeq	r1, r1, r6, asr #28
    1390:	andeq	r1, r0, r8, ror #4
    1394:	muleq	r0, ip, r2
    1398:	andeq	r1, r1, ip, lsl lr
    139c:	andeq	r1, r0, sl, ror #4
    13a0:	ldrdeq	r1, [r1], -sl
    13a4:	andeq	r1, r1, r0, lsl #27
    13a8:	andeq	r1, r1, ip, ror #26
    13ac:	andeq	r1, r1, r8, asr sp
    13b0:	strtmi	r4, [r8], -r0, asr #19
    13b4:			; <UNDEFINED> instruction: 0xf7ff4479
    13b8:	ldmibmi	pc!, {r2, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    13bc:	ldmib	sp, {r0, r2, r9, sp}^
    13c0:	ldrbtmi	r6, [r9], #-2095	; 0xfffff7d1
    13c4:	strtmi	r4, [r8], -r3, lsl #12
    13c8:			; <UNDEFINED> instruction: 0xf7ff9322
    13cc:	ldmibmi	fp!, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    13d0:	lfm	f2, 4, [sp, #20]
    13d4:	ldrbtmi	sp, [r9], #-2611	; 0xfffff5cd
    13d8:	bgt	cbca54 <fputs@plt+0xcbbc74>
    13dc:	strtmi	r4, [r8], -r3, lsl #13
    13e0:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    13e4:	andcs	r4, r5, #2981888	; 0x2d8000
    13e8:	bgt	d3cb64 <fputs@plt+0xd3bd84>
    13ec:	cfldrd	mvd4, [sp, #484]	; 0x1e4
    13f0:			; <UNDEFINED> instruction: 0x4682da35
    13f4:			; <UNDEFINED> instruction: 0xf7ff4628
    13f8:	ldcl	12, cr14, [sp, #400]	; 0x190
    13fc:	andcs	r7, r5, #188416	; 0x2e000
    1400:	blge	19fcee8 <fputs@plt+0x19fc108>
    1404:	bvc	b7cb80 <fputs@plt+0xb7bda0>
    1408:	bllt	19fcef0 <fputs@plt+0x19fc110>
    140c:	strtmi	r4, [r8], -r1, lsl #12
    1410:	stmibmi	ip!, {r0, r2, r3, r9, sl, lr}
    1414:			; <UNDEFINED> instruction: 0xf7ff4479
    1418:	mrc	12, 5, lr, cr8, cr4, {2}
    141c:	vmls.f64	d5, d7, d29
    1420:	blls	8a3e68 <fputs@plt+0x8a3088>
    1424:	bgt	2bcb60 <fputs@plt+0x2bbd80>
    1428:			; <UNDEFINED> instruction: 0xf8cd4642
    142c:	ldrmi	fp, [r9], -r8
    1430:	cfstr32	mvfx9, [sp, #56]	; 0x38
    1434:	ldrtmi	ip, [r3], -r4, lsl #20
    1438:	eorge	pc, r0, sp, asr #17
    143c:	blpl	27ccd8 <fputs@plt+0x27bef8>
    1440:	ble	27cb7c <fputs@plt+0x27bd9c>
    1444:	ble	fca80 <fputs@plt+0xfbca0>
    1448:	blcs	1b3cf30 <fputs@plt+0x1b3c150>
    144c:	blmi	bce68 <fputs@plt+0xbc088>
    1450:	bvs	fe43cc6c <fputs@plt+0xfe43be8c>
    1454:	ldmmi	ip, {r2, r7, r9, sl, lr}
    1458:	subsgt	pc, r8, sp, asr #17
    145c:	mrc	4, 5, r4, cr8, cr8, {3}
    1460:	vcvt.f64.u32	d6, s26
    1464:	vnmul.f64	d7, d6, d23
    1468:	vmul.f64	d6, d7, d9
    146c:	vmul.f64	d7, d10, d9
    1470:	vstr	d3, [sp, #36]	; 0x24
    1474:	vmov.f64	d4, #140	; 0xc0600000 -3.5
    1478:	vcvt.f64.u32	d2, s11
    147c:			; <UNDEFINED> instruction: 0xee86cb4c
    1480:	vdiv.f64	d5, d7, d12
    1484:	vldr	d22, [sp, #8]
    1488:			; <UNDEFINED> instruction: 0xee837a38
    148c:	vmov.f64	d2, #139	; 0xc0580000 -3.375
    1490:	vldr	d19, [sp, #412]	; 0x19c
    1494:			; <UNDEFINED> instruction: 0xeeb87a36
    1498:	vldr	d20, [sp, #412]	; 0x19c
    149c:			; <UNDEFINED> instruction: 0xeeb87a37
    14a0:	vstr	d7, [sp, #412]	; 0x19c
    14a4:	vmul.f64	d5, d10, d6
    14a8:	vstr	d10, [sp, #32]
    14ac:	vmul.f64	d6, d11, d0
    14b0:	vstr	d11, [sp, #32]
    14b4:	vstr	d10, [sp, #64]	; 0x40
    14b8:	vmov.32	d3[1], r2
    14bc:	vstr	d3, [sp, #32]
    14c0:	vmov.32	d4[1], fp
    14c4:	vstr	d4, [sp, #32]
    14c8:	vmov.32	d7[1], r3
    14cc:	vstr	d7, [sp, #32]
    14d0:	vstr	d4, [sp, #104]	; 0x68
    14d4:			; <UNDEFINED> instruction: 0xf7ff7b18
    14d8:			; <UNDEFINED> instruction: 0xe666eb7a
    14dc:	ldrbtmi	r4, [r9], #-2427	; 0xfffff685
    14e0:	bl	ffbbf4e4 <fputs@plt+0xffbbe704>
    14e4:	ldmdami	sl!, {r0, r9, sl, lr}^
    14e8:			; <UNDEFINED> instruction: 0xf7ff4478
    14ec:			; <UNDEFINED> instruction: 0xe67aeb70
    14f0:	ldmdavs	r8, {r0, r5, r8, r9, fp, ip, pc}
    14f4:	bl	fff3f4f8 <fputs@plt+0xfff3e718>
    14f8:	bge	162c1e0 <fputs@plt+0x162b400>
    14fc:			; <UNDEFINED> instruction: 0xf8434621
    1500:	addsmi	r1, sl, #4, 30
    1504:	ldfmip	f5, [r3, #-1004]!	; 0xfffffc14
    1508:	ldmdals	r9!, {r8, r9, sp}
    150c:	ldrbtmi	r4, [sp], #-1562	; 0xfffff9e6
    1510:			; <UNDEFINED> instruction: 0xf040912c
    1514:	stmdbge	fp!, {r0}
    1518:	eorsls	r6, r9, sp, lsr #16
    151c:	tstls	r0, r1
    1520:	strls	sl, [fp, #-2361]!	; 0xfffff6c7
    1524:	bl	ffdbf528 <fputs@plt+0xffdbe748>
    1528:			; <UNDEFINED> instruction: 0xf77f2800
    152c:			; <UNDEFINED> instruction: 0xf10daeb4
    1530:	andcs	r0, r1, #-1073741783	; 0xc0000029
    1534:			; <UNDEFINED> instruction: 0xf7ff2000
    1538:	stmdacs	r1, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    153c:	mrcge	4, 5, APSR_nzcv, cr1, cr15, {3}
    1540:	bl	12bf544 <fputs@plt+0x12be764>
    1544:	umlalcs	pc, r7, sp, r8	; <UNPREDICTABLE>
    1548:			; <UNDEFINED> instruction: 0xf8136803
    154c:	blcc	104d5dc <fputs@plt+0x104c7fc>
    1550:			; <UNDEFINED> instruction: 0xf63f2b15
    1554:	andge	sl, r2, #160, 28	; 0xa00
    1558:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    155c:			; <UNDEFINED> instruction: 0x4710441a
    1560:	andeq	r0, r0, sp, rrx
    1564:	andeq	r0, r0, r3, ror #1
    1568:	ldrdeq	r0, [r0], -r7
    156c:			; <UNDEFINED> instruction: 0xfffffd37
    1570:			; <UNDEFINED> instruction: 0xfffffd37
    1574:			; <UNDEFINED> instruction: 0xfffffd37
    1578:			; <UNDEFINED> instruction: 0xfffffd37
    157c:			; <UNDEFINED> instruction: 0xfffffd37
    1580:			; <UNDEFINED> instruction: 0xfffffd37
    1584:			; <UNDEFINED> instruction: 0xfffffd37
    1588:			; <UNDEFINED> instruction: 0xfffffd37
    158c:	andeq	r0, r0, fp, asr #1
    1590:			; <UNDEFINED> instruction: 0xfffffd37
    1594:	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    1598:	strheq	r0, [r0], -r3
    159c:	andeq	r0, r0, r7, lsr #1
    15a0:	muleq	r0, sp, r0
    15a4:			; <UNDEFINED> instruction: 0xfffffd37
    15a8:	muleq	r0, r1, r0
    15ac:			; <UNDEFINED> instruction: 0xfffffd37
    15b0:	andeq	r0, r0, r5, lsl #1
    15b4:	andeq	r0, r0, r9, ror r0
    15b8:	stmiapl	fp!, {r0, r1, r2, r6, r8, r9, fp, lr}^
    15bc:			; <UNDEFINED> instruction: 0xf0006818
    15c0:	blmi	11bfe2c <fputs@plt+0x11bf04c>
    15c4:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    15c8:	blx	53d5d0 <fputs@plt+0x53c7f0>
    15cc:	bmi	11542e4 <fputs@plt+0x1153504>
    15d0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    15d4:			; <UNDEFINED> instruction: 0xe65e601a
    15d8:	bmi	11142ec <fputs@plt+0x111350c>
    15dc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    15e0:			; <UNDEFINED> instruction: 0xe658601a
    15e4:	bmi	10d42f4 <fputs@plt+0x10d3514>
    15e8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    15ec:			; <UNDEFINED> instruction: 0xe652601a
    15f0:	bmi	10942fc <fputs@plt+0x109351c>
    15f4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    15f8:			; <UNDEFINED> instruction: 0xe64c601a
    15fc:	andcs	r4, r0, #64, 22	; 0x10000
    1600:	andsvs	r4, sl, fp, ror r4
    1604:	blmi	ffaf28 <fputs@plt+0xffa148>
    1608:	ldrbtmi	r4, [fp], #-2623	; 0xfffff5c1
    160c:	andsvs	r4, sl, sl, ror r4
    1610:	blmi	fbaf1c <fputs@plt+0xfba13c>
    1614:	ldrbtmi	r4, [fp], #-2622	; 0xfffff5c2
    1618:	andsvs	r4, sl, sl, ror r4
    161c:	blmi	f7af10 <fputs@plt+0xf7a130>
    1620:	ldrbtmi	r4, [fp], #-2621	; 0xfffff5c3
    1624:	andsvs	r4, sl, sl, ror r4
    1628:	blmi	f3af04 <fputs@plt+0xf3a124>
    162c:	ldrbtmi	r4, [fp], #-2620	; 0xfffff5c4
    1630:	andsvs	r4, sl, sl, ror r4
    1634:	blmi	efaef8 <fputs@plt+0xefa118>
    1638:	ldrbtmi	r4, [fp], #-2619	; 0xfffff5c5
    163c:	andsvs	r4, sl, sl, ror r4
    1640:	blmi	ebaeec <fputs@plt+0xeba10c>
    1644:	ldrbtmi	r4, [fp], #-2618	; 0xfffff5c6
    1648:	andsvs	r4, sl, sl, ror r4
    164c:	movwcs	lr, #1571	; 0x623
    1650:			; <UNDEFINED> instruction: 0x932a2401
    1654:			; <UNDEFINED> instruction: 0xf7ffe625
    1658:	stmiahi	r1!, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    165c:			; <UNDEFINED> instruction: 0xf7ff88e0
    1660:	ldmdbmi	r4!, {r5, r6, r8, r9, fp, sp, lr, pc}
    1664:	ldrbtmi	r2, [r9], #-28	; 0xffffffe4
    1668:	b	ff6bf66c <fputs@plt+0xff6be88c>
    166c:	ldmdbmi	r2!, {r3, r6, r7, sl, sp, lr, pc}
    1670:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1674:			; <UNDEFINED> instruction: 0xf7ff310c
    1678:	andcc	lr, r1, sl, lsr #22
    167c:	cfldrsge	mvf15, [r5], #508	; 0x1fc
    1680:	bl	fe8bf684 <fputs@plt+0xfe8be8a4>
    1684:	andcs	r4, r5, #737280	; 0xb4000
    1688:	stmdavs	r6, {r0, r3, r4, r5, r6, sl, lr}
    168c:			; <UNDEFINED> instruction: 0xf7ff4620
    1690:			; <UNDEFINED> instruction: 0x4631eb18
    1694:	strtmi	r4, [r0], -r2, lsl #12
    1698:	bl	153f69c <fputs@plt+0x153e8bc>
    169c:	bmi	a3a938 <fputs@plt+0xa39b58>
    16a0:	andcs	r2, r0, r2, lsl #2
    16a4:	andcc	r4, ip, #2046820352	; 0x7a000000
    16a8:	bl	193f6ac <fputs@plt+0x193e8cc>
    16ac:			; <UNDEFINED> instruction: 0xf7ffe5fd
    16b0:	svclt	0x0000eb56
    16b4:	andeq	r0, r0, r8, asr pc
    16b8:	andeq	r0, r0, sl, ror #30
    16bc:	andeq	r0, r0, r6, ror pc
    16c0:	andeq	r0, r0, r0, lsl #31
    16c4:	andeq	r0, r0, r8, ror pc
    16c8:	andeq	r0, r0, r4, asr pc
    16cc:	andeq	r0, r0, lr, asr pc
    16d0:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    16d4:	strdeq	r1, [r1], -r6
    16d8:	andeq	r0, r0, r8, ror #1
    16dc:	andeq	r0, r0, ip, ror #1
    16e0:	andeq	r1, r1, ip, lsr sl
    16e4:	andeq	r0, r0, r3, ror #6
    16e8:	andeq	r1, r1, r0, lsr sl
    16ec:			; <UNDEFINED> instruction: 0x000003bb
    16f0:	andeq	r1, r1, r4, lsr #20
    16f4:	andeq	r0, r0, r3, asr #7
    16f8:	andeq	r1, r1, r8, lsl sl
    16fc:	andeq	r0, r0, r3, asr r3
    1700:	andeq	r1, r1, r4, lsl #20
    1704:	andeq	r1, r1, r2, lsl #20
    1708:	andeq	r0, r0, r5, ror #6
    170c:	strdeq	r1, [r1], -r6
    1710:	andeq	r0, r0, r9, lsl #6
    1714:	andeq	r1, r1, sl, ror #19
    1718:	andeq	r0, r0, r1, asr #7
    171c:	ldrdeq	r1, [r1], -lr
    1720:	andeq	r0, r0, r5, asr r3
    1724:	ldrdeq	r1, [r1], -r2
    1728:	andeq	r0, r0, r5, lsl #7
    172c:	andeq	r1, r1, r6, asr #19
    1730:	andeq	r0, r0, r5, lsl r3
    1734:	muleq	r0, r7, r5
    1738:	muleq	r1, sl, r9
    173c:	andeq	r0, r0, r8, ror #24
    1740:	andeq	r1, r1, r8, ror #18
    1744:	bleq	3d888 <fputs@plt+0x3caa8>
    1748:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    174c:	strbtmi	fp, [sl], -r2, lsl #24
    1750:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1754:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1758:	ldrmi	sl, [sl], #776	; 0x308
    175c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1760:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1764:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1768:			; <UNDEFINED> instruction: 0xf85a4b06
    176c:	stmdami	r6, {r0, r1, ip, sp}
    1770:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1774:	b	123f778 <fputs@plt+0x123e998>
    1778:	b	d3f77c <fputs@plt+0xd3e99c>
    177c:	andeq	r1, r1, r8, lsl #15
    1780:	andeq	r0, r0, r0, asr #1
    1784:	ldrdeq	r0, [r0], -r4
    1788:	strdeq	r0, [r0], -r8
    178c:	ldr	r3, [pc, #20]	; 17a8 <fputs@plt+0x9c8>
    1790:	ldr	r2, [pc, #20]	; 17ac <fputs@plt+0x9cc>
    1794:	add	r3, pc, r3
    1798:	ldr	r2, [r3, r2]
    179c:	cmp	r2, #0
    17a0:	bxeq	lr
    17a4:	b	c2c <__gmon_start__@plt>
    17a8:	andeq	r1, r1, r8, ror #14
    17ac:	andeq	r0, r0, r4, asr #1
    17b0:	blmi	1d37d0 <fputs@plt+0x1d29f0>
    17b4:	bmi	1d299c <fputs@plt+0x1d1bbc>
    17b8:	addmi	r4, r3, #2063597568	; 0x7b000000
    17bc:	andle	r4, r3, sl, ror r4
    17c0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    17c4:	ldrmi	fp, [r8, -r3, lsl #2]
    17c8:	svclt	0x00004770
    17cc:	andeq	r1, r1, r4, asr r8
    17d0:	andeq	r1, r1, r0, asr r8
    17d4:	andeq	r1, r1, r4, asr #14
    17d8:	andeq	r0, r0, r8, asr #1
    17dc:	stmdbmi	r9, {r3, fp, lr}
    17e0:	bmi	2529c8 <fputs@plt+0x251be8>
    17e4:	bne	2529d0 <fputs@plt+0x251bf0>
    17e8:	svceq	0x00cb447a
    17ec:			; <UNDEFINED> instruction: 0x01a1eb03
    17f0:	andle	r1, r3, r9, asr #32
    17f4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    17f8:	ldrmi	fp, [r8, -r3, lsl #2]
    17fc:	svclt	0x00004770
    1800:	andeq	r1, r1, r8, lsr #16
    1804:	andeq	r1, r1, r4, lsr #16
    1808:	andeq	r1, r1, r8, lsl r7
    180c:	andeq	r0, r0, ip, asr #1
    1810:	blmi	2aec38 <fputs@plt+0x2ade58>
    1814:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1818:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    181c:	blmi	26fdd0 <fputs@plt+0x26eff0>
    1820:	ldrdlt	r5, [r3, -r3]!
    1824:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1828:			; <UNDEFINED> instruction: 0xf7ff6818
    182c:			; <UNDEFINED> instruction: 0xf7ffead4
    1830:	blmi	1c1734 <fputs@plt+0x1c0954>
    1834:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1838:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    183c:	strdeq	r1, [r1], -r2
    1840:	andeq	r1, r1, r8, ror #13
    1844:	strdeq	r0, [r0], -r4
    1848:	ldrdeq	r1, [r1], -sl
    184c:	ldrdeq	r1, [r1], -r2
    1850:	svclt	0x0000e7c4
    1854:	blmi	c14118 <fputs@plt+0xc13338>
    1858:	ldrblt	r4, [r0, #1146]!	; 0x47a
    185c:	ldmpl	r3, {r0, r2, r3, r5, r7, ip, sp, pc}^
    1860:			; <UNDEFINED> instruction: 0x932b681b
    1864:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1868:	suble	r2, r2, r0, lsl #16
    186c:	ldrdcc	pc, [r4], r0
    1870:	eorsle	r2, lr, r0, lsl #22
    1874:			; <UNDEFINED> instruction: 0x4601461a
    1878:	strtmi	lr, [sl], -r0
    187c:	ldrdcc	pc, [r4], r3
    1880:	suble	r2, r0, r0, lsl #22
    1884:	ldrdcc	pc, [r4], r3
    1888:			; <UNDEFINED> instruction: 0xf8d24611
    188c:	blcs	15aa4 <fputs@plt+0x14cc4>
    1890:	movwcs	sp, #499	; 0x1f3
    1894:	addcc	pc, r4, r2, asr #17
    1898:			; <UNDEFINED> instruction: 0xffdcf7ff
    189c:	strtmi	r4, [r8], -r4, lsl #12
    18a0:			; <UNDEFINED> instruction: 0xffd8f7ff
    18a4:	svclt	0x00182800
    18a8:	strmi	r2, [r5], -r0, lsl #24
    18ac:	svcmi	0x001bd02e
    18b0:	ldrbtmi	r4, [pc], #-1646	; 18b8 <fputs@plt+0xad8>
    18b4:			; <UNDEFINED> instruction: 0xf8c6e008
    18b8:	strtmi	r4, [r6], -r4, lsl #1
    18bc:	ldrdmi	pc, [r4], r4
    18c0:	svclt	0x00182c00
    18c4:	andle	r2, lr, r0, lsl #26
    18c8:			; <UNDEFINED> instruction: 0x4629683b
    18cc:	ldrmi	r4, [r8, r0, lsr #12]
    18d0:	mvnsle	r2, r0, lsl #16
    18d4:	addpl	pc, r4, r6, asr #17
    18d8:			; <UNDEFINED> instruction: 0xf8d5462e
    18dc:	stccs	0, cr5, [r0], {132}	; 0x84
    18e0:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    18e4:	stfcsd	f5, [r0], {240}	; 0xf0
    18e8:	strtmi	fp, [ip], -r8, lsl #30
    18ec:	addmi	pc, r4, r6, asr #17
    18f0:	bmi	2e797c <fputs@plt+0x2e6b9c>
    18f4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    18f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    18fc:	subsmi	r9, sl, fp, lsr #22
    1900:	eorlt	sp, sp, r6, lsl #2
    1904:			; <UNDEFINED> instruction: 0x4615bdf0
    1908:	strb	r4, [r2, sl, lsl #12]
    190c:	strb	r4, [sl, lr, ror #12]!
    1910:	b	93f914 <fputs@plt+0x93eb34>
    1914:	andeq	r1, r1, r8, lsr #13
    1918:	ldrdeq	r0, [r0], -r8
    191c:	andeq	r1, r1, sl, asr r7
    1920:	andeq	r1, r1, sl, lsl #12
    1924:	ldrdeq	pc, [ip], r0
    1928:	ldrdcc	pc, [ip], r1
    192c:	svclt	0x00944298
    1930:	andcs	r2, r1, r0
    1934:	svclt	0x00004770
    1938:			; <UNDEFINED> instruction: 0x0090f8d0
    193c:			; <UNDEFINED> instruction: 0x3090f8d1
    1940:	svclt	0x00944298
    1944:	andcs	r2, r1, r0
    1948:	svclt	0x00004770
    194c:			; <UNDEFINED> instruction: 0x0094f8d0
    1950:			; <UNDEFINED> instruction: 0x3094f8d1
    1954:	svclt	0x00944298
    1958:	andcs	r2, r1, r0
    195c:	svclt	0x00004770
    1960:			; <UNDEFINED> instruction: 0x0098f8d0
    1964:			; <UNDEFINED> instruction: 0x3098f8d1
    1968:	svclt	0x00944298
    196c:	andcs	r2, r1, r0
    1970:	svclt	0x00004770
    1974:			; <UNDEFINED> instruction: 0x009cf8d0
    1978:			; <UNDEFINED> instruction: 0x309cf8d1
    197c:	svclt	0x00944298
    1980:	andcs	r2, r1, r0
    1984:	svclt	0x00004770
    1988:	ldrdeq	pc, [r0], r0	; <UNPREDICTABLE>
    198c:	ldrdcc	pc, [r0], r1	; <UNPREDICTABLE>
    1990:	svclt	0x00944298
    1994:	andcs	r2, r1, r0
    1998:	svclt	0x00004770
    199c:	ldrdeq	pc, [r4], r0	; <UNPREDICTABLE>
    19a0:	ldrdcc	pc, [r4], r1	; <UNPREDICTABLE>
    19a4:	svclt	0x00944298
    19a8:	andcs	r2, r1, r0
    19ac:	svclt	0x00004770
    19b0:	ldrdeq	pc, [r8], r0	; <UNPREDICTABLE>
    19b4:	ldrdcc	pc, [r8], r1	; <UNPREDICTABLE>
    19b8:	svclt	0x00944298
    19bc:	andcs	r2, r1, r0
    19c0:	svclt	0x00004770
    19c4:	ldrdeq	pc, [r8], r0
    19c8:	ldrdcc	pc, [r8], r1
    19cc:	svclt	0x00944298
    19d0:	andcs	r2, r1, r0
    19d4:	svclt	0x00004770
    19d8:	andcs	r4, r0, #2048	; 0x800
    19dc:	andsvs	r4, sl, fp, ror r4
    19e0:	svclt	0x00004770
    19e4:	andeq	r1, r1, r8, lsr #12
    19e8:			; <UNDEFINED> instruction: 0xf7ffb508
    19ec:	svceq	0x00c0e9e2
    19f0:	svclt	0x0000bd08
    19f4:	strmi	r4, [r4], -r9, ror #18
    19f8:	andcs	fp, r5, #8, 10	; 0x2000000
    19fc:	andcs	r4, r0, r9, ror r4
    1a00:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a04:			; <UNDEFINED> instruction: 0xf7ff4621
    1a08:	stmdbmi	r5!, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}^
    1a0c:	andcs	r2, r0, r5, lsl #4
    1a10:	cfstrdmi	mvd4, [r4, #-484]!	; 0xfffffe1c
    1a14:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a18:	ldrbtmi	r4, [sp], #-2915	; 0xfffff49d
    1a1c:	stmiapl	fp!, {r0, r8, sp}^
    1a20:			; <UNDEFINED> instruction: 0x4602681b
    1a24:			; <UNDEFINED> instruction: 0xf7ff4620
    1a28:	stmdbmi	r0!, {r5, r7, r8, fp, sp, lr, pc}^
    1a2c:	andcs	r2, r0, r5, lsl #4
    1a30:			; <UNDEFINED> instruction: 0xf7ff4479
    1a34:	strtmi	lr, [r1], -r6, asr #18
    1a38:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a3c:	andcs	r4, r5, #92, 18	; 0x170000
    1a40:	ldrbtmi	r2, [r9], #-0
    1a44:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a48:			; <UNDEFINED> instruction: 0xf7ff4621
    1a4c:	ldmdbmi	r9, {r1, r3, r6, r7, r8, fp, sp, lr, pc}^
    1a50:	andcs	r2, r0, r5, lsl #4
    1a54:			; <UNDEFINED> instruction: 0xf7ff4479
    1a58:			; <UNDEFINED> instruction: 0x4621e934
    1a5c:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a60:	andcs	r4, r5, #1392640	; 0x154000
    1a64:	ldrbtmi	r2, [r9], #-0
    1a68:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a6c:			; <UNDEFINED> instruction: 0xf7ff4621
    1a70:	ldmdbmi	r2, {r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    1a74:	andcs	r2, r0, r5, lsl #4
    1a78:			; <UNDEFINED> instruction: 0xf7ff4479
    1a7c:	strtmi	lr, [r1], -r2, lsr #18
    1a80:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a84:	andcs	r4, r5, #1277952	; 0x138000
    1a88:	ldrbtmi	r2, [r9], #-0
    1a8c:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a90:			; <UNDEFINED> instruction: 0xf7ff4621
    1a94:	stmdbmi	fp, {r1, r2, r5, r7, r8, fp, sp, lr, pc}^
    1a98:	andcs	r2, r0, r5, lsl #4
    1a9c:			; <UNDEFINED> instruction: 0xf7ff4479
    1aa0:			; <UNDEFINED> instruction: 0x4621e910
    1aa4:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1aa8:	andcs	r4, r5, #1163264	; 0x11c000
    1aac:	ldrbtmi	r2, [r9], #-0
    1ab0:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ab4:			; <UNDEFINED> instruction: 0xf7ff4621
    1ab8:	stmdbmi	r4, {r2, r4, r7, r8, fp, sp, lr, pc}^
    1abc:	andcs	r2, r0, r5, lsl #4
    1ac0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ac4:			; <UNDEFINED> instruction: 0x4621e8fe
    1ac8:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1acc:	andcs	r4, r5, #64, 18	; 0x100000
    1ad0:	ldrbtmi	r2, [r9], #-0
    1ad4:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ad8:			; <UNDEFINED> instruction: 0xf7ff4621
    1adc:	ldmdbmi	sp!, {r1, r7, r8, fp, sp, lr, pc}
    1ae0:	andcs	r2, r0, r5, lsl #4
    1ae4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ae8:	strtmi	lr, [r1], -ip, ror #17
    1aec:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1af0:	andcs	r4, r5, #933888	; 0xe4000
    1af4:	ldrbtmi	r2, [r9], #-0
    1af8:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1afc:			; <UNDEFINED> instruction: 0xf7ff4621
    1b00:	ldmdbmi	r6!, {r4, r5, r6, r8, fp, sp, lr, pc}
    1b04:	andcs	r2, r0, r5, lsl #4
    1b08:			; <UNDEFINED> instruction: 0xf7ff4479
    1b0c:			; <UNDEFINED> instruction: 0x4621e8da
    1b10:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b14:	andcs	r4, r5, #819200	; 0xc8000
    1b18:	ldrbtmi	r2, [r9], #-0
    1b1c:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b20:			; <UNDEFINED> instruction: 0xf7ff4621
    1b24:	stmdbmi	pc!, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1b28:	andcs	r2, r0, r5, lsl #4
    1b2c:			; <UNDEFINED> instruction: 0xf7ff4479
    1b30:	strtmi	lr, [r1], -r8, asr #17
    1b34:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b38:	andcs	r4, r5, #704512	; 0xac000
    1b3c:	ldrbtmi	r2, [r9], #-0
    1b40:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b44:			; <UNDEFINED> instruction: 0xf7ff4621
    1b48:	stmdbmi	r8!, {r2, r3, r6, r8, fp, sp, lr, pc}
    1b4c:	andcs	r2, r0, r5, lsl #4
    1b50:			; <UNDEFINED> instruction: 0xf7ff4479
    1b54:			; <UNDEFINED> instruction: 0x4621e8b6
    1b58:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b5c:	andcs	r4, r5, #36, 18	; 0x90000
    1b60:	ldrbtmi	r2, [r9], #-0
    1b64:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b68:			; <UNDEFINED> instruction: 0xf7ff4621
    1b6c:	stmdbmi	r1!, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    1b70:	andcs	r2, r0, r5, lsl #4
    1b74:			; <UNDEFINED> instruction: 0xf7ff4479
    1b78:	blmi	7fbe10 <fputs@plt+0x7fb030>
    1b7c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    1b80:	strtmi	r4, [r0], -r2, lsl #12
    1b84:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b88:	stmiapl	fp!, {r2, r3, r4, r8, r9, fp, lr}^
    1b8c:	blne	1bbf4 <fputs@plt+0x1ae14>
    1b90:			; <UNDEFINED> instruction: 0xf080fab0
    1b94:			; <UNDEFINED> instruction: 0xf7ff0940
    1b98:	svclt	0x0000e912
    1b9c:			; <UNDEFINED> instruction: 0x000005bc
    1ba0:			; <UNDEFINED> instruction: 0x000005b4
    1ba4:	andeq	r1, r1, r6, ror #9
    1ba8:	andeq	r0, r0, r0, ror #1
    1bac:	andeq	r0, r0, r4, lsr #11
    1bb0:	muleq	r0, lr, r5
    1bb4:			; <UNDEFINED> instruction: 0x000005b0
    1bb8:	ldrdeq	r0, [r0], -r2
    1bbc:	andeq	r0, r0, r0, asr #19
    1bc0:	strdeq	r0, [r0], -r6
    1bc4:	andeq	r0, r0, r0, lsl r6
    1bc8:	andeq	r0, r0, r6, lsr r6
    1bcc:	andeq	r0, r0, r0, asr r6
    1bd0:	andeq	r0, r0, r6, ror #12
    1bd4:	andeq	r0, r0, r4, ror r6
    1bd8:	andeq	r0, r0, sl, ror r6
    1bdc:	andeq	r0, r0, r8, lsl #13
    1be0:	muleq	r0, sl, r6
    1be4:	muleq	r0, ip, r6
    1be8:			; <UNDEFINED> instruction: 0x000006ba
    1bec:	andeq	r0, r0, r4, asr #13
    1bf0:	andeq	r0, r0, lr, asr #13
    1bf4:	ldrdeq	r0, [r0], -ip
    1bf8:	andeq	r0, r0, lr, ror #13
    1bfc:	andeq	r0, r0, ip, ror #1
    1c00:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1c04:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    1c08:	andcs	r4, r1, fp, lsl fp
    1c0c:	strlt	r4, [r0, #-1276]	; 0xfffffb04
    1c10:			; <UNDEFINED> instruction: 0xf85cb085
    1c14:	bge	4dc28 <fputs@plt+0x4ce48>
    1c18:	movwls	r6, #14363	; 0x381b
    1c1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1c20:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c24:	andle	r3, r3, r1
    1c28:			; <UNDEFINED> instruction: 0x2004f8bd
    1c2c:	ldmdale	r7, {r1, r3, r9, fp, sp}
    1c30:	cmpcs	r0, r2, lsl fp
    1c34:	ldrbtmi	r2, [fp], #-536	; 0xfffffde8
    1c38:	smullshi	r8, sl, r9, r0
    1c3c:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    1c40:			; <UNDEFINED> instruction: 0xb112689a
    1c44:	rscsvc	pc, pc, #82837504	; 0x4f00000
    1c48:	bmi	3a1fb8 <fputs@plt+0x3a11d8>
    1c4c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    1c50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c54:	subsmi	r9, sl, r3, lsl #22
    1c58:	andlt	sp, r5, r9, lsl #2
    1c5c:	blx	13fdda <fputs@plt+0x13effa>
    1c60:			; <UNDEFINED> instruction: 0xf8bd4b09
    1c64:	ldrbtmi	r1, [fp], #-6
    1c68:	ldrsbhi	r8, [r9], sl
    1c6c:			; <UNDEFINED> instruction: 0xf7ffe7e6
    1c70:	svclt	0x0000e876
    1c74:	strdeq	r1, [r1], -r4
    1c78:	ldrdeq	r0, [r0], -r8
    1c7c:	ldrdeq	r1, [r1], -r6
    1c80:	andeq	r1, r1, lr, asr #7
    1c84:			; <UNDEFINED> instruction: 0x000112b2
    1c88:	andeq	r1, r1, r6, lsr #7
    1c8c:	andeq	r0, r0, r0
    1c90:	blmi	714504 <fputs@plt+0x713724>
    1c94:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1c98:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    1c9c:	strmi	r4, [pc], -r4, lsl #12
    1ca0:	ldmdavs	fp, {r9, sl, sp}
    1ca4:			; <UNDEFINED> instruction: 0xf04f9303
    1ca8:	strls	r0, [r2], -r0, lsl #6
    1cac:	stm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cb0:	bicslt	r4, r4, r5, lsl #12
    1cb4:	biclt	r7, r3, r3, lsr #16
    1cb8:	andvs	sl, r6, r2, lsl #18
    1cbc:	strtmi	r2, [r0], -sl, lsl #4
    1cc0:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cc4:	stmiblt	r9, {r0, r3, r5, fp, sp, lr}
    1cc8:	adcmi	r9, r3, #2048	; 0x800
    1ccc:	blcs	31934 <fputs@plt+0x30b54>
    1cd0:	ldmdavc	fp, {r2, r3, ip, lr, pc}
    1cd4:	bmi	330228 <fputs@plt+0x32f448>
    1cd8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    1cdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ce0:	subsmi	r9, sl, r3, lsl #22
    1ce4:	andlt	sp, r5, r9, lsl #2
    1ce8:	stmdavs	r9!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    1cec:	ldrtmi	r4, [fp], -r7, lsl #20
    1cf0:	strls	r2, [r0], #-1
    1cf4:			; <UNDEFINED> instruction: 0xf7ff447a
    1cf8:			; <UNDEFINED> instruction: 0xf7ffe826
    1cfc:	svclt	0x0000e830
    1d00:	andeq	r1, r1, ip, ror #4
    1d04:	ldrdeq	r0, [r0], -r8
    1d08:	andeq	r1, r1, r6, lsr #4
    1d0c:	ldrdeq	r0, [r0], -r8
    1d10:	blmi	6d4580 <fputs@plt+0x6d37a0>
    1d14:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1d18:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    1d1c:	strmi	r4, [pc], -r4, lsl #12
    1d20:	ldmdavs	fp, {r9, sl, sp}
    1d24:			; <UNDEFINED> instruction: 0xf04f9303
    1d28:	strls	r0, [r2], -r0, lsl #6
    1d2c:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d30:	biclt	r4, ip, r5, lsl #12
    1d34:			; <UNDEFINED> instruction: 0xb1bb7823
    1d38:	andvs	sl, r6, r2, lsl #18
    1d3c:			; <UNDEFINED> instruction: 0xf7fe4620
    1d40:	stmdavs	r9!, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
    1d44:	blls	b0370 <fputs@plt+0xaf590>
    1d48:	svclt	0x001842a3
    1d4c:	andle	r2, ip, r0, lsl #22
    1d50:	ldmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    1d54:	blmi	294588 <fputs@plt+0x2937a8>
    1d58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1d5c:	blls	dbdcc <fputs@plt+0xdafec>
    1d60:	qaddle	r4, sl, r9
    1d64:	ldcllt	0, cr11, [r0, #20]!
    1d68:	bmi	1dbe14 <fputs@plt+0x1db034>
    1d6c:	andcs	r4, r1, fp, lsr r6
    1d70:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    1d74:	svc	0x00e6f7fe
    1d78:	svc	0x00f0f7fe
    1d7c:	andeq	r1, r1, ip, ror #3
    1d80:	ldrdeq	r0, [r0], -r8
    1d84:	andeq	r1, r1, r8, lsr #3
    1d88:	andeq	r0, r0, sl, asr r7
    1d8c:			; <UNDEFINED> instruction: 0x460eb5f0
    1d90:	strmi	fp, [r7], -r3, lsl #1
    1d94:	rsble	r2, r7, r0, lsl #16
    1d98:	stccs	8, cr7, [r0], {4}
    1d9c:			; <UNDEFINED> instruction: 0xf7fed064
    1da0:	ldrtmi	lr, [fp], -ip, asr #31
    1da4:	and	r6, r1, r2, lsl #16
    1da8:	svcmi	0x0001f813
    1dac:	andspl	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    1db0:	andpl	pc, r0, r5, lsl r4	; <UNPREDICTABLE>
    1db4:	stfcsd	f5, [sp], #-992	; 0xfffffc20
    1db8:	stccs	0, cr13, [fp], #-304	; 0xfffffed0
    1dbc:	ldmdavc	ip, {r1, r8, r9, sl, fp, ip, sp, pc}^
    1dc0:			; <UNDEFINED> instruction: 0xf8323301
    1dc4:	streq	r5, [r9, #-20]!	; 0xffffffec
    1dc8:	cdp	5, 11, cr13, cr2, cr11, {2}
    1dcc:	ldrmi	r6, [r9], -r4, lsl #22
    1dd0:	blvc	bfd454 <fputs@plt+0xbfc674>
    1dd4:	svcpl	0x0001f811
    1dd8:	andspl	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
    1ddc:	cfsh64	mvdx0, mvdx7, #29
    1de0:	ldrbtle	r7, [r7], #2822	; 0xb06
    1de4:	bleq	b3d468 <fputs@plt+0xb3c688>
    1de8:	blpl	13d8b8 <fputs@plt+0x13cad8>
    1dec:	teqeq	r0, r4, lsr #3	; <UNPREDICTABLE>
    1df0:	svcmi	0x0001f813
    1df4:	bne	43d614 <fputs@plt+0x43c834>
    1df8:	andsne	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    1dfc:	cdp	5, 11, cr0, cr8, cr9, {0}
    1e00:	vmls.f64	d6, d22, d6
    1e04:	vdiv.f64	d0, d7, d7
    1e08:	strbtle	r7, [pc], #2821	; 1e10 <fputs@plt+0x1030>
    1e0c:			; <UNDEFINED> instruction: 0xf004b1ec
    1e10:	cfstrscs	mvf0, [ip], #-1012	; 0xfffffc0c
    1e14:	ldmdavc	r9, {r1, r4, r5, r8, ip, lr, pc}^
    1e18:			; <UNDEFINED> instruction: 0xf8323301
    1e1c:	streq	r4, [r5, #-17]!	; 0xffffffef
    1e20:	cfldr32	mvfx13, [pc, #72]	; 1e70 <fputs@plt+0x1090>
    1e24:	vmov.32	r6, d2[1]
    1e28:	ldmdbcc	r0!, {r2, r8, r9, fp, ip, lr}
    1e2c:	bne	43d650 <fputs@plt+0x43c870>
    1e30:	svcne	0x0001f813
    1e34:	andsmi	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    1e38:	cdp	5, 11, cr0, cr8, cr4, {1}
    1e3c:	vmls.f64	d7, d23, d7
    1e40:	vdiv.f64	d0, d6, d6
    1e44:	ldrbtle	r6, [r0], #2821	; 0xb05
    1e48:	tstlt	r8, r1, ror r9
    1e4c:	bleq	103d918 <fputs@plt+0x103cb38>
    1e50:	ldcllt	0, cr11, [r0, #12]!
    1e54:	andcs	r7, r1, ip, asr r8
    1e58:			; <UNDEFINED> instruction: 0xf8324403
    1e5c:	streq	r5, [r9, #-20]!	; 0xffffffec
    1e60:	cfldrs	mvf13, [pc, #716]	; 2134 <fputs@plt+0x1354>
    1e64:	ldrb	r0, [r1, sp, lsl #22]
    1e68:	svc	0x00aef7fe
    1e6c:	ldrtmi	r4, [r3], -ip, lsl #20
    1e70:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1e74:	strls	r2, [r0, -r1]
    1e78:	svc	0x0064f7fe
    1e7c:	ldrtmi	r4, [r3], -r9, lsl #20
    1e80:	andcs	r2, r1, r6, lsl r1
    1e84:	smlsdxls	r0, sl, r4, r4
    1e88:	svc	0x005cf7fe
    1e8c:	andhi	pc, r0, pc, lsr #7
    1e90:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
    1e94:	svccc	0x00b99999
	...
    1ea0:	andeq	r0, r0, ip, asr r6
    1ea4:	andeq	r0, r0, r8, asr #12
    1ea8:			; <UNDEFINED> instruction: 0x4604b570
    1eac:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    1eb0:	strtmi	r4, [r0], -r6, lsl #12
    1eb4:	svc	0x0076f7fe
    1eb8:	strtmi	r4, [r0], -r5, lsl #12
    1ebc:	mrc	7, 5, APSR_nzcv, cr12, cr14, {7}
    1ec0:	ldmdblt	r5, {r2, r9, sl, lr}^
    1ec4:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    1ec8:	svc	0x007ef7fe
    1ecc:	stccc	8, cr6, [r9], {4}
    1ed0:			; <UNDEFINED> instruction: 0xf04fbf18
    1ed4:			; <UNDEFINED> instruction: 0x462034ff
    1ed8:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    1edc:	svc	0x0074f7fe
    1ee0:	blcs	81bef4 <fputs@plt+0x81b114>
    1ee4:	andvs	sp, r4, r3
    1ee8:	ldrbtcc	pc, [pc], #79	; 1ef0 <fputs@plt+0x1110>	; <UNPREDICTABLE>
    1eec:			; <UNDEFINED> instruction: 0xf04fe7f3
    1ef0:	udf	#847	; 0x34f
    1ef4:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    1ef8:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    1efc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1f00:			; <UNDEFINED> instruction: 0xffd2f7ff
    1f04:			; <UNDEFINED> instruction: 0xf7feb128
    1f08:	stmdavs	r3, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    1f0c:	blcs	813728 <fputs@plt+0x812948>
    1f10:	blmi	3f633c <fputs@plt+0x3f555c>
    1f14:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1f18:			; <UNDEFINED> instruction: 0xffc6f7ff
    1f1c:			; <UNDEFINED> instruction: 0xbd38b900
    1f20:			; <UNDEFINED> instruction: 0xf7fe2001
    1f24:	stmdbmi	fp, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    1f28:	andcs	r2, r0, r5, lsl #4
    1f2c:			; <UNDEFINED> instruction: 0xf7fe4479
    1f30:	bmi	27da58 <fputs@plt+0x27cc78>
    1f34:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    1f38:	andcs	r4, r0, r3, lsl #12
    1f3c:	svc	0x0002f7fe
    1f40:			; <UNDEFINED> instruction: 0xf7fe2001
    1f44:	svclt	0x0000eeac
    1f48:	andeq	r1, r1, r6
    1f4c:	andeq	r0, r0, r8, ror #1
    1f50:	andeq	r0, r0, ip, ror #1
    1f54:	andeq	r0, r0, ip, lsr #11
    1f58:	andeq	r0, r0, lr, lsr #11
    1f5c:	mvnsmi	lr, #737280	; 0xb4000
    1f60:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1f64:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1f68:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1f6c:	mrc	7, 0, APSR_nzcv, cr14, cr14, {7}
    1f70:	blne	1d9316c <fputs@plt+0x1d9238c>
    1f74:	strhle	r1, [sl], -r6
    1f78:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1f7c:	svccc	0x0004f855
    1f80:	strbmi	r3, [sl], -r1, lsl #8
    1f84:	ldrtmi	r4, [r8], -r1, asr #12
    1f88:	adcmi	r4, r6, #152, 14	; 0x2600000
    1f8c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1f90:	svclt	0x000083f8
    1f94:	andeq	r0, r1, sl, lsl lr
    1f98:	andeq	r0, r1, r0, lsl lr
    1f9c:	svclt	0x00004770
    1fa0:	tstcs	r0, r2, lsl #22
    1fa4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1fa8:	mrclt	7, 2, APSR_nzcv, cr8, cr14, {7}
    1fac:	andeq	r1, r1, ip, asr r0

Disassembly of section .fini:

00001fb0 <.fini>:
    1fb0:	push	{r3, lr}
    1fb4:	pop	{r3, pc}
