Analysis & Synthesis report for circuit_wisdom_aula_11
Fri Feb 12 08:55:35 2021
Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |circuit_wisdom_aula_11|base_circuit:base|base_control:control|fsm_guru:guru|STATE
 11. State Machine - |circuit_wisdom_aula_11|base_circuit:base|base_control:control|fsm_init:init|STATE
 12. State Machine - |circuit_wisdom_aula_11|base_circuit:base|base_control:control|fsm_main:main|STATE
 13. State Machine - |circuit_wisdom_aula_11|button_handler:button|speed_sync_s
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for mem_2port:mem|altsyncram:altsyncram_component|altsyncram_ip62:auto_generated
 18. Parameter Settings for User Entity Instance: mem_2port:mem|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data
 20. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g
 21. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR
 22. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:0:or_comp
 23. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:1:or_comp
 24. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:2:or_comp
 25. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:3:or_comp
 26. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:4:or_comp
 27. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:5:or_comp
 28. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:6:or_comp
 29. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:7:or_comp
 30. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:8:or_comp
 31. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:9:or_comp
 32. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:10:or_comp
 33. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:11:or_comp
 34. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:0:FF
 35. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:1:FF
 36. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:2:FF
 37. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:3:FF
 38. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:4:FF
 39. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:5:FF
 40. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:6:FF
 41. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:7:FF
 42. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:8:FF
 43. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:9:FF
 44. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:10:FF
 45. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:11:FF
 46. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:0:xor_tap
 47. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:1:xor_tap
 48. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:2:xor_tap
 49. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:3:xor_tap
 50. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:4:xor_tap
 51. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:5:xor_tap
 52. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:6:xor_tap
 53. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:7:xor_tap
 54. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:8:xor_tap
 55. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:9:xor_tap
 56. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:10:xor_tap
 57. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:11:xor_tap
 58. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|num_gen_rand:num_gen1
 59. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|reg_bank:rb
 60. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_INIT
 61. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_GURU
 62. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_PRE_GURU
 63. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|alu:alu_1
 64. Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|alu:alu_1|rc_adder:add
 65. Parameter Settings for User Entity Instance: step_counter:step
 66. altsyncram Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "step_counter:step"
 68. Port Connectivity Checks: "base_circuit:base|base_datapath:data|alu:alu_1|rc_adder:add"
 69. Port Connectivity Checks: "base_circuit:base|base_datapath:data|alu:alu_1"
 70. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:11:xor_tap"
 71. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:9:xor_tap"
 72. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:7:xor_tap"
 73. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:4:xor_tap"
 74. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:3:xor_tap"
 75. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:1:xor_tap"
 76. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:0:xor_tap"
 77. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:11:FF"
 78. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:10:FF"
 79. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:9:FF"
 80. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:8:FF"
 81. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:7:FF"
 82. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:6:FF"
 83. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:5:FF"
 84. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:4:FF"
 85. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:3:FF"
 86. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:2:FF"
 87. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:1:FF"
 88. Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:0:FF"
 89. Port Connectivity Checks: "base_circuit:base|base_datapath:data"
 90. Port Connectivity Checks: "base_circuit:base|base_control:control"
 91. Port Connectivity Checks: "base_circuit:base"
 92. Port Connectivity Checks: "mem_2port:mem"
 93. Elapsed Time Per Partition
 94. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 12 08:55:34 2021          ;
; Quartus II 64-Bit Version          ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                      ; circuit_wisdom_aula_11                         ;
; Top-level Entity Name              ; circuit_wisdom_aula_11                         ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 140                                            ;
;     Total combinational functions  ; 132                                            ;
;     Dedicated logic registers      ; 78                                             ;
; Total registers                    ; 78                                             ;
; Total pins                         ; 40                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 2,048                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                     ; Setting                ; Default Value          ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                     ; EP2C35F672C6           ;                        ;
; Top-level entity name                                                      ; circuit_wisdom_aula_11 ; circuit_wisdom_aula_11 ;
; Family name                                                                ; Cyclone II             ; Cyclone IV GX          ;
; Use smart compilation                                                      ; Off                    ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                     ; On                     ;
; Enable compact report table                                                ; Off                    ; Off                    ;
; Restructure Multiplexers                                                   ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                    ; Off                    ;
; Preserve fewer node names                                                  ; On                     ; On                     ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                    ; Off                    ;
; Verilog Version                                                            ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                               ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                   ; Auto                   ; Auto                   ;
; Safe State Machine                                                         ; Off                    ; Off                    ;
; Extract Verilog State Machines                                             ; On                     ; On                     ;
; Extract VHDL State Machines                                                ; On                     ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                     ; On                     ;
; Parallel Synthesis                                                         ; On                     ; On                     ;
; DSP Block Balancing                                                        ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                     ; On                     ;
; Power-Up Don't Care                                                        ; On                     ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                 ; On                     ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                    ; Off                    ;
; Optimization Technique                                                     ; Balanced               ; Balanced               ;
; Carry Chain Length                                                         ; 70                     ; 70                     ;
; Auto Carry Chains                                                          ; On                     ; On                     ;
; Auto Open-Drain Pins                                                       ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                    ; Off                    ;
; Auto ROM Replacement                                                       ; On                     ; On                     ;
; Auto RAM Replacement                                                       ; On                     ; On                     ;
; Auto Shift Register Replacement                                            ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                     ; On                     ;
; Strict RAM Replacement                                                     ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                    ; Off                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                      ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                    ; Off                    ; Off                    ;
; Report Parameter Settings                                                  ; On                     ; On                     ;
; Report Source Assignments                                                  ; On                     ; On                     ;
; Report Connectivity Checks                                                 ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                      ; 2                      ;
; PowerPlay Power Optimization                                               ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                          ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                    ; 100                    ;
; Clock MUX Protection                                                       ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                    ; Off                    ;
; Block Design Naming                                                        ; Auto                   ; Auto                   ;
; SDC constraint protection                                                  ; Off                    ; Off                    ;
; Synthesis Effort                                                           ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                     ; On                     ;
; Analysis & Synthesis Message Level                                         ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                     ; On                     ;
; Synthesis Seed                                                             ; 1                      ; 1                      ;
+----------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+
; xor2.vhd                         ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/xor2.vhd                   ;
; wisdom_package.vhd               ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/wisdom_package.vhd         ;
; step_counter.vhd                 ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/step_counter.vhd           ;
; reg_bank -template.vhd           ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/reg_bank -template.vhd     ;
; reg.vhd                          ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/reg.vhd                    ;
; rc_adder_1.vhd                   ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/rc_adder_1.vhd             ;
; or2.vhd                          ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/or2.vhd                    ;
; num_gen_rand.vhd                 ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/num_gen_rand.vhd           ;
; num_gen.vhd                      ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/num_gen.vhd                ;
; new_alu.vhd                      ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/new_alu.vhd                ;
; mem_2port.vhd                    ; yes             ; User Wizard-Generated File   ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/mem_2port.vhd              ;
; galois.vhd                       ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/galois.vhd                 ;
; full_adder_1.vhd                 ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/full_adder_1.vhd           ;
; fsm_main.vhd                     ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_main.vhd               ;
; fsm_init.vhd                     ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_init.vhd               ;
; fsm_guru.vhd                     ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/fsm_guru.vhd               ;
; coll_ovf.vhd                     ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/coll_ovf.vhd               ;
; code_gen.vhd                     ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/code_gen.vhd               ;
; circuit_wisdom_aula_11.vhd       ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/circuit_wisdom_aula_11.vhd ;
; button_handler.vhd               ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/button_handler.vhd         ;
; base_datapath.vhd                ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_datapath.vhd          ;
; base_control.vhd                 ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_control.vhd           ;
; base_circuit.vhd                 ; yes             ; User VHDL File               ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/base_circuit.vhd           ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;
; db/altsyncram_ip62.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/db/altsyncram_ip62.tdf     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 140   ;
;                                             ;       ;
; Total combinational functions               ; 132   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 56    ;
;     -- 3 input functions                    ; 36    ;
;     -- <=2 input functions                  ; 40    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 117   ;
;     -- arithmetic mode                      ; 15    ;
;                                             ;       ;
; Total registers                             ; 78    ;
;     -- Dedicated logic registers            ; 78    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 40    ;
; Total memory bits                           ; 2048  ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 86    ;
; Total fan-out                               ; 794   ;
; Average fan-out                             ; 3.08  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; |circuit_wisdom_aula_11                     ; 132 (1)           ; 78 (0)       ; 2048        ; 0            ; 0       ; 0         ; 40   ; 0            ; |circuit_wisdom_aula_11                                                                                         ;              ;
;    |base_circuit:base|                      ; 91 (0)            ; 55 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base                                                                       ;              ;
;       |base_control:control|                ; 31 (10)           ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_control:control                                                  ;              ;
;          |fsm_guru:guru|                    ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_control:control|fsm_guru:guru                                    ;              ;
;          |fsm_init:init|                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_control:control|fsm_init:init                                    ;              ;
;          |fsm_main:main|                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_control:control|fsm_main:main                                    ;              ;
;       |base_datapath:data|                  ; 60 (0)            ; 36 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data                                                    ;              ;
;          |alu:alu_1|                        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|alu:alu_1                                          ;              ;
;             |rc_adder:add|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|alu:alu_1|rc_adder:add                             ;              ;
;                |full_adder_1:adder_3|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|alu:alu_1|rc_adder:add|full_adder_1:adder_3        ;              ;
;                |full_adder_1:adder_4|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|alu:alu_1|rc_adder:add|full_adder_1:adder_4        ;              ;
;                |full_adder_1:adder_7|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|alu:alu_1|rc_adder:add|full_adder_1:adder_7        ;              ;
;          |num_gen:n_g|                      ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g                                        ;              ;
;             |Galois:LFSR|                   ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR                            ;              ;
;                |or_2:\Select_Ds:0:or_comp|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:0:or_comp  ;              ;
;                |or_2:\Select_Ds:11:or_comp| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:11:or_comp ;              ;
;                |or_2:\Select_Ds:1:or_comp|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:1:or_comp  ;              ;
;                |or_2:\Select_Ds:3:or_comp|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:3:or_comp  ;              ;
;                |or_2:\Select_Ds:4:or_comp|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:4:or_comp  ;              ;
;                |or_2:\Select_Ds:7:or_comp|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:7:or_comp  ;              ;
;                |or_2:\Select_Ds:9:or_comp|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:9:or_comp  ;              ;
;                |reg:\DFFs:0:FF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:0:FF             ;              ;
;                |reg:\DFFs:10:FF|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:10:FF            ;              ;
;                |reg:\DFFs:11:FF|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:11:FF            ;              ;
;                |reg:\DFFs:1:FF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:1:FF             ;              ;
;                |reg:\DFFs:2:FF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:2:FF             ;              ;
;                |reg:\DFFs:3:FF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:3:FF             ;              ;
;                |reg:\DFFs:4:FF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:4:FF             ;              ;
;                |reg:\DFFs:5:FF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:5:FF             ;              ;
;                |reg:\DFFs:6:FF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:6:FF             ;              ;
;                |reg:\DFFs:7:FF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:7:FF             ;              ;
;                |reg:\DFFs:8:FF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:8:FF             ;              ;
;                |reg:\DFFs:9:FF|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:9:FF             ;              ;
;                |xor2:\TAP_XOR:2:xor_tap|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:2:xor_tap    ;              ;
;                |xor2:\TAP_XOR:5:xor_tap|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:5:xor_tap    ;              ;
;                |xor2:\TAP_XOR:6:xor_tap|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:6:xor_tap    ;              ;
;                |xor2:\TAP_XOR:8:xor_tap|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:8:xor_tap    ;              ;
;          |reg_bank:rb|                      ; 43 (18)           ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|reg_bank:rb                                        ;              ;
;             |reg:reg_GURU|                  ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_GURU                           ;              ;
;             |reg:reg_INIT|                  ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_INIT                           ;              ;
;             |reg:reg_PRE_GURU|              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_PRE_GURU                       ;              ;
;    |button_handler:button|                  ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|button_handler:button                                                                   ;              ;
;    |mem_2port:mem|                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|mem_2port:mem                                                                           ;              ;
;       |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|mem_2port:mem|altsyncram:altsyncram_component                                           ;              ;
;          |altsyncram_ip62:auto_generated|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|mem_2port:mem|altsyncram:altsyncram_component|altsyncram_ip62:auto_generated            ;              ;
;    |step_counter:step|                      ; 34 (34)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |circuit_wisdom_aula_11|step_counter:step                                                                       ;              ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; mem_2port:mem|altsyncram:altsyncram_component|altsyncram_ip62:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+-----------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-------------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |circuit_wisdom_aula_11|mem_2port:mem ; C:/Users/Vinícius/Desktop/USP/PSI3451 (WANG)/aula 11/circ_wisd_aula11/mem_2port.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |circuit_wisdom_aula_11|base_circuit:base|base_control:control|fsm_guru:guru|STATE                                                                                                                               ;
+-----------------------+------------------+------------+------------------+------------------+-----------------+-----------------------+------------+-----------------------+------------------+------------+---------------------+
; Name                  ; STATE.CLEAR_PREV ; STATE.LAST ; STATE.CHECK_LAST ; STATE.WRITE_GURU ; STATE.WRITE_DUO ; STATE.CHECK_SAME_ADDR ; STATE.INCR ; STATE.WAIT_COUNT_GURU ; STATE.WRITE_RAND ; STATE.RAND ; STATE.START_WALKING ;
+-----------------------+------------------+------------+------------------+------------------+-----------------+-----------------------+------------+-----------------------+------------------+------------+---------------------+
; STATE.START_WALKING   ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 0                   ;
; STATE.RAND            ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 1          ; 1                   ;
; STATE.WRITE_RAND      ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 1                ; 0          ; 1                   ;
; STATE.WAIT_COUNT_GURU ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 1                     ; 0                ; 0          ; 1                   ;
; STATE.INCR            ; 0                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 1          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.CHECK_SAME_ADDR ; 0                ; 0          ; 0                ; 0                ; 0               ; 1                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.WRITE_DUO       ; 0                ; 0          ; 0                ; 0                ; 1               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.WRITE_GURU      ; 0                ; 0          ; 0                ; 1                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.CHECK_LAST      ; 0                ; 0          ; 1                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.LAST            ; 0                ; 1          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
; STATE.CLEAR_PREV      ; 1                ; 0          ; 0                ; 0                ; 0               ; 0                     ; 0          ; 0                     ; 0                ; 0          ; 1                   ;
+-----------------------+------------------+------------+------------------+------------------+-----------------+-----------------------+------------+-----------------------+------------------+------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |circuit_wisdom_aula_11|base_circuit:base|base_control:control|fsm_init:init|STATE ;
+----------------+------------+----------------+------------+----------------------------------------+
; Name           ; STATE.DONE ; STATE.MEM_WALK ; STATE.ZERO ; STATE.IDLE                             ;
+----------------+------------+----------------+------------+----------------------------------------+
; STATE.IDLE     ; 0          ; 0              ; 0          ; 0                                      ;
; STATE.ZERO     ; 0          ; 0              ; 1          ; 1                                      ;
; STATE.MEM_WALK ; 0          ; 1              ; 0          ; 1                                      ;
; STATE.DONE     ; 1          ; 0              ; 0          ; 1                                      ;
+----------------+------------+----------------+------------+----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |circuit_wisdom_aula_11|base_circuit:base|base_control:control|fsm_main:main|STATE        ;
+-----------------------+-----------------+-----------------+-----------------------+-----------------------+
; Name                  ; STATE.HIT_POINT ; STATE.CHECK_END ; STATE.STEP_ACTIVATION ; STATE.INIT_ACTIVATION ;
+-----------------------+-----------------+-----------------+-----------------------+-----------------------+
; STATE.INIT_ACTIVATION ; 0               ; 0               ; 0                     ; 0                     ;
; STATE.STEP_ACTIVATION ; 0               ; 0               ; 1                     ; 1                     ;
; STATE.CHECK_END       ; 0               ; 1               ; 0                     ; 1                     ;
; STATE.HIT_POINT       ; 1               ; 0               ; 0                     ; 1                     ;
+-----------------------+-----------------+-----------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |circuit_wisdom_aula_11|button_handler:button|speed_sync_s                                  ;
+----------------------+----------------------+---------------------+--------------------+--------------------+
; Name                 ; speed_sync_s.EIGHT_X ; speed_sync_s.FOUR_X ; speed_sync_s.TWO_X ; speed_sync_s.ONE_X ;
+----------------------+----------------------+---------------------+--------------------+--------------------+
; speed_sync_s.ONE_X   ; 0                    ; 0                   ; 0                  ; 0                  ;
; speed_sync_s.TWO_X   ; 0                    ; 0                   ; 1                  ; 1                  ;
; speed_sync_s.FOUR_X  ; 0                    ; 1                   ; 0                  ; 1                  ;
; speed_sync_s.EIGHT_X ; 1                    ; 0                   ; 0                  ; 1                  ;
+----------------------+----------------------+---------------------+--------------------+--------------------+


+-----------------------------------------------------------------+
; Registers Removed During Synthesis                              ;
+--------------------------------------------+--------------------+
; Register name                              ; Reason for Removal ;
+--------------------------------------------+--------------------+
; button_handler:button|speed_sync_s.EIGHT_X ; Lost fanout        ;
; Total Number of Removed Registers = 1      ;                    ;
+--------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |circuit_wisdom_aula_11|step_counter:step|cnt_s[15]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_INIT|q_s[5] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_GURU|q_s[4] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |circuit_wisdom_aula_11|base_circuit:base|base_control:control|fsm_guru:guru|STATE           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |circuit_wisdom_aula_11|button_handler:button|speed_sync_s                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|ng_2_RB[2]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|reg_bank:rb|rb_out[6]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |circuit_wisdom_aula_11|base_circuit:base|base_datapath:data|num_gen:n_g|ng_2_RB[0]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for mem_2port:mem|altsyncram:altsyncram_component|altsyncram_ip62:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_2port:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ip62      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                       ;
; seed_i         ; 4095  ; Signed Integer                                                       ;
; tap_i          ; 1380  ; Signed Integer                                                       ;
; ffbit          ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                   ;
; seed_i         ; 4095  ; Signed Integer                                                                   ;
; tap_i          ; 1380  ; Signed Integer                                                                   ;
; ffbit          ; 1     ; Signed Integer                                                                   ;
; delay_t        ; 0 fs  ; Physical                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:0:or_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:1:or_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:2:or_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:3:or_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:4:or_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:5:or_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:6:or_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:7:or_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:8:or_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:9:or_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:10:or_comp ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:11:or_comp ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; t_or           ; 0 fs  ; Physical                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:0:FF ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:1:FF ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:2:FF ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:3:FF ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:4:FF ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:5:FF ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:6:FF ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:7:FF ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:8:FF ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:9:FF ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:10:FF ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:11:FF ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:0:xor_tap ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:1:xor_tap ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:2:xor_tap ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:3:xor_tap ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:4:xor_tap ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:5:xor_tap ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:6:xor_tap ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:7:xor_tap ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:8:xor_tap ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:9:xor_tap ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:10:xor_tap ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:11:xor_tap ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; t_xor          ; 0 fs  ; Physical                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|num_gen:n_g|num_gen_rand:num_gen1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|reg_bank:rb ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_INIT ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_GURU ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_PRE_GURU ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|alu:alu_1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_circuit:base|base_datapath:data|alu:alu_1|rc_adder:add ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_counter:step ;
+-------------------+-------+------------------------------------+
; Parameter Name    ; Value ; Type                               ;
+-------------------+-------+------------------------------------+
; count_max_v8_fast ; 0010  ; Unsigned Binary                    ;
; count_count_width ; 16    ; Signed Integer                     ;
+-------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; mem_2port:mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 256                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 256                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ;
+-------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_counter:step"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; cnt_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|alu:alu_1|rc_adder:add"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c_i  ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|alu:alu_1" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; op_first[7..1] ; Input ; Info     ; Stuck at GND                           ;
; op_first[0]    ; Input ; Info     ; Stuck at VCC                           ;
+----------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:11:xor_tap" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:9:xor_tap" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:7:xor_tap" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:4:xor_tap" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:3:xor_tap" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:1:xor_tap" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:0:xor_tap" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:11:FF" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                   ;
; load ; Input ; Info     ; Stuck at VCC                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:10:FF" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                   ;
; load ; Input ; Info     ; Stuck at VCC                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:9:FF" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:8:FF" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:7:FF" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:6:FF" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:5:FF" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:4:FF" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:3:FF" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:2:FF" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:1:FF" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:0:FF" ;
+------+-------+----------+-------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                                  ;
; load ; Input ; Info     ; Stuck at VCC                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_datapath:data"                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_data.mem_wr_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_data.cg_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base|base_control:control"                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_2_mem.mem_a_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_2_mem.data_a     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_circuit:base"                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; base_2_ref        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; base_2_disc       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; base_2_mem.cg_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_2port:mem"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Feb 12 08:55:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off circuit_wisdom_aula_11 -c circuit_wisdom_aula_11
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file xor2.vhd
    Info: Found design unit 1: xor2-dataflow
    Info: Found entity 1: xor2
Info: Found 1 design units, including 0 entities, in source file wisdom_package.vhd
    Info: Found design unit 1: wisdom_package
Info: Found 2 design units, including 1 entities, in source file step_counter.vhd
    Info: Found design unit 1: step_counter-arch
    Info: Found entity 1: step_counter
Info: Found 2 design units, including 1 entities, in source file reg_bank -template.vhd
    Info: Found design unit 1: reg_bank-arch
    Info: Found entity 1: reg_bank
Info: Found 2 design units, including 1 entities, in source file reg.vhd
    Info: Found design unit 1: reg-arch
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file rc_adder_1.vhd
    Info: Found design unit 1: rc_adder-structural
    Info: Found entity 1: rc_adder
Info: Found 2 design units, including 1 entities, in source file or2.vhd
    Info: Found design unit 1: or_2-dataflow
    Info: Found entity 1: or_2
Info: Found 2 design units, including 1 entities, in source file num_gen_rand.vhd
    Info: Found design unit 1: num_gen_rand-arch
    Info: Found entity 1: num_gen_rand
Info: Found 2 design units, including 1 entities, in source file num_gen.vhd
    Info: Found design unit 1: num_gen-arch
    Info: Found entity 1: num_gen
Info: Found 2 design units, including 1 entities, in source file new_alu.vhd
    Info: Found design unit 1: alu-with_RCA
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file mem_2port.vhd
    Info: Found design unit 1: mem_2port-SYN
    Info: Found entity 1: mem_2port
Info: Found 2 design units, including 1 entities, in source file galois.vhd
    Info: Found design unit 1: Galois-arch
    Info: Found entity 1: Galois
Info: Found 2 design units, including 1 entities, in source file full_adder_1.vhd
    Info: Found design unit 1: full_adder_1-dataflow
    Info: Found entity 1: full_adder_1
Info: Found 2 design units, including 1 entities, in source file fsm_main.vhd
    Info: Found design unit 1: fsm_main-arch
    Info: Found entity 1: fsm_main
Info: Found 2 design units, including 1 entities, in source file fsm_init.vhd
    Info: Found design unit 1: fsm_init-arch
    Info: Found entity 1: fsm_init
Info: Found 2 design units, including 1 entities, in source file fsm_guru.vhd
    Info: Found design unit 1: fsm_guru-arch
    Info: Found entity 1: fsm_guru
Info: Found 2 design units, including 1 entities, in source file comparator.vhd
    Info: Found design unit 1: comparator-arch
    Info: Found entity 1: comparator
Info: Found 2 design units, including 1 entities, in source file coll_ovf.vhd
    Info: Found design unit 1: coll_ovf-arch
    Info: Found entity 1: coll_ovf
Info: Found 2 design units, including 1 entities, in source file code_gen.vhd
    Info: Found design unit 1: code_gen-arch
    Info: Found entity 1: code_gen
Info: Found 2 design units, including 1 entities, in source file circuit_wisdom_aula_11.vhd
    Info: Found design unit 1: circuit_wisdom_aula_11-arch
    Info: Found entity 1: circuit_wisdom_aula_11
Info: Found 2 design units, including 1 entities, in source file button_handler.vhd
    Info: Found design unit 1: button_handler-arch
    Info: Found entity 1: button_handler
Info: Found 2 design units, including 1 entities, in source file base_datapath.vhd
    Info: Found design unit 1: base_datapath-arch
    Info: Found entity 1: base_datapath
Info: Found 2 design units, including 1 entities, in source file base_control.vhd
    Info: Found design unit 1: base_control-arch
    Info: Found entity 1: base_control
Info: Found 2 design units, including 1 entities, in source file base_circuit.vhd
    Info: Found design unit 1: base_circuit-arch
    Info: Found entity 1: base_circuit
Info: Elaborating entity "circuit_wisdom_aula_11" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at circuit_wisdom_aula_11.vhd(115): object "cnt_value_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at circuit_wisdom_aula_11.vhd(120): object "disc_data_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at circuit_wisdom_aula_11.vhd(122): object "base_2_ref_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at circuit_wisdom_aula_11.vhd(126): object "base_2_disc_s" assigned a value but never read
Info: Elaborating entity "button_handler" for hierarchy "button_handler:button"
Info: Elaborating entity "mem_2port" for hierarchy "mem_2port:mem"
Info: Elaborating entity "altsyncram" for hierarchy "mem_2port:mem|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "mem_2port:mem|altsyncram:altsyncram_component"
Info: Instantiated megafunction "mem_2port:mem|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ip62.tdf
    Info: Found entity 1: altsyncram_ip62
Info: Elaborating entity "altsyncram_ip62" for hierarchy "mem_2port:mem|altsyncram:altsyncram_component|altsyncram_ip62:auto_generated"
Info: Elaborating entity "base_circuit" for hierarchy "base_circuit:base"
Info: Elaborating entity "base_control" for hierarchy "base_circuit:base|base_control:control"
Warning (10541): VHDL Signal Declaration warning at base_control.vhd(101): used implicit default value for signal "base_2_disc_s" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "fsm_main" for hierarchy "base_circuit:base|base_control:control|fsm_main:main"
Info: Elaborating entity "fsm_init" for hierarchy "base_circuit:base|base_control:control|fsm_init:init"
Warning (10873): Using initial value X (don't care) for net "flags_2_dp.rb_GURU_en" at fsm_init.vhd(26)
Warning (10873): Using initial value X (don't care) for net "flags_2_dp.rb_PRE_GURU_en" at fsm_init.vhd(26)
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.mem_a_addr" at fsm_init.vhd(27)
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.data_a" at fsm_init.vhd(27)
Info: Elaborating entity "fsm_guru" for hierarchy "base_circuit:base|base_control:control|fsm_guru:guru"
Warning (10873): Using initial value X (don't care) for net "flags_2_dp.rb_INIT_en" at fsm_guru.vhd(28)
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.mem_a_addr" at fsm_guru.vhd(29)
Warning (10873): Using initial value X (don't care) for net "flags_2_mem.data_a" at fsm_guru.vhd(29)
Info: Elaborating entity "base_datapath" for hierarchy "base_circuit:base|base_datapath:data"
Warning (10873): Using initial value X (don't care) for net "mem_data.mem_wr_en" at base_datapath.vhd(18)
Info: Elaborating entity "num_gen" for hierarchy "base_circuit:base|base_datapath:data|num_gen:n_g"
Info: Elaborating entity "Galois" for hierarchy "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR"
Info: Elaborating entity "or_2" for hierarchy "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|or_2:\Select_Ds:0:or_comp"
Info: Elaborating entity "reg" for hierarchy "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|reg:\DFFs:0:FF"
Info: Elaborating entity "xor2" for hierarchy "base_circuit:base|base_datapath:data|num_gen:n_g|Galois:LFSR|xor2:\TAP_XOR:0:xor_tap"
Info: Elaborating entity "num_gen_rand" for hierarchy "base_circuit:base|base_datapath:data|num_gen:n_g|num_gen_rand:num_gen1"
Info: Elaborating entity "reg_bank" for hierarchy "base_circuit:base|base_datapath:data|reg_bank:rb"
Info: Elaborating entity "reg" for hierarchy "base_circuit:base|base_datapath:data|reg_bank:rb|reg:reg_INIT"
Info: Elaborating entity "alu" for hierarchy "base_circuit:base|base_datapath:data|alu:alu_1"
Warning (10036): Verilog HDL or VHDL warning at new_alu.vhd(66): object "carry_out_s" assigned a value but never read
Info: Elaborating entity "rc_adder" for hierarchy "base_circuit:base|base_datapath:data|alu:alu_1|rc_adder:add"
Info: Elaborating entity "full_adder_1" for hierarchy "base_circuit:base|base_datapath:data|alu:alu_1|rc_adder:add|full_adder_1:adder_1"
Info: Elaborating entity "code_gen" for hierarchy "base_circuit:base|base_datapath:data|code_gen:c_g"
Info: Elaborating entity "coll_ovf" for hierarchy "base_circuit:base|base_datapath:data|coll_ovf:dut"
Info: Elaborating entity "step_counter" for hierarchy "step_counter:step"
Info (10041): Inferred latch for "cnt_disc_rdy_s" at step_counter.vhd(44)
Warning: LATCH primitive "step_counter:step|cnt_disc_rdy_s" is permanently enabled
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "button_handler:button|speed_sync_s.EIGHT_X" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "disc_2_mem.cg_sel.DUO"
    Warning (15610): No output dependent on input pin "disc_2_mem.cg_sel.DISCIPLE"
    Warning (15610): No output dependent on input pin "disc_2_mem.cg_sel.GURU"
    Warning (15610): No output dependent on input pin "disc_2_mem.cg_sel.BLANK"
Info: Implemented 196 device resources after synthesis - the final resource count might be different
    Info: Implemented 31 input pins
    Info: Implemented 9 output pins
    Info: Implemented 148 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4563 megabytes
    Info: Processing ended: Fri Feb 12 08:55:35 2021
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:03


