# Reading pref.tcl
# do lab01-sumador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/fabia/Desktop/Electronica\ dijital/lab1/lab00-3228485282/hdl/src {C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/hdl/src/sum1bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:08:22 on Mar 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/hdl/src" C:/Users/fabia/Desktop/Electronica dijital/lab1/lab00-3228485282/hdl/src/sum1bcc.v 
# -- Compiling module sum1bcc
# 
# Top level modules:
# 	sum1bcc
# End time: 11:08:22 on Mar 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sum1bcc
# vsim work.sum1bcc 
# Start time: 11:08:31 on Mar 17,2021
# Loading work.sum1bcc
# End time: 11:08:38 on Mar 17,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
