// Seed: 1615683737
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    input  tri0 id_3
);
  assign id_0 = 1;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.type_4 = 0;
  assign id_0 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wand id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_9
  );
  assign modCall_1.type_5 = 0;
endmodule
module module_2 (
    output tri0  id_0,
    output uwire id_1,
    input  tri1  id_2
    , id_7,
    output wor   id_3,
    output tri0  id_4,
    input  uwire id_5
);
endmodule
