/* ------------------------------------------------------------------------ */
/* Copyright (c) 2021-2025 Cadence Design Systems, Inc. ALL RIGHTS RESERVED.*/
/* These coded instructions, statements, and computer programs ('Cadence    */
/* Libraries') are the copyrighted works of Cadence Design Systems Inc.     */
/* Cadence IP is licensed for use with Cadence processor cores only and     */
/* must not be used for any other processors and platforms. Your use of the */
/* Cadence Libraries is subject to the terms of the license agreement you   */
/* have entered into with Cadence Design Systems, or a sublicense granted   */
/* to you by a direct Cadence license.                                      */
/* ------------------------------------------------------------------------ */
/*  IntegrIT, Ltd.   www.integrIT.com, info@integrIT.com                    */
/*                                                                          */
/* NatureDSP Signal Library for HiFi 3 and 3z DSP                                  */
/*                                                                          */
/* This library contains copyrighted materials, trade secrets and other     */
/* proprietary information of IntegrIT, Ltd. This software is licensed for  */
/* use with Cadence processor cores only and must not be used for any other */
/* processors and platforms. The license to use these sources was given to  */
/* Cadence, Inc. under Terms and Condition of a Software License Agreement  */
/* between Cadence, Inc. and IntegrIT, Ltd.                                 */
/* ------------------------------------------------------------------------ */
/*          Copyright (c) 2009-2021 IntegrIT, Limited.                      */
/*                      All Rights Reserved.                                */
/* ------------------------------------------------------------------------ */

/*
  NatureDSP Signal Processing Library. IIR part
    Bi-quad Real Block IIR, 32x32-bit, Direct Form I
    C code optimized for HiFi3
  IntegrIT, 2006-2018
*/

/*-------------------------------------------------------------------------
  Bi-quad Real Block IIR
  Computes a real IIR filter (cascaded IIR direct form I or II using 5 
  coefficients per bi-quad + gain term). Real input data are stored
  in vector x. The filter output result is stored in vector r. The filter 
  calculates N output samples using SOS and G matrices.
  NOTE:
  1. Bi-quad coefficients may be derived from standard SOS and G matrices 
  generated by MATLAB. However, typically biquad stages have big peaks 
  in their step response which may cause undesirable overflows at the 
  intermediate outputs. To avoid that the additional scale factors 
  coef_g[M] may be applied. These per-section scale factors may require 
  some tuning to find a compromise between quantization noise and possible 
  overflows. Output of the last section is directed to an additional 
  multiplier, with the gain factor being a power of two, either negative 
  or non-negative. It is specified through the total gain shift amount 
  parameter gain of each filter initialization function.
  2. 16x16 filters may suffer more from accumulation of the roundoff errors,
  so filters should be properly designed to match noise requirements

  Precision: 
  16x16         16-bit data, 16-bit coefficients, 16-bit intermediate stage outputs
  24x24         32-bit data, 24-bit coefficients, 32-bit intermediate stage outputs
  32x16         32-bit data, 16-bit coefficients, 32-bit intermediate stage outputs
  32x32         32-bit data, 32-bit coefficients, 32-bit intermediate stage outputs 
  f             floating point (DFI, DFII and DFIIt)

  Input:
  N             length of input sample block
  M             number of bi-quad sections
  s[]           scratch memory area (for fixed-point functions only). 
                Minimum number of bytes depends on selected filter structure 
                and precision:
                  BQRIIR16X16_DF1_SCRATCH_SIZE( N,  M ), or
                  BQRIIR16X16_DF2_SCRATCH_SIZE( N,  M ), or
                  BQRIIR24X24_DF1_SCRATCH_SIZE( N,  M ), or
                  BQRIIR24X24_DF2_SCRATCH_SIZE( N,  M ), or
                  BQRIIR32X16_DF1_SCRATCH_SIZE( N,  M ), or
                  BQRIIR32X16_DF2_SCRATCH_SIZE( N,  M ), or
                  BQRIIR32X32_DF1_SCRATCH_SIZE( N,  M ), or
                  BQRIIR32X32_DF2_SCRATCH_SIZE( N,  M ).
                If a particular macro returns zero, then the corresponding
                IIR doesn't require a scratch area and parameter s may 
                hold zero.
  coef_sos[M*5] filter coefficients stored in blocks of 5 numbers: 
                b0 b1 b2 a1 a2. 
                For fixed-point funcions, fixed point format of filter 
                coefficients is Q1.14 for 16x16 and 32x16, or Q1.30 for 32x32 and 
                24x24 (in the latter case 8 LSBs are actually ignored). 
  coef_g[M]     scale factor for each section, Q15 (for fixed-point 
                functions only). Please note that 24x24 DFI implementation 
                internally truncates scale factors to Q7 values.
  gain          total gain shift amount applied to output signal of the
                last section, -48..15
  x[N]          input samples, Q15, Q31 or floating point 
  Output:
  r[N]          output data, Q15, Q31 or floating point 

  Restriction:
  x,r,s,coef_g,coef_sos should not overlap
  N   - must be a multiple of 2
  s[] - whenever supplied must be aligned on an 8-bytes boundary
-------------------------------------------------------------------------*/
/* Portable data types. */
#include "NatureDSP_types.h"
/* Signal Processing Library API. */
#include "NatureDSP_Signal_iir.h"
/* Common utility and macros declarations. */
#include "common.h"

/* Instance pointer validation number. */
#define MAGIC     0xb6766c94

/* Reserve memory for alignment. */
#define ALIGNED_SIZE( size, align ) \
      ( (size_t)(size) + (align) - 1 )

/* Align address on a specified boundary. */
#define ALIGNED_ADDR( addr, align ) \
      (void*)( ( (uintptr_t)(addr) + ( (align) - 1 ) ) & ~( (align) - 1 ) )

#define sz_i16  sizeof(int16_t)
#define sz_i32  sizeof(int32_t)

/* Filter instance structure. */
typedef struct tag_bqriir32x32_df1_t
{
  uint32_t        magic; // Instance pointer validation number
  int             M;     // Number of sections
  int16_t         gain;  // Total gain shift amount for the last biquad
  const int32_t * coef;  // Num/den coefs (Q30) and gain (Q31) for each biquad
  const int16_t * coef_g;// Per-section scaling gain coefficients, Q15
  int32_t *       state; // 4 state elements per section, Q31

} bqriir32x32_df1_t, *bqriir32x32_df1_ptr_t;

// Determine the memory area size for a filter instance.
size_t bqriir32x32_df1_alloc( int M )
{
  ASSERT( M >= 0 );

  return ( ALIGNED_SIZE( sizeof(bqriir32x32_df1_t), 4 )
           + // 4 state elements for each of M DFI sections.
           ALIGNED_SIZE( 4*M*sz_i32, 2*sz_i32 )
           + // 6 coefficients for each of M sections
           ALIGNED_SIZE( 6*M*sz_i32, 2*sz_i32 )
           + // g coefficient for each of M sections 
           ALIGNED_SIZE( M*sz_i16, sz_i16 ) );

} /* bqriir32x32_df1_alloc() */

// Given a memory area of sufficient size, initialize a filter instance and 
// return a handle to it.
bqriir32x32_df1_handle_t bqriir32x32_df1_init( void * objmem, int M, 
                                               const int32_t * coef_sos,
                                               const int16_t * coef_g,
                                               int16_t         gain )
{
  bqriir32x32_df1_ptr_t bqriir;

  ae_int16 * restrict Pcoef_g;
  ae_f32   * restrict Pcoef_sos;
  ae_f32   * restrict PsectCoef;
  ae_int32 * restrict PsectState;
  ae_int16 * restrict Psect_g;
  ae_int16x4 _g;
  ae_f32 b0,b1,b2,a1,a2;
  ae_f32x2 _0;
  int32_t * sectState;
  int32_t * sectCoef;
  int16_t * sect_g;
  void *    ptr;

  int m;

  ASSERT( objmem &&  M >= 0 && coef_sos && coef_g );

  ASSERT( -48 <= gain && gain <= 15 );

  //
  // Partition the memory block
  //

  ptr = objmem;

  bqriir    = (bqriir32x32_df1_ptr_t)ALIGNED_ADDR( ptr, 4 );
  ptr       = bqriir + 1;
  sectState = (int32_t *)ALIGNED_ADDR( ptr, 2*sz_i32 );
  ptr       = sectState + 4*M;
  sectCoef  = (int32_t *)ALIGNED_ADDR( ptr, 2*sz_i32 );
  ptr       = sectCoef + 6*M;
  sect_g    = (int16_t *)ALIGNED_ADDR( ptr, sz_i16 );
  ptr       = sect_g + M;

  ASSERT( (int8_t*)ptr - (int8_t*)objmem <= (int)bqriir32x32_df1_alloc(M ) );

  //
  // Copy filter coefficients for M sections, zero the state elements.
  //
  Pcoef_g    = (ae_int16 *)coef_g;
  Pcoef_sos  = (ae_f32   *)coef_sos;
  PsectCoef  = (ae_f32   *)sectCoef;
  PsectState = (ae_int32 *)sectState;
  Psect_g    = (ae_int16 *)sect_g;
  _0 = 0;
  for ( m=0; m<M; m++ )
  {
    AE_L16_IP(_g,Pcoef_g,sz_i16);

    ae_f32_loadip(b0,Pcoef_sos,sz_i32);
    ae_f32_loadip(b1,Pcoef_sos,sz_i32);
    ae_f32_loadip(b2,Pcoef_sos,sz_i32);
    ae_f32_loadip(a1,Pcoef_sos,sz_i32);
    ae_f32_loadip(a2,Pcoef_sos,sz_i32);

    AE_S16_0_IP(_g,Psect_g,sz_i16);

    ae_f32_storeip(b0,PsectCoef,sz_i32);// b0 (Q30)
    ae_f32_storeip(b1,PsectCoef,sz_i32);// b1 (Q30)
    ae_f32_storeip(b1,PsectCoef,sz_i32);// b1 (Q30)
    ae_f32_storeip(b2,PsectCoef,sz_i32);// b2 (Q30)
    ae_f32_storeip(a1,PsectCoef,sz_i32);// a1 (Q30)
    ae_f32_storeip(a2,PsectCoef,sz_i32);// a2 (Q30)

    AE_S32X2_IP(_0,castxcc(ae_int32x2, PsectState),2*sz_i32);
    AE_S32X2_IP(_0,castxcc(ae_int32x2, PsectState),2*sz_i32);
  }

  //
  // Initialize the filter instance.
  //

  bqriir->magic  = MAGIC;
  bqriir->M      = M;
  bqriir->gain   = gain;
  bqriir->coef   = sectCoef;
  bqriir->state  = sectState;
  bqriir->coef_g = sect_g;

  return (bqriir);
} /* bqriir32x32_df1_init() */

// Process data. The filter instance is identified with a handle returned by
// the initializing function.
void bqriir32x32_df1( bqriir32x32_df1_handle_t _bqriir,
                      void    * restrict       s,
                      int32_t * restrict       r,
                const int32_t *                x, int N )
{
#if (XCHAL_HAVE_HIFI3Z)
  bqriir32x32_df1_ptr_t bqriir = (bqriir32x32_df1_ptr_t)_bqriir;
  ae_int32x2 * restrict Px;
  ae_int32x2 * restrict Pr;
  ae_int32x2 * restrict Pstate;
  ae_int32x2 * restrict Psos;
  ae_int16   * restrict Pg;
  ae_f16x4 g;
  ae_f32x2 xin, sx1sx0, sr1sr0;
  ae_f32x2 b0b1, b1b2, a1a2;
  ae_int32x2 Xin;
  ae_f64 acc0, acc1;
  ae_valign al_in;

  int M;
  int m, n, gain;

  ASSERT( bqriir && bqriir->magic == MAGIC && r && x );
  NASSERT(N%2==0);
  if(N<=0) return;

  M = bqriir->M;
  gain = bqriir->gain;
  Pstate = (ae_int32x2 *)(bqriir->state);
  Psos   = (ae_int32x2 *)(bqriir->coef );
  Pg     = (ae_int16   *)(bqriir->coef_g);
  Px     = (ae_int32x2 *)(x);

  // Perform data block processing for each section. Use the output array r[N]
  // for temporal storage of inter-section signal.
  for ( m=0; m<M-1; m++ )
  {
    //
    // Load 32-bit section coefficients.
    //
    ae_f32x2_loadip(b0b1,Psos,2*sz_i32);
    ae_f32x2_loadip(b1b2,Psos,2*sz_i32);
    ae_f32x2_loadip(a1a2,Psos,2*sz_i32);
    //
    // Load 16-bit section gain coefficients.
    //
    AE_L16_IP(g,Pg,sz_i16);

    //
    // Load 32-bit section's state elements.
    //
    sx1sx0 = ae_int32x2_loadi(Pstate, 0);
    sr1sr0 = ae_int32x2_loadi(Pstate, 2*sz_i32);

    //
    // Pass the block of input samples through the section. n-th sample at the
    // output of a biquad section:
    //   r[n] = g*x[n]*b0 + g*x[n-1]*b1 + g*x[n-2]*b2 - r[n-1]*a1 - r[n-2]*a2
    //
    Pr = (ae_int32x2 *)(r);
    al_in = ae_int32x2_aligning_load_prime(Px);
    __Pragma("loop_count min=1")
    for ( n=0; n<(N>>1); n++ )
    {
      // Load 2 input samples.
      ae_int32x2_aligning_load_post_update_positive(Xin,al_in,Px);
      xin = AE_MOVF32X2_FROMINT32X2(Xin);
      xin = AE_MULFP32X16X2RAS_L(xin, g);
      
      // Compute the 1-st output sample.
      // Q17.46 <- Q17.46 + [ Q30*Q31 + 1 - 16 w/ sym. rounding ]
      acc0 = AE_MULF32R_HH(xin, b0b1);
      AE_MULAAFD32R_HL_LH(acc0, sx1sx0, b1b2);
      AE_MULSSFD32R_HL_LH(acc0, sr1sr0, a1a2);
      // Q31 <- Q17.46 + 1 - 16 w/ asym. rounding and saturation
      AE_PKSR32(sr1sr0,acc0,1);
      // Save the output sample.
      ae_f32_storeip(sr1sr0,castxcc(ae_int32, Pr),sz_i32);
      
      // Compute the 2-nd output sample.
      // Q17.46 <- Q17.46 + [ Q30*Q31 + 1 - 16 w/ sym. rounding ]
      acc1 = AE_MULF32R_LL(sx1sx0, b1b2);
      AE_MULAAFD32R_HL_LH(acc1, xin   , b0b1);
      AE_MULSSFD32R_HL_LH(acc1, sr1sr0, a1a2);
      // Q31 <- Q17.46 + 1 - 16 w/ asym. rounding and saturation
      AE_PKSR32(sr1sr0,acc1,1);
      // Save the output sample.
      ae_f32_storeip(sr1sr0,castxcc(ae_int32, Pr),sz_i32);

      // Update the section's state elements.
      sx1sx0 = xin;
    }

    //
    // Save section's state elements.
    //
    ae_int32x2_storeip(sx1sx0,Pstate,2*sz_i32);
    ae_int32x2_storeip(sr1sr0,Pstate,2*sz_i32);

    //
    // 2nd to the last sections are fed with output samples of the preceding
    // biquad.
    //

    Px = (ae_int32x2 *)(r);
  }

  //----------------------//
  // Process last section //
  //----------------------//

  {
    //
    // Load 32-bit section coefficients.
    //
    ae_f32x2_loadip(b0b1,Psos,2*sz_i32);
    ae_f32x2_loadip(b1b2,Psos,2*sz_i32);
    ae_f32x2_loadip(a1a2,Psos,2*sz_i32);
    //
    // Load 16-bit section gain coefficients.
    //
    AE_L16_IP(g,Pg,sz_i16);

    //
    // Load 32-bit section's state elements.
    //
    sx1sx0 = ae_int32x2_loadi(Pstate, 0);
    sr1sr0 = ae_int32x2_loadi(Pstate, 2*sz_i32);

    //
    // Pass the block of input samples through the section. n-th sample at the
    // output of a biquad section:
    //   r[n] = g*x[n]*b0 + g*x[n-1]*b1 + g*x[n-2]*b2 - r[n-1]*a1 - r[n-2]*a2
    //
    Pr = (ae_int32x2 *)(r);
    al_in = ae_int32x2_aligning_load_prime(Px);
    __Pragma("loop_count min=1")
    for ( n=0; n<(N>>1); n++ )
    {
      // Load 2 input samples.
      ae_int32x2_aligning_load_post_update_positive(Xin,al_in,Px);
      xin = Xin;
      xin = AE_MULFP32X16X2RAS_L(xin, g);
      
      // Compute the 1-st output sample.
      // Q17.46 <- Q17.46 + [ Q30*Q31 + 1 - 16 w/ sym. rounding ]
      acc0 = AE_MULF32R_HH(xin   , b0b1);
      AE_MULAAFD32R_HL_LH(acc0, sx1sx0, b1b2);
      AE_MULSSFD32R_HL_LH(acc0, sr1sr0, a1a2);
      // Q31 <- Q17.46 + 1 - 16 w/ asym. rounding and saturation
      AE_PKSR32(sr1sr0,acc0,1);

      // Apply the total gain shift
      // Q(17.47+gain) <- [ Q17.46 + 1 + gain ] w/ saturation
      acc0 = AE_F64_SLAS(acc0, 1+gain);
      // Format and save the output sample.
      // Q31 <- Q17.47 - 16 w/ asym. rounding and saturation
      AE_S32RA64S_IP(acc0,castxcc(ae_f32, Pr),sz_i32);
      
      // Compute the 2-nd output sample.
      // Q17.46 <- Q17.46 + [ Q30*Q31 + 1 - 16 w/ sym. rounding ]
      acc1 = AE_MULF32R_LL(sx1sx0, b1b2);
      AE_MULAAFD32R_HL_LH(acc1, xin   , b0b1);
      AE_MULSSFD32R_HL_LH(acc1, sr1sr0, a1a2);
      // Q31 <- Q17.46 + 1 - 16 w/ asym. rounding and saturation
      AE_PKSR32(sr1sr0,acc1,1);
      // Format and save the 2-nd sample
      acc1 = AE_F64_SLAS(acc1, 1+gain);
      AE_S32RA64S_IP(acc1,castxcc(ae_f32, Pr),sz_i32);

      // Update the section's state elements.
      sx1sx0 = xin;

    }

    //
    // Save section's state elements.
    //
    ae_int32x2_storeip(sx1sx0,Pstate,2*sz_i32);
    ae_int32x2_storeip(sr1sr0,Pstate,2*sz_i32);
  }

#else
  bqriir32x32_df1_ptr_t bqriir = (bqriir32x32_df1_ptr_t)_bqriir;
  ae_int32x2 * restrict Px;
  ae_int32x2 * restrict Pr;
  ae_int32x2 * restrict Pstate;
  ae_int32x2 * restrict Psos;
  ae_int16   * restrict Pg;
  ae_int16x4 g;
  ae_f32x2 xin, sx1sx0, sr1sr0, sr1, sr0;
  ae_f32x2 b0b1, b1b2, a1a2;
  ae_int32x2 Xin;
  ae_f32x2 R0, R1;
  ae_f64 acc0, acc1;
  ae_valign al_in;

  int M;
  int m, n, gain;

  ASSERT( bqriir && bqriir->magic == MAGIC && r && x );
  NASSERT(N%2==0);
  if(N<=0) return;

  M = bqriir->M;
  gain = bqriir->gain;
  Pstate = (ae_int32x2 *)(bqriir->state);
  Psos   = (ae_int32x2 *)(bqriir->coef );
  Pg     = (ae_int16   *)(bqriir->coef_g);
  Px     = (ae_int32x2 *)(x);

  // Perform data block processing for each section. Use the output array r[N]
  // for temporal storage of inter-section signal.
  for ( m=0; m<M-1; m++ )
  {
    //
    // Load 32-bit section coefficients.
    //
    ae_f32x2_loadip(b0b1,Psos,2*sz_i32);
    ae_f32x2_loadip(b1b2,Psos,2*sz_i32);
    ae_f32x2_loadip(a1a2,Psos,2*sz_i32);
    //
    // Load 16-bit section gain coefficients.
    //
    AE_L16_IP(g,Pg,sz_i16);

    //
    // Load 32-bit section's state elements.
    //
    sx1sx0 = ae_int32x2_loadi(Pstate, 0);
    sr1sr0 = ae_int32x2_loadi(Pstate, 2*sz_i32);
    sr1 = AE_SEL32_HH(sr1sr0, sr1sr0);
    sr0 = AE_SEL32_LL(sr1sr0, sr1sr0);

    //
    // Pass the block of input samples through the section. n-th sample at the
    // output of a biquad section:
    //   r[n] = g*x[n]*b0 + g*x[n-1]*b1 + g*x[n-2]*b2 - r[n-1]*a1 - r[n-2]*a2
    //
    Pr = (ae_int32x2 *)(r);
    al_in = ae_int32x2_aligning_load_prime(Px);
    __Pragma("loop_count min=1")
    for ( n=0; n<(N>>1); n++ )
    {
      // Load 2 input samples.
      ae_int32x2_aligning_load_post_update_positive(Xin,al_in,Px);
      xin = AE_MOVF32X2_FROMINT32X2(Xin);
      xin = AE_MULFP32X16X2RAS_L(xin, g);
      
      // Compute the 1-st output sample.
      // Q17.46 <- Q17.46 + [ Q30*Q31 + 1 - 16 w/ sym. rounding ]
      acc0 = AE_MULF32R_HL(sx1sx0, b1b2);
      AE_MULAF32R_LH(acc0, sx1sx0, b1b2);
      AE_MULAF32R_HH(acc0, xin   , b0b1);
      AE_MULSF32R_LL(acc0, sr1   , a1a2);
      AE_MULSF32R_LH(acc0, sr0   , a1a2);
      // Q31 <- Q17.46 + 1 - 16 w/ asym. rounding and saturation
      AE_PKSR32(R0,acc0,1);
      
      // Compute the 2-nd output sample.
      // Q17.46 <- Q17.46 + [ Q30*Q31 + 1 - 16 w/ sym. rounding ]
      acc1 = AE_MULF32R_LL(sx1sx0, b1b2);
      AE_MULAF32R_HH(acc1, xin   , b1b2);
      AE_MULAF32R_LH(acc1, xin   , b0b1);
      AE_MULSF32R_LL(acc1, sr0   , a1a2);
      AE_MULSF32R_LH(acc1, R0    , a1a2);
      // Q31 <- Q17.46 + 1 - 16 w/ asym. rounding and saturation
      AE_PKSR32(R1,acc1,1);

      // Update the section's state elements.
      sx1sx0 = xin;
      sr1 = R0;
      sr0 = R1;

      // Save the output samples.
      ae_f32_storeip(AE_MOVF32_FROMF32X2(R0),castxcc(ae_int32, Pr),sz_i32);
      ae_f32_storeip(AE_MOVF32_FROMF32X2(R1),castxcc(ae_int32, Pr),sz_i32);
    }

    //
    // Save section's state elements.
    //
    sr1sr0 = AE_SEL32_LL(sr1, sr0);
    ae_int32x2_storeip(sx1sx0,Pstate,2*sz_i32);
    ae_int32x2_storeip(sr1sr0,Pstate,2*sz_i32);

    //
    // 2nd to the last sections are fed with output samples of the preceding
    // biquad.
    //

    Px = (ae_int32x2 *)(r);
  }

  //----------------------//
  // Process last section //
  //----------------------//

  {
    //
    // Load 32-bit section coefficients.
    //
    ae_f32x2_loadip(b0b1,Psos,2*sz_i32);
    ae_f32x2_loadip(b1b2,Psos,2*sz_i32);
    ae_f32x2_loadip(a1a2,Psos,2*sz_i32);
    //
    // Load 16-bit section gain coefficients.
    //
    AE_L16_IP(g,Pg,sz_i16);

    //
    // Load 32-bit section's state elements.
    //
    sx1sx0 = ae_int32x2_loadi(Pstate, 0);
    sr1sr0 = ae_int32x2_loadi(Pstate, 2*sz_i32);
    sr1 = AE_SEL32_HH(sr1sr0, sr1sr0);
    sr0 = AE_SEL32_LL(sr1sr0, sr1sr0);

    //
    // Pass the block of input samples through the section. n-th sample at the
    // output of a biquad section:
    //   r[n] = g*x[n]*b0 + g*x[n-1]*b1 + g*x[n-2]*b2 - r[n-1]*a1 - r[n-2]*a2
    //
    Pr = (ae_int32x2 *)(r);
    al_in = ae_int32x2_aligning_load_prime(Px);
    __Pragma("loop_count min=1")
    for ( n=0; n<(N>>1); n++ )
    {
      // Load 2 input samples.
      ae_int32x2_aligning_load_post_update_positive(Xin,al_in,Px);
      xin = Xin;
      xin = AE_MULFP32X16X2RAS_L(xin, g);
      
      // Compute the 1-st output sample.
      // Q17.46 <- Q17.46 + [ Q30*Q31 + 1 - 16 w/ sym. rounding ]
      acc0 = AE_MULF32R_HL(sx1sx0, b1b2);
      AE_MULAF32R_LH(acc0, sx1sx0, b1b2);
      AE_MULAF32R_HH(acc0, xin   , b0b1);
      AE_MULSF32R_LL(acc0, sr1   , a1a2);
      AE_MULSF32R_LH(acc0, sr0   , a1a2);
      // Q31 <- Q17.46 + 1 - 16 w/ asym. rounding and saturation
      AE_PKSR32(R0,acc0,1);
      
      // Compute the 2-nd output sample.
      // Q17.46 <- Q17.46 + [ Q30*Q31 + 1 - 16 w/ sym. rounding ]
      acc1 = AE_MULF32R_LL(sx1sx0, b1b2);
      AE_MULAF32R_HH(acc1, xin   , b1b2);
      AE_MULAF32R_LH(acc1, xin   , b0b1);
      AE_MULSF32R_LL(acc1, sr0   , a1a2);
      AE_MULSF32R_LH(acc1, R0    , a1a2);
      // Q31 <- Q17.46 + 1 - 16 w/ asym. rounding and saturation
      AE_PKSR32(R1,acc1,1);

      // Update the section's state elements.
      sx1sx0 = xin;
      sr1 = R0;
      sr0 = R1;

      // Apply the total gain shift
      // Q(17.47+gain) <- [ Q17.46 + 1 + gain ] w/ saturation
      acc0 = AE_F64_SLAS(acc0, 1+gain);
      acc1 = AE_F64_SLAS(acc1, 1+gain);

      // Format and save the output samples.
      // Q31 <- Q17.47 - 16 w/ asym. rounding and saturation
      AE_S32RA64S_IP(acc0,castxcc(ae_f32, Pr),sz_i32);
      AE_S32RA64S_IP(acc1,castxcc(ae_f32, Pr),sz_i32);
    }

    //
    // Save section's state elements.
    //
    sr1sr0 = AE_SEL32_LL(sr1, sr0);
    ae_int32x2_storeip(sx1sx0,Pstate,2*sz_i32);
    ae_int32x2_storeip(sr1sr0,Pstate,2*sz_i32);
  }
#endif

} /* bqriir32x32_df1() */
