Analysis & Synthesis report for lab7
Sun Apr 23 15:41:08 2017
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |controlUnit_tb|controlUnit:inst2|presentState
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Source assignments for lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component|altsyncram_1a24:auto_generated
 15. Parameter Settings for User Entity Instance: lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 23 15:41:08 2017           ;
; Quartus Prime Version           ; 16.0.2 Build 222 07/20/2016 SJ Standard Edition ;
; Revision Name                   ; lab7                                            ;
; Top-level Entity Name           ; controlUnit_tb                                  ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 29                                              ;
; Total pins                      ; 58                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,048                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; controlUnit_tb     ; lab7               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+---------+
; alu.vhd                          ; yes             ; User VHDL File                     ; I:/EE 310/altera/lab7/alu.vhd                                   ;         ;
; accumulator.vhd                  ; yes             ; User VHDL File                     ; I:/EE 310/altera/lab7/accumulator.vhd                           ;         ;
; instruction_register.vhd         ; yes             ; User VHDL File                     ; I:/EE 310/altera/lab7/instruction_register.vhd                  ;         ;
; program_counter.vhd              ; yes             ; User VHDL File                     ; I:/EE 310/altera/lab7/program_counter.vhd                       ;         ;
; ramlpm.vhd                       ; yes             ; User Wizard-Generated File         ; I:/EE 310/altera/lab7/ramlpm.vhd                                ;         ;
; lab7_tb.bdf                      ; yes             ; User Block Diagram/Schematic File  ; I:/EE 310/altera/lab7/lab7_tb.bdf                               ;         ;
; mux.vhd                          ; yes             ; User VHDL File                     ; I:/EE 310/altera/lab7/mux.vhd                                   ;         ;
; ram_init.mif                     ; yes             ; User Memory Initialization File    ; I:/EE 310/altera/lab7/ram_init.mif                              ;         ;
; controlUnit.vhd                  ; yes             ; User VHDL File                     ; I:/EE 310/altera/lab7/controlUnit.vhd                           ;         ;
; controlUnit_tb.bdf               ; yes             ; User Block Diagram/Schematic File  ; I:/EE 310/altera/lab7/controlUnit_tb.bdf                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                       ; c:/altera/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1a24.tdf           ; yes             ; Auto-Generated Megafunction        ; I:/EE 310/altera/lab7/db/altsyncram_1a24.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 16        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 16        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 0         ;
;     -- <=3 input functions                  ; 16        ;
;                                             ;           ;
; Dedicated logic registers                   ; 29        ;
;                                             ;           ;
; I/O pins                                    ; 58        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2048      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 37        ;
; Total fan-out                               ; 326       ;
; Average fan-out                             ; 1.93      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name          ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |controlUnit_tb                              ; 16 (1)            ; 29 (0)       ; 2048              ; 0          ; 58   ; 0            ; |controlUnit_tb                                                                                         ; controlUnit_tb       ; work         ;
;    |controlUnit:inst2|                       ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |controlUnit_tb|controlUnit:inst2                                                                       ; controlUnit          ; work         ;
;    |lab7_tb:inst|                            ; 8 (0)             ; 24 (0)       ; 2048              ; 0          ; 0    ; 0            ; |controlUnit_tb|lab7_tb:inst                                                                            ; lab7_tb              ; work         ;
;       |instruction_register:inst3|           ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |controlUnit_tb|lab7_tb:inst|instruction_register:inst3                                                 ; instruction_register ; work         ;
;       |program_counter:inst4|                ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |controlUnit_tb|lab7_tb:inst|program_counter:inst4                                                      ; program_counter      ; work         ;
;       |ramlpm:inst|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |controlUnit_tb|lab7_tb:inst|ramlpm:inst                                                                ; ramlpm               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |controlUnit_tb|lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;             |altsyncram_1a24:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |controlUnit_tb|lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component|altsyncram_1a24:auto_generated ; altsyncram_1a24      ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                               ; Type       ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+----------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component|altsyncram_1a24:auto_generated|ALTSYNCRAM ; M10K block ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; ram_init.mif ;
+----------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |controlUnit_tb|controlUnit:inst2|presentState                                                                 ;
+---------------------+---------------------+--------------------+---------------------+--------------------+--------------------+
; Name                ; presentState.fetchL ; presentState.prepL ; presentState.fetchU ; presentState.prepU ; presentState.start ;
+---------------------+---------------------+--------------------+---------------------+--------------------+--------------------+
; presentState.start  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ;
; presentState.prepU  ; 0                   ; 0                  ; 0                   ; 1                  ; 1                  ;
; presentState.fetchU ; 0                   ; 0                  ; 1                   ; 0                  ; 1                  ;
; presentState.prepL  ; 0                   ; 1                  ; 0                   ; 0                  ; 1                  ;
; presentState.fetchL ; 1                   ; 0                  ; 0                   ; 0                  ; 1                  ;
+---------------------+---------------------+--------------------+---------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                  ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------+------------------------+
; controlUnit:inst2|load_iru                         ; controlUnit:inst2|presentState.start ; yes                    ;
; controlUnit:inst2|load_irl                         ; controlUnit:inst2|presentState.start ; yes                    ;
; controlUnit:inst2|incr_pc                          ; controlUnit:inst2|presentState.start ; yes                    ;
; controlUnit:inst2|state_out[1]                     ; controlUnit:inst2|presentState.start ; yes                    ;
; controlUnit:inst2|state_out[0]                     ; controlUnit:inst2|presentState.start ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                                      ;                        ;
+----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+--------------------------------------------------+---------------------------------------------+
; Register name                                    ; Reason for Removal                          ;
+--------------------------------------------------+---------------------------------------------+
; lab7_tb:inst|accumulator:inst5|temp_output[0..7] ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 8            ;                                             ;
+--------------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+-----------------------------------------------+--------------------------------+------------------------------------------------+
; Register name                                 ; Reason for Removal             ; Registers Removed due to This Register         ;
+-----------------------------------------------+--------------------------------+------------------------------------------------+
; lab7_tb:inst|accumulator:inst5|temp_output[0] ; Stuck at GND                   ; lab7_tb:inst|accumulator:inst5|temp_output[1], ;
;                                               ; due to stuck port clock_enable ; lab7_tb:inst|accumulator:inst5|temp_output[2], ;
;                                               ;                                ; lab7_tb:inst|accumulator:inst5|temp_output[3], ;
;                                               ;                                ; lab7_tb:inst|accumulator:inst5|temp_output[4], ;
;                                               ;                                ; lab7_tb:inst|accumulator:inst5|temp_output[5], ;
;                                               ;                                ; lab7_tb:inst|accumulator:inst5|temp_output[6]  ;
+-----------------------------------------------+--------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 29    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 29    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component|altsyncram_1a24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ram_init.mif         ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_1a24      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 1                                                        ;
; Entity Instance                           ; lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 0                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 29                          ;
;     CLR               ; 5                           ;
;     ENA CLR           ; 24                          ;
; arriav_lcell_comb     ; 17                          ;
;     arith             ; 7                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 1                           ;
;     normal            ; 10                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 4                           ;
; boundary_port         ; 58                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 0.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition
    Info: Processing started: Sun Apr 23 15:40:32 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file baseline_c5gx.v
    Info (12023): Found entity 1: baseline_c5gx File: I:/EE 310/altera/lab7/baseline_c5gx.v Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behav File: I:/EE 310/altera/lab7/alu.vhd Line: 17
    Info (12023): Found entity 1: alu File: I:/EE 310/altera/lab7/alu.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file accumulator.vhd
    Info (12022): Found design unit 1: accumulator-basic File: I:/EE 310/altera/lab7/accumulator.vhd Line: 17
    Info (12023): Found entity 1: accumulator File: I:/EE 310/altera/lab7/accumulator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-basic File: I:/EE 310/altera/lab7/instruction_register.vhd Line: 15
    Info (12023): Found entity 1: instruction_register File: I:/EE 310/altera/lab7/instruction_register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: program_counter-basic File: I:/EE 310/altera/lab7/program_counter.vhd Line: 13
    Info (12023): Found entity 1: program_counter File: I:/EE 310/altera/lab7/program_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ramlpm.vhd
    Info (12022): Found design unit 1: ramlpm-SYN File: I:/EE 310/altera/lab7/ramlpm.vhd Line: 55
    Info (12023): Found entity 1: ramlpm File: I:/EE 310/altera/lab7/ramlpm.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab7_tb.bdf
    Info (12023): Found entity 1: lab7_tb
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux_fetch-behav File: I:/EE 310/altera/lab7/mux.vhd Line: 12
    Info (12023): Found entity 1: mux_fetch File: I:/EE 310/altera/lab7/mux.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file lab7_complete_tb.bdf
    Info (12023): Found entity 1: lab7_complete_tb
Info (12021): Found 2 design units, including 1 entities, in source file dff_8.vhd
    Info (12022): Found design unit 1: dff_8-behav File: I:/EE 310/altera/lab7/dff_8.vhd Line: 15
    Info (12023): Found entity 1: dff_8 File: I:/EE 310/altera/lab7/dff_8.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: controlUnit-behav File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 12
    Info (12023): Found entity 1: controlUnit File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_tb.bdf
    Info (12023): Found entity 1: controlUnit_tb
Info (12127): Elaborating entity "controlUnit_tb" for the top level hierarchy
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:inst2"
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "load_ac", which holds its previous value in one or more paths through the process File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "load_iru", which holds its previous value in one or more paths through the process File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "load_pc", which holds its previous value in one or more paths through the process File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "load_irl", which holds its previous value in one or more paths through the process File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "fetch", which holds its previous value in one or more paths through the process File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "store_mem", which holds its previous value in one or more paths through the process File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "incr_pc", which holds its previous value in one or more paths through the process File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(26): inferring latch(es) for signal or variable "state_out", which holds its previous value in one or more paths through the process File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "state_out[0]" at controlUnit.vhd(26) File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "state_out[1]" at controlUnit.vhd(26) File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "state_out[2]" at controlUnit.vhd(26) File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "incr_pc" at controlUnit.vhd(26) File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "store_mem" at controlUnit.vhd(26) File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "fetch" at controlUnit.vhd(26) File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "load_irl" at controlUnit.vhd(26) File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "load_pc" at controlUnit.vhd(26) File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "load_iru" at controlUnit.vhd(26) File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (10041): Inferred latch for "load_ac" at controlUnit.vhd(26) File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Info (12128): Elaborating entity "lab7_tb" for hierarchy "lab7_tb:inst"
Info (12128): Elaborating entity "alu" for hierarchy "lab7_tb:inst|alu:inst2"
Warning (10492): VHDL Process Statement warning at alu.vhd(137): signal "temp_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/alu.vhd Line: 137
Warning (10631): VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable "temp_z", which holds its previous value in one or more paths through the process File: I:/EE 310/altera/lab7/alu.vhd Line: 21
Info (10041): Inferred latch for "temp_z[0]" at alu.vhd(21) File: I:/EE 310/altera/lab7/alu.vhd Line: 21
Info (10041): Inferred latch for "temp_z[1]" at alu.vhd(21) File: I:/EE 310/altera/lab7/alu.vhd Line: 21
Info (10041): Inferred latch for "temp_z[2]" at alu.vhd(21) File: I:/EE 310/altera/lab7/alu.vhd Line: 21
Info (10041): Inferred latch for "temp_z[3]" at alu.vhd(21) File: I:/EE 310/altera/lab7/alu.vhd Line: 21
Info (10041): Inferred latch for "temp_z[4]" at alu.vhd(21) File: I:/EE 310/altera/lab7/alu.vhd Line: 21
Info (10041): Inferred latch for "temp_z[5]" at alu.vhd(21) File: I:/EE 310/altera/lab7/alu.vhd Line: 21
Info (10041): Inferred latch for "temp_z[6]" at alu.vhd(21) File: I:/EE 310/altera/lab7/alu.vhd Line: 21
Info (10041): Inferred latch for "temp_z[7]" at alu.vhd(21) File: I:/EE 310/altera/lab7/alu.vhd Line: 21
Info (12128): Elaborating entity "accumulator" for hierarchy "lab7_tb:inst|accumulator:inst5"
Info (12128): Elaborating entity "ramlpm" for hierarchy "lab7_tb:inst|ramlpm:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component" File: I:/EE 310/altera/lab7/ramlpm.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component" File: I:/EE 310/altera/lab7/ramlpm.vhd Line: 62
Info (12133): Instantiated megafunction "lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component" with the following parameter: File: I:/EE 310/altera/lab7/ramlpm.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ram_init.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1a24.tdf
    Info (12023): Found entity 1: altsyncram_1a24 File: I:/EE 310/altera/lab7/db/altsyncram_1a24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1a24" for hierarchy "lab7_tb:inst|ramlpm:inst|altsyncram:altsyncram_component|altsyncram_1a24:auto_generated" File: c:/altera/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mux_fetch" for hierarchy "lab7_tb:inst|mux_fetch:mux"
Warning (10492): VHDL Process Statement warning at mux.vhd(21): signal "pc_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/mux.vhd Line: 21
Warning (10631): VHDL Process Statement warning at mux.vhd(16): inferring latch(es) for signal or variable "temp_addr_out", which holds its previous value in one or more paths through the process File: I:/EE 310/altera/lab7/mux.vhd Line: 16
Info (10041): Inferred latch for "temp_addr_out[0]" at mux.vhd(16) File: I:/EE 310/altera/lab7/mux.vhd Line: 16
Info (10041): Inferred latch for "temp_addr_out[1]" at mux.vhd(16) File: I:/EE 310/altera/lab7/mux.vhd Line: 16
Info (10041): Inferred latch for "temp_addr_out[2]" at mux.vhd(16) File: I:/EE 310/altera/lab7/mux.vhd Line: 16
Info (10041): Inferred latch for "temp_addr_out[3]" at mux.vhd(16) File: I:/EE 310/altera/lab7/mux.vhd Line: 16
Info (10041): Inferred latch for "temp_addr_out[4]" at mux.vhd(16) File: I:/EE 310/altera/lab7/mux.vhd Line: 16
Info (10041): Inferred latch for "temp_addr_out[5]" at mux.vhd(16) File: I:/EE 310/altera/lab7/mux.vhd Line: 16
Info (10041): Inferred latch for "temp_addr_out[6]" at mux.vhd(16) File: I:/EE 310/altera/lab7/mux.vhd Line: 16
Info (10041): Inferred latch for "temp_addr_out[7]" at mux.vhd(16) File: I:/EE 310/altera/lab7/mux.vhd Line: 16
Info (12128): Elaborating entity "instruction_register" for hierarchy "lab7_tb:inst|instruction_register:inst3"
Warning (10492): VHDL Process Statement warning at instruction_register.vhd(29): signal "load_iru" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/instruction_register.vhd Line: 29
Warning (10492): VHDL Process Statement warning at instruction_register.vhd(33): signal "load_irl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/instruction_register.vhd Line: 33
Info (12128): Elaborating entity "program_counter" for hierarchy "lab7_tb:inst|program_counter:inst4"
Warning (10492): VHDL Process Statement warning at program_counter.vhd(22): signal "load_pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/program_counter.vhd Line: 22
Warning (10492): VHDL Process Statement warning at program_counter.vhd(22): signal "incr_pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/program_counter.vhd Line: 22
Warning (10492): VHDL Process Statement warning at program_counter.vhd(25): signal "load_pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/program_counter.vhd Line: 25
Warning (10492): VHDL Process Statement warning at program_counter.vhd(25): signal "incr_pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/program_counter.vhd Line: 25
Warning (10492): VHDL Process Statement warning at program_counter.vhd(28): signal "incr_pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/program_counter.vhd Line: 28
Warning (10492): VHDL Process Statement warning at program_counter.vhd(28): signal "load_pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/program_counter.vhd Line: 28
Warning (10492): VHDL Process Statement warning at program_counter.vhd(31): signal "incr_pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/program_counter.vhd Line: 31
Warning (10492): VHDL Process Statement warning at program_counter.vhd(31): signal "load_pc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: I:/EE 310/altera/lab7/program_counter.vhd Line: 31
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "controlUnit:inst2|state_out[0]" merged with LATCH primitive "controlUnit:inst2|incr_pc" File: I:/EE 310/altera/lab7/controlUnit.vhd Line: 26
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "fetch" is stuck at VCC
    Warning (13410): Pin "store_mem" is stuck at GND
    Warning (13410): Pin "ac[7]" is stuck at GND
    Warning (13410): Pin "ac[6]" is stuck at GND
    Warning (13410): Pin "ac[5]" is stuck at GND
    Warning (13410): Pin "ac[4]" is stuck at GND
    Warning (13410): Pin "ac[3]" is stuck at GND
    Warning (13410): Pin "ac[2]" is stuck at GND
    Warning (13410): Pin "ac[1]" is stuck at GND
    Warning (13410): Pin "ac[0]" is stuck at GND
    Warning (13410): Pin "state[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 102 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 36 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 1007 megabytes
    Info: Processing ended: Sun Apr 23 15:41:08 2017
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:01:13


