<stg><name>fcontract</name>


<trans_list>

<trans id="438" from="1" to="2">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="2" to="3">
<condition id="96">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="2" to="4">
<condition id="101">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="3" to="2">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="4" to="9">
<condition id="102">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="4" to="5">
<condition id="104">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="5" to="6">
<condition id="106">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="5" to="8">
<condition id="105">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="6" to="7">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="7" to="5">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="8" to="4">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="9" to="10">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="10" to="11">
<condition id="120">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="10" to="15">
<condition id="133">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="11" to="12">
<condition id="122">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="11" to="14">
<condition id="121">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="12" to="13">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="13" to="11">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="14" to="10">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="15" to="16">
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="15" to="17">
<condition id="139">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="16" to="15">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="17" to="18">
<condition id="141">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="17" to="19">
<condition id="140">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="18" to="17">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="19" to="20">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="20" to="21">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="21" to="22">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="22" to="23">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="23" to="24">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="24" to="25">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="25" to="26">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="26" to="27">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="27" to="28">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="28" to="29">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="29" to="30">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="30" to="31">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="31" to="32">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="32" to="33">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="33" to="34">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="34" to="35">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="35" to="36">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="36" to="37">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="37" to="38">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="38" to="39">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="39" to="40">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="40" to="41">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="41" to="42">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="42" to="43">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="43" to="44">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="44" to="45">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="45" to="46">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="46" to="47">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="47" to="48">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="48" to="49">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="49" to="50">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i8]* %output_r, [1 x i8]* @p_str11, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str11, i32 -1, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr = getelementptr [32 x i8]* %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:2  %input = alloca [10 x i32], align 16

]]></Node>
<StgValue><ssdm name="input"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_6, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond6 = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_6 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6, label %.preheader8.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_limbs_addr = getelementptr [11 x i64]* %input_limbs, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="input_limbs_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
:2  %input_limbs_load = load i64* %input_limbs_addr, align 8

]]></Node>
<StgValue><ssdm name="input_limbs_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:0  %input_addr = getelementptr inbounds [10 x i32]* %input, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1  %input_addr_31 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_addr_31"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:2  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
:2  %input_limbs_load = load i64* %input_limbs_addr, align 8

]]></Node>
<StgValue><ssdm name="input_limbs_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_881 = trunc i64 %input_limbs_load to i32

]]></Node>
<StgValue><ssdm name="tmp_881"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_32 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="input_addr_32"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_881, i32* %input_addr_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader8:0  %j = phi i2 [ %j_2, %7 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:1  %exitcond5 = icmp eq i2 %j, -2

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:3  %j_2 = add i2 %j, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %exitcond5, label %8, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
:0  %input_load = load i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %input_addr_33 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_addr_33"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
:10  %input_load_32 = load i32* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader7:0  %i_1 = phi i4 [ %i_7, %6 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4">
<![CDATA[
.preheader7:1  %tmp_883 = trunc i4 %i_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_883"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:2  %exitcond4 = icmp eq i4 %i_1, -7

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4  %i_7 = add i4 1, %i_1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %exitcond4, label %7, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_758 = zext i4 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_34 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 %tmp_758

]]></Node>
<StgValue><ssdm name="input_addr_34"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
:2  %input_load_35 = load i32* %input_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
:0  %input_load_33 = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
:9  %input_load_34 = load i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
:2  %input_load_35 = load i32* %input_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_886 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %input_load_35, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_886"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %mask_4 = select i1 %tmp_886, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="mask_4"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_759 = and i32 %input_load_35, %mask_4

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_883, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_387 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_759, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:2  %p_shl3 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_387, i26 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_765 = sub i32 %input_load_35, %p_shl3

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store i32 %tmp_765, i32* %input_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="4">
<![CDATA[
:5  %tmp_766 = zext i4 %i_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr_35 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 %tmp_766

]]></Node>
<StgValue><ssdm name="input_addr_35"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
:7  %input_load_36 = load i32* %input_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_load_36"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_389 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_759, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:2  %p_shl = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %tmp_389, i25 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_761 = sub i32 %input_load_35, %p_shl

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store i32 %tmp_761, i32* %input_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
:5  %tmp_762 = zext i4 %i_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr_36 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 %tmp_762

]]></Node>
<StgValue><ssdm name="input_addr_36"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
:7  %input_load_37 = load i32* %input_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_load_37"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="6">
<![CDATA[
:1  %tmp_764 = sext i6 %tmp_387 to i32

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
:7  %input_load_36 = load i32* %input_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_load_36"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_767 = add nsw i32 %input_load_36, %tmp_764

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %tmp_767, i32* %input_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
:1  %tmp_760 = sext i7 %tmp_389 to i32

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
:7  %input_load_37 = load i32* %input_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_load_37"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_763 = add nsw i32 %input_load_37, %tmp_760

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %tmp_763, i32* %input_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
:0  %input_load_33 = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_885 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %input_load_33, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_885"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %mask_3 = select i1 %tmp_885, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="mask_3"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_754 = and i32 %input_load_33, %mask_3

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_383 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_754, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="7">
<![CDATA[
:5  %tmp_935_cast = sext i7 %tmp_383 to i13

]]></Node>
<StgValue><ssdm name="tmp_935_cast"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:6  %p_shl2 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %tmp_383, i25 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_755 = sub i32 %input_load_33, %p_shl2

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_755, i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
:9  %input_load_34 = load i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %tmp_756 = mul i13 19, %tmp_935_cast

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="13">
<![CDATA[
:11  %tmp_937_cast = sext i13 %tmp_756 to i32

]]></Node>
<StgValue><ssdm name="tmp_937_cast"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_757 = add i32 %input_load_34, %tmp_937_cast

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:13  store i32 %tmp_757, i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
:0  %input_load = load i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_882 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %input_load, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_882"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %mask = select i1 %tmp_882, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = and i32 %input_load, %mask

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_379 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_s, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
:5  %tmp_751 = sext i6 %tmp_379 to i32

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:6  %p_shl1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_379, i26 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_752 = sub i32 %input_load, %p_shl1

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_752, i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
:10  %input_load_32 = load i32* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_753 = add nsw i32 %input_load_32, %tmp_751

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:12  store i32 %tmp_753, i32* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %a_assign = phi i32 [ %tmp_752, %8 ], [ %tmp_772, %14 ]

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %j_1 = phi i2 [ 0, %8 ], [ %j_3, %14 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond3 = icmp eq i2 %j_1, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j_3 = add i2 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %15, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %a_assign_1 = add nsw i32 -67108845, %a_assign

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %tmp_884 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_assign_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_884"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %mask_2 = xor i1 %tmp_884, true

]]></Node>
<StgValue><ssdm name="mask_2"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %mask_2_cast = select i1 %mask_2, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="mask_2_cast"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i4 [ %i_9, %13 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="4">
<![CDATA[
.preheader:1  %tmp_887 = trunc i4 %i_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_887"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %exitcond2 = icmp eq i4 %i_2, -7

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %i_9 = add i4 1, %i_2

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond2, label %14, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_773 = zext i4 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_37 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 %tmp_773

]]></Node>
<StgValue><ssdm name="input_addr_37"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
:2  %input_load_40 = load i32* %input_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_load_40"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
:0  %input_load_38 = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load_38"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4">
<![CDATA[
:8  %input_load_39 = load i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name="input_load_39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="172" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
:2  %input_load_40 = load i32* %input_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_load_40"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="32">
<![CDATA[
:3  %tmp_904 = trunc i32 %input_load_40 to i26

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="32">
<![CDATA[
:4  %tmp_905 = trunc i32 %input_load_40 to i25

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_887, label %11, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_393 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %input_load_40, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="26">
<![CDATA[
:2  %tmp_964_cast = zext i26 %tmp_904 to i32

]]></Node>
<StgValue><ssdm name="tmp_964_cast"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3  store i32 %tmp_964_cast, i32* %input_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_776 = zext i4 %i_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr_39 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 %tmp_776

]]></Node>
<StgValue><ssdm name="input_addr_39"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="4">
<![CDATA[
:6  %input_load_42 = load i32* %input_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_load_42"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_395 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %input_load_40, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="25">
<![CDATA[
:2  %tmp_968_cast = zext i25 %tmp_905 to i32

]]></Node>
<StgValue><ssdm name="tmp_968_cast"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3  store i32 %tmp_968_cast, i32* %input_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_774 = zext i4 %i_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr_40 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 %tmp_774

]]></Node>
<StgValue><ssdm name="input_addr_40"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="4">
<![CDATA[
:6  %input_load_43 = load i32* %input_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_load_43"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6">
<![CDATA[
:1  %carry_1 = sext i6 %tmp_393 to i32

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="4">
<![CDATA[
:6  %input_load_42 = load i32* %input_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_load_42"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_777 = add nsw i32 %input_load_42, %carry_1

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_777, i32* %input_addr_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="7">
<![CDATA[
:1  %carry = sext i7 %tmp_395 to i32

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="4">
<![CDATA[
:6  %input_load_43 = load i32* %input_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_load_43"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_775 = add nsw i32 %input_load_43, %carry

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_775, i32* %input_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="199" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
:0  %input_load_38 = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load_38"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="25" op_0_bw="32">
<![CDATA[
:1  %tmp_903 = trunc i32 %input_load_38 to i25

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_391 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %input_load_38, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="7">
<![CDATA[
:3  %carry_cast = sext i7 %tmp_391 to i13

]]></Node>
<StgValue><ssdm name="carry_cast"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="25">
<![CDATA[
:4  %tmp_954_cast = zext i25 %tmp_903 to i32

]]></Node>
<StgValue><ssdm name="tmp_954_cast"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_954_cast, i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %tmp_771 = mul i13 19, %carry_cast

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="13">
<![CDATA[
:7  %tmp_955_cast = sext i13 %tmp_771 to i32

]]></Node>
<StgValue><ssdm name="tmp_955_cast"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4">
<![CDATA[
:8  %input_load_39 = load i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name="input_load_39"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_772 = add nsw i32 %tmp_955_cast, %input_load_39

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store i32 %tmp_772, i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_3 = phi i4 [ 1, %15 ], [ %i_8, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %mask4 = phi i32 [ %mask_2_cast, %15 ], [ %mask_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="mask4"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond1 = icmp eq i4 %i_3, -6

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %17, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:0  %tmp_770 = zext i4 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %input_addr_38 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 %tmp_770

]]></Node>
<StgValue><ssdm name="input_addr_38"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:2  %input_load_41 = load i32* %input_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_load_41"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="26" op_0_bw="32">
<![CDATA[
:0  %tmp_888 = trunc i32 %mask4 to i26

]]></Node>
<StgValue><ssdm name="tmp_888"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_597 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %mask4, i32 5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_598 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %mask4, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32">
<![CDATA[
:3  %tmp_889 = trunc i32 %mask4 to i1

]]></Node>
<StgValue><ssdm name="tmp_889"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="26" op_0_bw="26" op_1_bw="21" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="1">
<![CDATA[
:4  %tmp_768 = call i26 @_ssdm_op_BitConcatenate.i26.i21.i1.i2.i1.i1(i21 %tmp_597, i1 false, i2 %tmp_598, i1 false, i1 %tmp_889)

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="26">
<![CDATA[
:5  %tmp_953_cast = zext i26 %tmp_768 to i32

]]></Node>
<StgValue><ssdm name="tmp_953_cast"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_769 = sub nsw i32 %a_assign, %tmp_953_cast

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store i32 %tmp_769, i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="228" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:2  %input_load_41 = load i32* %input_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_load_41"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %a_assign_3 = xor i32 %input_load_41, -67108864

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_890 = shl i32 %a_assign_3, 16

]]></Node>
<StgValue><ssdm name="tmp_890"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %a_assign_4 = and i32 %tmp_890, %a_assign_3

]]></Node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp_891 = shl i32 %a_assign_4, 8

]]></Node>
<StgValue><ssdm name="tmp_891"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %a_assign_5 = and i32 %tmp_891, %a_assign_4

]]></Node>
<StgValue><ssdm name="a_assign_5"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_892 = shl i32 %a_assign_5, 4

]]></Node>
<StgValue><ssdm name="tmp_892"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %a_assign_6 = and i32 %tmp_892, %a_assign_5

]]></Node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_893 = shl i32 %a_assign_6, 2

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %a_assign_7 = and i32 %tmp_893, %a_assign_6

]]></Node>
<StgValue><ssdm name="a_assign_7"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_894 = shl i32 %a_assign_7, 1

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %a_assign_8 = and i32 %tmp_894, %a_assign_7

]]></Node>
<StgValue><ssdm name="a_assign_8"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %a_assign_9 = xor i32 %input_load_41, -33554432

]]></Node>
<StgValue><ssdm name="a_assign_9"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_895 = shl i32 %a_assign_9, 16

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %a_assign_s = and i32 %tmp_895, %a_assign_9

]]></Node>
<StgValue><ssdm name="a_assign_s"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_896 = shl i32 %a_assign_s, 8

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %a_assign_2 = and i32 %tmp_896, %a_assign_s

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_897 = shl i32 %a_assign_2, 4

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %a_assign_10 = and i32 %tmp_897, %a_assign_2

]]></Node>
<StgValue><ssdm name="a_assign_10"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %tmp_898 = shl i32 %a_assign_10, 2

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %a_assign_11 = and i32 %tmp_898, %a_assign_10

]]></Node>
<StgValue><ssdm name="a_assign_11"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %tmp_899 = shl i32 %a_assign_11, 1

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %a_assign_12 = and i32 %tmp_899, %a_assign_11

]]></Node>
<StgValue><ssdm name="a_assign_12"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:25  %tmp_900 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_assign_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:26  %tmp_901 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_assign_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="4">
<![CDATA[
_ifconv:27  %tmp_902 = trunc i4 %i_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:28  %tmp_612 = select i1 %tmp_902, i1 %tmp_900, i1 %tmp_901

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:29  %p_pn = select i1 %tmp_612, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_pn"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %mask_1 = and i32 %p_pn, %mask4

]]></Node>
<StgValue><ssdm name="mask_1"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:31  %i_8 = add i4 1, %i_3

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:32  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_4 = phi i4 [ 1, %17 ], [ %i_13, %19 ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond = icmp eq i4 %i_4, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %20, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_824 = zext i4 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr_48 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 %tmp_824

]]></Node>
<StgValue><ssdm name="input_addr_48"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="4">
<![CDATA[
:2  %input_load_54 = load i32* %input_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_load_54"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
:0  %input_load_44 = load i32* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_load_44"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="267" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="4">
<![CDATA[
:2  %input_load_54 = load i32* %input_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_load_54"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="4">
<![CDATA[
:3  %tmp_924 = trunc i4 %i_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
:4  %tmp_1121_pn_v = select i1 %tmp_924, i26 33554431, i26 -1

]]></Node>
<StgValue><ssdm name="tmp_1121_pn_v"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:5  %tmp_1121_pn = and i26 %tmp_888, %tmp_1121_pn_v

]]></Node>
<StgValue><ssdm name="tmp_1121_pn"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="26">
<![CDATA[
:6  %tmp_1121_pn_cast = zext i26 %tmp_1121_pn to i32

]]></Node>
<StgValue><ssdm name="tmp_1121_pn_cast"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %storemerge = sub nsw i32 %input_load_54, %tmp_1121_pn_cast

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %storemerge, i32* %input_addr_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %i_13 = add i4 1, %i_4

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="276" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="4">
<![CDATA[
:0  %input_load_44 = load i32* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_load_44"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_addr_42 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_addr_42"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="4">
<![CDATA[
:8  %input_load_46 = load i32* %input_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_load_46"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="32">
<![CDATA[
:42  %tmp_915 = trunc i32 %input_load_44 to i6

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %tmp_783 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_44, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %output_addr_160 = getelementptr [32 x i8]* %output_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_addr_160"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:48  store i8 %tmp_783, i8* %output_addr_160, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_784 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_44, i32 14, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52  %tmp_785 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_44, i32 22, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr_41 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_addr_41"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="4">
<![CDATA[
:4  %input_load_45 = load i32* %input_addr_41, align 8

]]></Node>
<StgValue><ssdm name="input_load_45"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="4">
<![CDATA[
:8  %input_load_46 = load i32* %input_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_load_46"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_addr_44 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_addr_44"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="4">
<![CDATA[
:16  %input_load_48 = load i32* %input_addr_44, align 8

]]></Node>
<StgValue><ssdm name="input_load_48"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %output_addr_161 = getelementptr [32 x i8]* %output_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_addr_161"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:51  store i8 %tmp_784, i8* %output_addr_161, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="32">
<![CDATA[
:66  %tmp_917 = trunc i32 %input_load_46 to i3

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:70  %tmp_793 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_46, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73  %tmp_794 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_46, i32 11, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76  %tmp_795 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_46, i32 19, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="296" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="4">
<![CDATA[
:4  %input_load_45 = load i32* %input_addr_41, align 8

]]></Node>
<StgValue><ssdm name="input_load_45"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="4">
<![CDATA[
:16  %input_load_48 = load i32* %input_addr_44, align 8

]]></Node>
<StgValue><ssdm name="input_load_48"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_addr_46 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_addr_46"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="4">
<![CDATA[
:24  %input_load_50 = load i32* %input_addr_46, align 16

]]></Node>
<StgValue><ssdm name="input_load_50"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %output_addr_162 = getelementptr [32 x i8]* %output_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_addr_162"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="32">
<![CDATA[
:54  %tmp_916 = trunc i32 %input_load_45 to i5

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:55  %tmp_786 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_916, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56  %tmp_787 = or i8 %tmp_786, %tmp_785

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:57  store i8 %tmp_787, i8* %output_addr_162, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58  %tmp_788 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_45, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %tmp_789 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_45, i32 13, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64  %tmp_790 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_45, i32 21, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:67  %tmp_791 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_917, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:68  %tmp_792 = or i8 %tmp_791, %tmp_790

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="32">
<![CDATA[
:103  %tmp_920 = trunc i32 %input_load_48 to i7

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:107  %tmp_806 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_48, i32 7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:110  %tmp_807 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_48, i32 15, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:113  %tmp_808 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_48, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="314" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="4">
<![CDATA[
:24  %input_load_50 = load i32* %input_addr_46, align 16

]]></Node>
<StgValue><ssdm name="input_load_50"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="4">
<![CDATA[
:31  %input_load_52 = load i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name="input_load_52"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %output_addr_163 = getelementptr [32 x i8]* %output_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_addr_163"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:60  store i8 %tmp_788, i8* %output_addr_163, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="32">
<![CDATA[
:127  %tmp_922 = trunc i32 %input_load_50 to i4

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:131  %tmp_816 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_50, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:134  %tmp_817 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_50, i32 12, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:137  %tmp_818 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_50, i32 20, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_906 = shl i32 %input_load_44, 2

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_906, i32* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="4">
<![CDATA[
:31  %input_load_52 = load i32* %input_addr_31, align 16

]]></Node>
<StgValue><ssdm name="input_load_52"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="32">
<![CDATA[
:32  %tmp_914 = trunc i32 %input_load_52 to i8

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:33  store i8 %tmp_914, i8* %output_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_778 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_52, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %tmp_779 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_52, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %tmp_780 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_52, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:43  %tmp_781 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_915, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %tmp_782 = or i8 %tmp_780, %tmp_781

]]></Node>
<StgValue><ssdm name="tmp_782"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_908 = shl i32 %input_load_46, 5

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store i32 %tmp_908, i32* %input_addr_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %output_addr_157 = getelementptr [32 x i8]* %output_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_addr_157"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:36  store i8 %tmp_778, i8* %output_addr_157, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="336" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_910 = shl i32 %input_load_48, 1

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:18  store i32 %tmp_910, i32* %input_addr_44, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %output_addr_158 = getelementptr [32 x i8]* %output_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_addr_158"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:39  store i8 %tmp_779, i8* %output_addr_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_912 = shl i32 %input_load_50, 4

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:26  store i32 %tmp_912, i32* %input_addr_46, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %output_addr_159 = getelementptr [32 x i8]* %output_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_addr_159"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:45  store i8 %tmp_782, i8* %output_addr_159, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %output_addr_164 = getelementptr [32 x i8]* %output_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_addr_164"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:63  store i8 %tmp_789, i8* %output_addr_164, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %output_addr_165 = getelementptr [32 x i8]* %output_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="output_addr_165"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:69  store i8 %tmp_792, i8* %output_addr_165, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="348" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %output_addr_166 = getelementptr [32 x i8]* %output_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="output_addr_166"/></StgValue>
</operation>

<operation id="349" st_id="29" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:72  store i8 %tmp_793, i8* %output_addr_166, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_addr_43 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_addr_43"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="4">
<![CDATA[
:12  %input_load_47 = load i32* %input_addr_43, align 16

]]></Node>
<StgValue><ssdm name="input_load_47"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %output_addr_167 = getelementptr [32 x i8]* %output_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="output_addr_167"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:75  store i8 %tmp_794, i8* %output_addr_167, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="354" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="4">
<![CDATA[
:12  %input_load_47 = load i32* %input_addr_43, align 16

]]></Node>
<StgValue><ssdm name="input_load_47"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_addr_45 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_addr_45"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="4">
<![CDATA[
:20  %input_load_49 = load i32* %input_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_load_49"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %output_addr_168 = getelementptr [32 x i8]* %output_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="output_addr_168"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="32">
<![CDATA[
:78  %tmp_918 = trunc i32 %input_load_47 to i2

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:79  %tmp_796 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_918, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:80  %tmp_797 = or i8 %tmp_796, %tmp_795

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:81  store i8 %tmp_797, i8* %output_addr_168, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82  %tmp_798 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_47, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85  %tmp_799 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_47, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88  %tmp_800 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_47, i32 18, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="365" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="4">
<![CDATA[
:20  %input_load_49 = load i32* %input_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_load_49"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="4">
<![CDATA[
:27  %input_load_51 = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load_51"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %output_addr_169 = getelementptr [32 x i8]* %output_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="output_addr_169"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:84  store i8 %tmp_798, i8* %output_addr_169, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="32">
<![CDATA[
:115  %tmp_921 = trunc i32 %input_load_49 to i5

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:116  %tmp_809 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_921, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:117  %tmp_810 = or i8 %tmp_809, %tmp_808

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="372" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:119  %tmp_811 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_49, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:122  %tmp_812 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_49, i32 13, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:125  %tmp_813 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_49, i32 21, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:128  %tmp_814 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_922, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:129  %tmp_815 = or i8 %tmp_814, %tmp_813

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="377" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="4">
<![CDATA[
:27  %input_load_51 = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load_51"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %output_addr_170 = getelementptr [32 x i8]* %output_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="output_addr_170"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:87  store i8 %tmp_799, i8* %output_addr_170, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %input_addr_47 = getelementptr inbounds [10 x i32]* %input, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_addr_47"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="4">
<![CDATA[
:92  %input_load_53 = load i32* %input_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_load_53"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="32">
<![CDATA[
:139  %tmp_923 = trunc i32 %input_load_51 to i2

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:140  %tmp_819 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_923, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:141  %tmp_820 = or i8 %tmp_819, %tmp_818

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:143  %tmp_821 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_51, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="386" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:146  %tmp_822 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_51, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:149  %tmp_823 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_51, i32 18, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="388" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_907 = shl i32 %input_load_45, 3

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="389" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %tmp_907, i32* %input_addr_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %output_addr_171 = getelementptr [32 x i8]* %output_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="output_addr_171"/></StgValue>
</operation>

<operation id="391" st_id="34" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:90  store i8 %tmp_800, i8* %output_addr_171, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="4">
<![CDATA[
:92  %input_load_53 = load i32* %input_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_load_53"/></StgValue>
</operation>

<operation id="393" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="32">
<![CDATA[
:93  %tmp_919 = trunc i32 %input_load_53 to i8

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="394" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:95  %tmp_801 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_53, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:98  %tmp_802 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_53, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:101  %tmp_803 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_53, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="397" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:104  %tmp_804 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_920, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="398" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:105  %tmp_805 = or i8 %tmp_803, %tmp_804

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="399" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_909 = shl i32 %input_load_47, 6

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:14  store i32 %tmp_909, i32* %input_addr_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %output_addr_156 = getelementptr [32 x i8]* %output_r, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="output_addr_156"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:94  store i8 %tmp_919, i8* %output_addr_156, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="403" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_911 = shl i32 %input_load_49, 3

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="404" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:22  store i32 %tmp_911, i32* %input_addr_45, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %output_addr_172 = getelementptr [32 x i8]* %output_r, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="output_addr_172"/></StgValue>
</operation>

<operation id="406" st_id="36" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:97  store i8 %tmp_801, i8* %output_addr_172, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="407" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_913 = shl i32 %input_load_51, 6

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="408" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:29  store i32 %tmp_913, i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %output_addr_173 = getelementptr [32 x i8]* %output_r, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="output_addr_173"/></StgValue>
</operation>

<operation id="410" st_id="37" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:100  store i8 %tmp_802, i8* %output_addr_173, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="411" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %output_addr_174 = getelementptr [32 x i8]* %output_r, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="output_addr_174"/></StgValue>
</operation>

<operation id="412" st_id="38" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:106  store i8 %tmp_805, i8* %output_addr_174, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="413" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %output_addr_175 = getelementptr [32 x i8]* %output_r, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="output_addr_175"/></StgValue>
</operation>

<operation id="414" st_id="39" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:109  store i8 %tmp_806, i8* %output_addr_175, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="415" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %output_addr_176 = getelementptr [32 x i8]* %output_r, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="output_addr_176"/></StgValue>
</operation>

<operation id="416" st_id="40" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:112  store i8 %tmp_807, i8* %output_addr_176, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="417" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %output_addr_177 = getelementptr [32 x i8]* %output_r, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="output_addr_177"/></StgValue>
</operation>

<operation id="418" st_id="41" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:118  store i8 %tmp_810, i8* %output_addr_177, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="419" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %output_addr_178 = getelementptr [32 x i8]* %output_r, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="output_addr_178"/></StgValue>
</operation>

<operation id="420" st_id="42" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:121  store i8 %tmp_811, i8* %output_addr_178, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="421" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %output_addr_179 = getelementptr [32 x i8]* %output_r, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="output_addr_179"/></StgValue>
</operation>

<operation id="422" st_id="43" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:124  store i8 %tmp_812, i8* %output_addr_179, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="423" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %output_addr_180 = getelementptr [32 x i8]* %output_r, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="output_addr_180"/></StgValue>
</operation>

<operation id="424" st_id="44" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:130  store i8 %tmp_815, i8* %output_addr_180, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="425" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %output_addr_181 = getelementptr [32 x i8]* %output_r, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="output_addr_181"/></StgValue>
</operation>

<operation id="426" st_id="45" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:133  store i8 %tmp_816, i8* %output_addr_181, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="427" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %output_addr_182 = getelementptr [32 x i8]* %output_r, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="output_addr_182"/></StgValue>
</operation>

<operation id="428" st_id="46" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:136  store i8 %tmp_817, i8* %output_addr_182, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="429" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %output_addr_183 = getelementptr [32 x i8]* %output_r, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="output_addr_183"/></StgValue>
</operation>

<operation id="430" st_id="47" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:142  store i8 %tmp_820, i8* %output_addr_183, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="431" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %output_addr_184 = getelementptr [32 x i8]* %output_r, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="output_addr_184"/></StgValue>
</operation>

<operation id="432" st_id="48" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:145  store i8 %tmp_821, i8* %output_addr_184, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="433" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %output_addr_185 = getelementptr [32 x i8]* %output_r, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="output_addr_185"/></StgValue>
</operation>

<operation id="434" st_id="49" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:148  store i8 %tmp_822, i8* %output_addr_185, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="435" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %output_addr_186 = getelementptr [32 x i8]* %output_r, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="output_addr_186"/></StgValue>
</operation>

<operation id="436" st_id="50" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:151  store i8 %tmp_823, i8* %output_addr_186, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0">
<![CDATA[
:152  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
