//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Mon Apr 21 10:34:17 2025

//Source file index table:
//file0 "\C:/Tupao/GowinFPGA/GowinProjects/Data_acquisition_expansion_3/src/ADC_module.v"
//file1 "\C:/Tupao/GowinFPGA/GowinProjects/Data_acquisition_expansion_3/src/Neo_PSRAM.v"
//file2 "\C:/Tupao/GowinFPGA/GowinProjects/Data_acquisition_expansion_3/src/Neo_TOP.v"
//file3 "\C:/Tupao/GowinFPGA/GowinProjects/Data_acquisition_expansion_3/src/Sync_Debouncer.v"
//file4 "\C:/Tupao/GowinFPGA/GowinProjects/Data_acquisition_expansion_3/src/UART.v"
//file5 "\C:/Tupao/GowinFPGA/GowinProjects/Data_acquisition_expansion_3/src/fifo_adc.v"
//file6 "\C:/Tupao/GowinFPGA/GowinProjects/Data_acquisition_expansion_3/src/gowin_rpll/gowin_rpll.v"
//file7 "\C:/Tupao/GowinFPGA/GowinProjects/Data_acquisition_expansion_3/src/gowin_rpll_27_to_84.v"
//file8 "\C:/Tupao/GowinFPGA/GowinProjects/Data_acquisition_expansion_3/src/ping_pong_buffer.v"
`timescale 100 ps/100 ps
module gowin_rpll (
  sys_clk_d,
  clk_PSRAM,
  clk_ADC_d
)
;
input sys_clk_d;
output clk_PSRAM;
output clk_ADC_d;
wire clkoutp_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk_PSRAM),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clk_ADC_d),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(sys_clk_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1NZ-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=6;
defparam rpll_inst.FBDIV_SEL=19;
defparam rpll_inst.FCLKIN="27";
defparam rpll_inst.IDIV_SEL=8;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* gowin_rpll */
module memory_driver (
  qpi_on_Z,
  quad_start_mcu,
  spi_start,
  n139_5,
  burst_mode,
  stop_acquisition,
  fifo_empty,
  clk_PSRAM,
  address,
  read_write,
  step,
  fifo_rd_Z,
  next_write_Z,
  prev_ended,
  ended,
  mem_ce_d,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n500_18,
  n352_14,
  n512_7,
  n29_8,
  n41_6,
  address_reg
)
;
input qpi_on_Z;
input quad_start_mcu;
input spi_start;
input n139_5;
input burst_mode;
input stop_acquisition;
input fifo_empty;
input clk_PSRAM;
input [22:1] address;
input [1:0] read_write;
input [2:0] step;
output fifo_rd_Z;
output next_write_Z;
output prev_ended;
output ended;
output mem_ce_d;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n500_18;
output n352_14;
output n512_7;
output n29_8;
output n41_6;
output [22:1] address_reg;
wire n410_4;
wire n411_4;
wire n412_4;
wire n413_4;
wire n414_4;
wire n415_4;
wire n389_3;
wire n512_3;
wire reading_8;
wire writing_8;
wire burst_counter_6_8;
wire n500_15;
wire n500_17;
wire n540_14;
wire n580_14;
wire n352_13;
wire n237_14;
wire n239_12;
wire n241_12;
wire n243_12;
wire n245_12;
wire n247_12;
wire n249_12;
wire n354_10;
wire n409_7;
wire n409_9;
wire n212_5;
wire n212_6;
wire n410_5;
wire n411_5;
wire n413_5;
wire n413_6;
wire n413_7;
wire n389_4;
wire n495_4;
wire n512_4;
wire n512_5;
wire n512_6;
wire mem_sio_0_6;
wire mem_sio_0_7;
wire mem_sio_0_8;
wire n416_5;
wire reading_9;
wire writing_9;
wire burst_counter_6_9;
wire burst_counter_6_10;
wire n500_19;
wire n500_20;
wire n540_15;
wire n580_16;
wire n580_17;
wire n237_15;
wire n239_13;
wire n243_13;
wire n409_10;
wire n389_5;
wire n389_6;
wire n512_8;
wire reading_10;
wire burst_counter_6_11;
wire burst_counter_6_12;
wire n500_21;
wire n540_16;
wire n540_17;
wire n580_18;
wire n580_19;
wire n389_7;
wire n389_8;
wire n389_9;
wire burst_counter_6_13;
wire n540_18;
wire n389_10;
wire n389_11;
wire n389_12;
wire n416_7;
wire n392_6;
wire n495_6;
wire n580_21;
wire n212_8;
wire n414_7;
wire n473_3;
wire n474_3;
wire n475_3;
wire n513_3;
wire reading;
wire writing;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire [6:0] burst_counter;
wire VCC;
wire GND;
  LUT3 n410_s1 (
    .F(n410_4),
    .I0(n410_5),
    .I1(counter[5]),
    .I2(qpi_on_Z) 
);
defparam n410_s1.INIT=8'h60;
  LUT4 n411_s1 (
    .F(n411_4),
    .I0(counter[3]),
    .I1(n411_5),
    .I2(n409_9),
    .I3(counter[4]) 
);
defparam n411_s1.INIT=16'h0708;
  LUT3 n412_s1 (
    .F(n412_4),
    .I0(n409_9),
    .I1(counter[3]),
    .I2(n411_5) 
);
defparam n412_s1.INIT=8'h14;
  LUT4 n413_s1 (
    .F(n413_4),
    .I0(n413_5),
    .I1(n413_6),
    .I2(n409_9),
    .I3(n413_7) 
);
defparam n413_s1.INIT=16'h0700;
  LUT4 n414_s1 (
    .F(n414_4),
    .I0(mem_ce_d),
    .I1(counter[0]),
    .I2(n414_7),
    .I3(counter[1]) 
);
defparam n414_s1.INIT=16'h0B04;
  LUT3 n415_s1 (
    .F(n415_4),
    .I0(n409_9),
    .I1(mem_ce_d),
    .I2(counter[0]) 
);
defparam n415_s1.INIT=8'h41;
  LUT3 n389_s0 (
    .F(n389_3),
    .I0(n389_4),
    .I1(n495_6),
    .I2(mem_sio_reg[0]) 
);
defparam n389_s0.INIT=8'h74;
  LUT4 n512_s0 (
    .F(n512_3),
    .I0(n512_4),
    .I1(n512_5),
    .I2(n512_6),
    .I3(n392_6) 
);
defparam n512_s0.INIT=16'h00F4;
  LUT3 mem_ce_d_s (
    .F(mem_ce_d),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam mem_ce_d_s.INIT=8'h10;
  LUT4 mem_sio_0_s2 (
    .F(mem_sio_0_5),
    .I0(mem_sio_0_6),
    .I1(mem_sio_0_7),
    .I2(mem_sio_0_8),
    .I3(n139_5) 
);
defparam mem_sio_0_s2.INIT=16'h00EF;
  LUT3 reading_s4 (
    .F(reading_8),
    .I0(n500_15),
    .I1(reading_9),
    .I2(n392_6) 
);
defparam reading_s4.INIT=8'h0E;
  LUT3 writing_s4 (
    .F(writing_8),
    .I0(n392_6),
    .I1(n352_13),
    .I2(writing_9) 
);
defparam writing_s4.INIT=8'hF4;
  LUT4 burst_counter_6_s4 (
    .F(burst_counter_6_8),
    .I0(n416_7),
    .I1(burst_counter_6_9),
    .I2(burst_counter_6_10),
    .I3(counter[1]) 
);
defparam burst_counter_6_s4.INIT=16'h1000;
  LUT4 n500_s11 (
    .F(n500_15),
    .I0(counter[2]),
    .I1(n212_5),
    .I2(n512_5),
    .I3(n500_18) 
);
defparam n500_s11.INIT=16'h4000;
  LUT4 n500_s12 (
    .F(n500_17),
    .I0(n500_19),
    .I1(n500_20),
    .I2(counter[2]),
    .I3(n512_5) 
);
defparam n500_s12.INIT=16'h5300;
  LUT3 n540_s10 (
    .F(n540_14),
    .I0(n512_5),
    .I1(n540_15),
    .I2(n500_15) 
);
defparam n540_s10.INIT=8'hF2;
  LUT4 n580_s10 (
    .F(n580_14),
    .I0(n580_21),
    .I1(n580_16),
    .I2(n580_17),
    .I3(n512_5) 
);
defparam n580_s10.INIT=16'hFE00;
  LUT4 n352_s9 (
    .F(n352_13),
    .I0(counter[2]),
    .I1(n212_5),
    .I2(n512_5),
    .I3(n352_14) 
);
defparam n352_s9.INIT=16'h4000;
  LUT3 n237_s10 (
    .F(n237_14),
    .I0(n237_15),
    .I1(burst_counter[6]),
    .I2(n413_5) 
);
defparam n237_s10.INIT=8'h60;
  LUT4 n239_s8 (
    .F(n239_12),
    .I0(burst_counter[4]),
    .I1(n239_13),
    .I2(burst_counter[5]),
    .I3(n413_5) 
);
defparam n239_s8.INIT=16'h7800;
  LUT3 n241_s8 (
    .F(n241_12),
    .I0(burst_counter[4]),
    .I1(n239_13),
    .I2(n413_5) 
);
defparam n241_s8.INIT=8'h60;
  LUT3 n243_s8 (
    .F(n243_12),
    .I0(n243_13),
    .I1(burst_counter[3]),
    .I2(n413_5) 
);
defparam n243_s8.INIT=8'h60;
  LUT4 n245_s8 (
    .F(n245_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(n413_5) 
);
defparam n245_s8.INIT=16'h7800;
  LUT3 n247_s8 (
    .F(n247_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(n413_5) 
);
defparam n247_s8.INIT=8'h60;
  LUT2 n249_s8 (
    .F(n249_12),
    .I0(burst_counter[0]),
    .I1(n413_5) 
);
defparam n249_s8.INIT=4'h4;
  LUT4 n354_s5 (
    .F(n354_10),
    .I0(n416_5),
    .I1(burst_counter_6_9),
    .I2(burst_mode),
    .I3(n352_13) 
);
defparam n354_s5.INIT=16'hF888;
  LUT3 n409_s3 (
    .F(n409_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(n409_9) 
);
defparam n409_s3.INIT=8'hFE;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n139_5),
    .I1(n475_3),
    .I2(n513_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n139_5),
    .I1(n474_3),
    .I2(n513_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n139_5),
    .I1(n473_3),
    .I2(n513_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT4 n409_s4 (
    .F(n409_9),
    .I0(n512_5),
    .I1(qpi_on_Z),
    .I2(n409_10),
    .I3(n413_6) 
);
defparam n409_s4.INIT=16'h1F11;
  LUT2 n212_s2 (
    .F(n212_5),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n212_s2.INIT=4'h1;
  LUT4 n212_s3 (
    .F(n212_6),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n212_s3.INIT=16'h0100;
  LUT3 n410_s2 (
    .F(n410_5),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(n411_5) 
);
defparam n410_s2.INIT=8'h80;
  LUT4 n411_s2 (
    .F(n411_5),
    .I0(mem_ce_d),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n411_s2.INIT=16'h4000;
  LUT4 n413_s2 (
    .F(n413_5),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(fifo_rd_Z),
    .I3(n212_6) 
);
defparam n413_s2.INIT=16'h8000;
  LUT4 n413_s3 (
    .F(n413_6),
    .I0(n512_5),
    .I1(n416_5),
    .I2(reading_9),
    .I3(n392_6) 
);
defparam n413_s3.INIT=16'h00F4;
  LUT4 n413_s4 (
    .F(n413_7),
    .I0(mem_ce_d),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n413_s4.INIT=16'hBF40;
  LUT4 n389_s1 (
    .F(n389_4),
    .I0(n389_5),
    .I1(n389_6),
    .I2(qpi_on_Z),
    .I3(n512_5) 
);
defparam n389_s1.INIT=16'h8CCF;
  LUT4 n495_s1 (
    .F(n495_4),
    .I0(n512_4),
    .I1(n512_5),
    .I2(n512_6),
    .I3(qpi_on_Z) 
);
defparam n495_s1.INIT=16'h0B33;
  LUT4 n512_s1 (
    .F(n512_4),
    .I0(n512_7),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n512_s1.INIT=16'h000E;
  LUT3 n512_s2 (
    .F(n512_5),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n512_s2.INIT=8'h01;
  LUT4 n512_s3 (
    .F(n512_6),
    .I0(n212_6),
    .I1(n512_8),
    .I2(reading),
    .I3(writing) 
);
defparam n512_s3.INIT=16'hCEC0;
  LUT4 mem_sio_0_s3 (
    .F(mem_sio_0_6),
    .I0(counter[2]),
    .I1(n212_5),
    .I2(n352_14),
    .I3(counter[3]) 
);
defparam mem_sio_0_s3.INIT=16'h2B00;
  LUT4 mem_sio_0_s4 (
    .F(mem_sio_0_7),
    .I0(mem_ce_d),
    .I1(read_write[0]),
    .I2(spi_start),
    .I3(read_write[1]) 
);
defparam mem_sio_0_s4.INIT=16'h0C0B;
  LUT2 mem_sio_0_s5 (
    .F(mem_sio_0_8),
    .I0(counter[5]),
    .I1(counter[4]) 
);
defparam mem_sio_0_s5.INIT=4'h1;
  LUT2 n416_s2 (
    .F(n416_5),
    .I0(reading),
    .I1(writing) 
);
defparam n416_s2.INIT=4'h4;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(counter[5]),
    .I1(reading_10),
    .I2(counter[4]),
    .I3(n212_5) 
);
defparam reading_s5.INIT=16'h4000;
  LUT4 writing_s5 (
    .F(writing_9),
    .I0(n416_7),
    .I1(n212_5),
    .I2(mem_sio_0_8),
    .I3(counter[2]) 
);
defparam writing_s5.INIT=16'h4000;
  LUT4 burst_counter_6_s5 (
    .F(burst_counter_6_9),
    .I0(stop_acquisition),
    .I1(fifo_empty),
    .I2(burst_counter_6_11),
    .I3(burst_counter_6_12) 
);
defparam burst_counter_6_s5.INIT=16'h0100;
  LUT3 burst_counter_6_s6 (
    .F(burst_counter_6_10),
    .I0(fifo_rd_Z),
    .I1(counter[0]),
    .I2(n212_6) 
);
defparam burst_counter_6_s6.INIT=8'hB0;
  LUT2 n500_s13 (
    .F(n500_18),
    .I0(read_write[0]),
    .I1(read_write[1]) 
);
defparam n500_s13.INIT=4'h4;
  LUT4 n500_s14 (
    .F(n500_19),
    .I0(address_reg[11]),
    .I1(address_reg[3]),
    .I2(counter[0]),
    .I3(n500_21) 
);
defparam n500_s14.INIT=16'h5F30;
  LUT4 n500_s15 (
    .F(n500_20),
    .I0(address_reg[19]),
    .I1(n500_18),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n500_s15.INIT=16'h50F3;
  LUT3 n540_s11 (
    .F(n540_15),
    .I0(n540_16),
    .I1(n540_17),
    .I2(counter[2]) 
);
defparam n540_s11.INIT=8'hC5;
  LUT4 n580_s12 (
    .F(n580_16),
    .I0(address_reg[5]),
    .I1(counter[0]),
    .I2(n580_18),
    .I3(counter[2]) 
);
defparam n580_s12.INIT=16'hC200;
  LUT4 n580_s13 (
    .F(n580_17),
    .I0(reading),
    .I1(n580_19),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n580_s13.INIT=16'h0C0B;
  LUT2 n352_s10 (
    .F(n352_14),
    .I0(read_write[1]),
    .I1(read_write[0]) 
);
defparam n352_s10.INIT=4'h4;
  LUT3 n237_s11 (
    .F(n237_15),
    .I0(burst_counter[4]),
    .I1(burst_counter[5]),
    .I2(n239_13) 
);
defparam n237_s11.INIT=8'h80;
  LUT4 n239_s9 (
    .F(n239_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(burst_counter[3]) 
);
defparam n239_s9.INIT=16'h8000;
  LUT3 n243_s9 (
    .F(n243_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam n243_s9.INIT=8'h80;
  LUT4 n409_s5 (
    .F(n409_10),
    .I0(counter[2]),
    .I1(n212_5),
    .I2(mem_sio_0_8),
    .I3(reading) 
);
defparam n409_s5.INIT=16'h007F;
  LUT3 n389_s2 (
    .F(n389_5),
    .I0(n389_7),
    .I1(n389_8),
    .I2(counter[2]) 
);
defparam n389_s2.INIT=8'hCA;
  LUT4 n389_s3 (
    .F(n389_6),
    .I0(step[2]),
    .I1(n389_9),
    .I2(n352_13),
    .I3(qpi_on_Z) 
);
defparam n389_s3.INIT=16'h0FEE;
  LUT2 n512_s4 (
    .F(n512_7),
    .I0(read_write[0]),
    .I1(read_write[1]) 
);
defparam n512_s4.INIT=4'h9;
  LUT4 n512_s5 (
    .F(n512_8),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]),
    .I3(counter[0]) 
);
defparam n512_s5.INIT=16'h0100;
  LUT3 reading_s6 (
    .F(reading_10),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(reading) 
);
defparam reading_s6.INIT=8'h40;
  LUT4 burst_counter_6_s7 (
    .F(burst_counter_6_11),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter_6_13),
    .I3(burst_counter[2]) 
);
defparam burst_counter_6_s7.INIT=16'h1000;
  LUT3 burst_counter_6_s8 (
    .F(burst_counter_6_12),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(n212_6) 
);
defparam burst_counter_6_s8.INIT=8'h40;
  LUT4 n500_s16 (
    .F(n500_21),
    .I0(address_reg[15]),
    .I1(address_reg[7]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n500_s16.INIT=16'h03F5;
  LUT4 n540_s12 (
    .F(n540_16),
    .I0(address_reg[22]),
    .I1(address_reg[18]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n540_s12.INIT=16'hCA00;
  LUT4 n540_s13 (
    .F(n540_17),
    .I0(address_reg[10]),
    .I1(address_reg[2]),
    .I2(counter[0]),
    .I3(n540_18) 
);
defparam n540_s13.INIT=16'h5F30;
  LUT4 n580_s14 (
    .F(n580_18),
    .I0(address_reg[9]),
    .I1(address_reg[1]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n580_s14.INIT=16'hC0AF;
  LUT4 n580_s15 (
    .F(n580_19),
    .I0(address_reg[17]),
    .I1(address_reg[21]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n580_s15.INIT=16'hAFC0;
  LUT4 n389_s4 (
    .F(n389_7),
    .I0(address_reg[20]),
    .I1(n389_10),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n389_s4.INIT=16'hC53F;
  LUT4 n389_s5 (
    .F(n389_8),
    .I0(counter[1]),
    .I1(address_reg[8]),
    .I2(n389_11),
    .I3(counter[0]) 
);
defparam n389_s5.INIT=16'hBBF0;
  LUT4 n389_s6 (
    .F(n389_9),
    .I0(step[0]),
    .I1(n389_12),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n389_s6.INIT=16'h3DDB;
  LUT4 burst_counter_6_s9 (
    .F(burst_counter_6_13),
    .I0(burst_counter[3]),
    .I1(burst_counter[4]),
    .I2(burst_counter[5]),
    .I3(burst_counter[6]) 
);
defparam burst_counter_6_s9.INIT=16'h4000;
  LUT4 n540_s14 (
    .F(n540_18),
    .I0(address_reg[14]),
    .I1(address_reg[6]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n540_s14.INIT=16'h03F5;
  LUT3 n389_s7 (
    .F(n389_10),
    .I0(reading),
    .I1(address_reg[16]),
    .I2(counter[1]) 
);
defparam n389_s7.INIT=8'h3A;
  LUT3 n389_s8 (
    .F(n389_11),
    .I0(address_reg[12]),
    .I1(address_reg[4]),
    .I2(counter[1]) 
);
defparam n389_s8.INIT=8'h35;
  LUT4 n389_s9 (
    .F(n389_12),
    .I0(step[1]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n389_s9.INIT=16'h8AA2;
  LUT4 n416_s3 (
    .F(n416_7),
    .I0(n512_5),
    .I1(n392_6),
    .I2(reading),
    .I3(writing) 
);
defparam n416_s3.INIT=16'hFEFF;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n392_s2.INIT=16'h10FF;
  LUT4 n495_s2 (
    .F(n495_6),
    .I0(n495_4),
    .I1(quad_start_mcu),
    .I2(spi_start),
    .I3(ended) 
);
defparam n495_s2.INIT=16'h5455;
  LUT3 n580_s16 (
    .F(n580_21),
    .I0(address_reg[13]),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n580_s16.INIT=8'h02;
  LUT3 n212_s4 (
    .F(n212_8),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n212_6) 
);
defparam n212_s4.INIT=8'h10;
  LUT4 n414_s3 (
    .F(n414_7),
    .I0(qpi_on_Z),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n414_s3.INIT=16'h5554;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  DFF address_reg_22_s0 (
    .Q(address_reg[22]),
    .D(address[22]),
    .CLK(n41_6) 
);
  DFF address_reg_21_s0 (
    .Q(address_reg[21]),
    .D(address[21]),
    .CLK(n41_6) 
);
  DFF address_reg_20_s0 (
    .Q(address_reg[20]),
    .D(address[20]),
    .CLK(n41_6) 
);
  DFF address_reg_19_s0 (
    .Q(address_reg[19]),
    .D(address[19]),
    .CLK(n41_6) 
);
  DFF address_reg_18_s0 (
    .Q(address_reg[18]),
    .D(address[18]),
    .CLK(n41_6) 
);
  DFF address_reg_17_s0 (
    .Q(address_reg[17]),
    .D(address[17]),
    .CLK(n41_6) 
);
  DFF address_reg_16_s0 (
    .Q(address_reg[16]),
    .D(address[16]),
    .CLK(n41_6) 
);
  DFF address_reg_15_s0 (
    .Q(address_reg[15]),
    .D(address[15]),
    .CLK(n41_6) 
);
  DFF address_reg_14_s0 (
    .Q(address_reg[14]),
    .D(address[14]),
    .CLK(n41_6) 
);
  DFF address_reg_13_s0 (
    .Q(address_reg[13]),
    .D(address[13]),
    .CLK(n41_6) 
);
  DFF address_reg_12_s0 (
    .Q(address_reg[12]),
    .D(address[12]),
    .CLK(n41_6) 
);
  DFF address_reg_11_s0 (
    .Q(address_reg[11]),
    .D(address[11]),
    .CLK(n41_6) 
);
  DFF address_reg_10_s0 (
    .Q(address_reg[10]),
    .D(address[10]),
    .CLK(n41_6) 
);
  DFF address_reg_9_s0 (
    .Q(address_reg[9]),
    .D(address[9]),
    .CLK(n41_6) 
);
  DFF address_reg_8_s0 (
    .Q(address_reg[8]),
    .D(address[8]),
    .CLK(n41_6) 
);
  DFF address_reg_7_s0 (
    .Q(address_reg[7]),
    .D(address[7]),
    .CLK(n41_6) 
);
  DFF address_reg_6_s0 (
    .Q(address_reg[6]),
    .D(address[6]),
    .CLK(n41_6) 
);
  DFF address_reg_5_s0 (
    .Q(address_reg[5]),
    .D(address[5]),
    .CLK(n41_6) 
);
  DFF address_reg_4_s0 (
    .Q(address_reg[4]),
    .D(address[4]),
    .CLK(n41_6) 
);
  DFF address_reg_3_s0 (
    .Q(address_reg[3]),
    .D(address[3]),
    .CLK(n41_6) 
);
  DFF address_reg_2_s0 (
    .Q(address_reg[2]),
    .D(address[2]),
    .CLK(n41_6) 
);
  DFF address_reg_1_s0 (
    .Q(address_reg[1]),
    .D(address[1]),
    .CLK(n41_6) 
);
  DFFR fifo_rd_s0 (
    .Q(fifo_rd_Z),
    .D(n354_10),
    .CLK(n41_6),
    .RESET(n392_6) 
);
  DFFR next_write_s0 (
    .Q(next_write_Z),
    .D(n212_8),
    .CLK(n41_6),
    .RESET(n416_7) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n410_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n411_4),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n412_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n413_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n414_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n415_4),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n473_s0 (
    .Q(n473_3),
    .D(n500_17),
    .CLK(n41_6),
    .CE(n495_6) 
);
  DFFE n474_s0 (
    .Q(n474_3),
    .D(n540_14),
    .CLK(n41_6),
    .CE(n495_6) 
);
  DFFE n475_s0 (
    .Q(n475_3),
    .D(n580_14),
    .CLK(n41_6),
    .CE(n495_6) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n389_3),
    .CLK(n41_6) 
);
  DFFE n513_s0 (
    .Q(n513_3),
    .D(n512_3),
    .CLK(n41_6),
    .CE(n495_6) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n500_15),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n352_13),
    .CLK(n41_6),
    .CE(writing_8) 
);
  DFFE burst_counter_6_s0 (
    .Q(burst_counter[6]),
    .D(n237_14),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_6_s0.INIT=1'b0;
  DFFE burst_counter_5_s0 (
    .Q(burst_counter[5]),
    .D(n239_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_5_s0.INIT=1'b0;
  DFFE burst_counter_4_s0 (
    .Q(burst_counter[4]),
    .D(n241_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_4_s0.INIT=1'b0;
  DFFE burst_counter_3_s0 (
    .Q(burst_counter[3]),
    .D(n243_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_3_s0.INIT=1'b0;
  DFFE burst_counter_2_s0 (
    .Q(burst_counter[2]),
    .D(n245_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_2_s0.INIT=1'b0;
  DFFE burst_counter_1_s0 (
    .Q(burst_counter[1]),
    .D(n247_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_1_s0.INIT=1'b0;
  DFFE burst_counter_0_s0 (
    .Q(burst_counter[0]),
    .D(n249_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_0_s0.INIT=1'b0;
  DFF prev_ended_s0 (
    .Q(prev_ended),
    .D(ended),
    .CLK(n41_6) 
);
  DFFSE ended_s2 (
    .Q(ended),
    .D(n409_9),
    .CLK(n41_6),
    .CE(n409_7),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  INV n41_s2 (
    .O(n41_6),
    .I(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver */
module memory_driver_0 (
  n41_6,
  qpi_on_Z,
  n139_5,
  n500_18,
  n352_14,
  burst_mode,
  quad_start_mcu,
  spi_start,
  n512_7,
  stop_acquisition,
  fifo_empty,
  step,
  read_write,
  address_reg,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n29_8
)
;
input n41_6;
input qpi_on_Z;
input n139_5;
input n500_18;
input n352_14;
input burst_mode;
input quad_start_mcu;
input spi_start;
input n512_7;
input stop_acquisition;
input fifo_empty;
input [2:0] step;
input [1:0] read_write;
input [22:1] address_reg;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
wire n410_4;
wire n411_4;
wire n412_4;
wire n413_4;
wire n414_4;
wire n415_4;
wire n389_3;
wire n512_3;
wire reading_8;
wire writing_8;
wire burst_counter_6_8;
wire n500_15;
wire n500_17;
wire n540_14;
wire n580_14;
wire n352_13;
wire n237_14;
wire n239_12;
wire n241_12;
wire n243_12;
wire n245_12;
wire n247_12;
wire n249_12;
wire n354_10;
wire n409_7;
wire n410_5;
wire n411_5;
wire n412_5;
wire n414_5;
wire n389_4;
wire n389_6;
wire n495_4;
wire n512_4;
wire n512_5;
wire n512_6;
wire mem_sio_0_6;
wire mem_sio_0_7;
wire mem_sio_0_8;
wire reading_9;
wire writing_9;
wire writing_10;
wire burst_counter_6_9;
wire burst_counter_6_10;
wire n500_18_0;
wire n500_19;
wire n500_20;
wire n540_15;
wire n580_15;
wire n580_16;
wire n237_15;
wire n237_16;
wire n239_13;
wire n243_13;
wire n409_10;
wire n389_7;
wire n389_8;
wire n389_9;
wire n389_10;
wire n512_8;
wire reading_10;
wire burst_counter_6_11;
wire burst_counter_6_12;
wire n500_21;
wire n540_16;
wire n540_17;
wire n580_17;
wire n580_18;
wire n580_19;
wire n389_11;
wire n389_12;
wire burst_counter_6_13;
wire n540_18;
wire n409_13;
wire n512_10;
wire n389_14;
wire n495_6;
wire n409_15;
wire n392_6;
wire n414_8;
wire fifo_rd;
wire n473_3;
wire n474_3;
wire n475_3;
wire n513_3;
wire reading;
wire writing;
wire ended;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire [6:0] burst_counter;
wire VCC;
wire GND;
  LUT4 n410_s1 (
    .F(n410_4),
    .I0(counter[4]),
    .I1(n410_5),
    .I2(counter[5]),
    .I3(qpi_on_Z) 
);
defparam n410_s1.INIT=16'h7800;
  LUT3 n411_s1 (
    .F(n411_4),
    .I0(counter[4]),
    .I1(n410_5),
    .I2(n411_5) 
);
defparam n411_s1.INIT=8'h60;
  LUT4 n412_s1 (
    .F(n412_4),
    .I0(counter[2]),
    .I1(n412_5),
    .I2(n409_13),
    .I3(counter[3]) 
);
defparam n412_s1.INIT=16'h0708;
  LUT3 n413_s1 (
    .F(n413_4),
    .I0(counter[2]),
    .I1(n412_5),
    .I2(n411_5) 
);
defparam n413_s1.INIT=8'h60;
  LUT4 n414_s1 (
    .F(n414_4),
    .I0(n414_5),
    .I1(counter[0]),
    .I2(n414_8),
    .I3(counter[1]) 
);
defparam n414_s1.INIT=16'h0B04;
  LUT3 n415_s1 (
    .F(n415_4),
    .I0(counter[0]),
    .I1(n414_5),
    .I2(n411_5) 
);
defparam n415_s1.INIT=8'h90;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(n389_4),
    .I1(n389_14),
    .I2(n389_6),
    .I3(n512_3) 
);
defparam n389_s0.INIT=16'hF5FC;
  LUT4 n512_s0 (
    .F(n512_3),
    .I0(n512_4),
    .I1(n512_5),
    .I2(n512_6),
    .I3(n392_6) 
);
defparam n512_s0.INIT=16'h00F4;
  LUT4 mem_sio_0_s2 (
    .F(mem_sio_0_5),
    .I0(mem_sio_0_6),
    .I1(mem_sio_0_7),
    .I2(mem_sio_0_8),
    .I3(n139_5) 
);
defparam mem_sio_0_s2.INIT=16'h00EF;
  LUT3 reading_s4 (
    .F(reading_8),
    .I0(n500_15),
    .I1(reading_9),
    .I2(n392_6) 
);
defparam reading_s4.INIT=8'h0E;
  LUT4 writing_s4 (
    .F(writing_8),
    .I0(writing_9),
    .I1(writing_10),
    .I2(n352_13),
    .I3(n392_6) 
);
defparam writing_s4.INIT=16'h00F8;
  LUT4 burst_counter_6_s4 (
    .F(burst_counter_6_8),
    .I0(burst_counter_6_9),
    .I1(counter[1]),
    .I2(n512_6),
    .I3(burst_counter_6_10) 
);
defparam burst_counter_6_s4.INIT=16'h4000;
  LUT4 n500_s11 (
    .F(n500_15),
    .I0(counter[2]),
    .I1(n500_18),
    .I2(n512_5),
    .I3(n500_18_0) 
);
defparam n500_s11.INIT=16'h4000;
  LUT4 n500_s12 (
    .F(n500_17),
    .I0(n500_19),
    .I1(n500_20),
    .I2(counter[2]),
    .I3(n512_5) 
);
defparam n500_s12.INIT=16'h5C00;
  LUT3 n540_s10 (
    .F(n540_14),
    .I0(n540_15),
    .I1(n512_5),
    .I2(n500_15) 
);
defparam n540_s10.INIT=8'hF4;
  LUT4 n580_s10 (
    .F(n580_14),
    .I0(n580_15),
    .I1(n580_16),
    .I2(counter[2]),
    .I3(n512_5) 
);
defparam n580_s10.INIT=16'h7C00;
  LUT4 n352_s9 (
    .F(n352_13),
    .I0(counter[2]),
    .I1(n352_14),
    .I2(n512_5),
    .I3(n500_18_0) 
);
defparam n352_s9.INIT=16'h4000;
  LUT3 n237_s10 (
    .F(n237_14),
    .I0(n237_15),
    .I1(burst_counter[6]),
    .I2(n237_16) 
);
defparam n237_s10.INIT=8'h60;
  LUT4 n239_s8 (
    .F(n239_12),
    .I0(burst_counter[4]),
    .I1(n239_13),
    .I2(burst_counter[5]),
    .I3(n237_16) 
);
defparam n239_s8.INIT=16'h7800;
  LUT3 n241_s8 (
    .F(n241_12),
    .I0(burst_counter[4]),
    .I1(n239_13),
    .I2(n237_16) 
);
defparam n241_s8.INIT=8'h60;
  LUT3 n243_s8 (
    .F(n243_12),
    .I0(n243_13),
    .I1(burst_counter[3]),
    .I2(n237_16) 
);
defparam n243_s8.INIT=8'h60;
  LUT4 n245_s8 (
    .F(n245_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(n237_16) 
);
defparam n245_s8.INIT=16'h7800;
  LUT3 n247_s8 (
    .F(n247_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(n237_16) 
);
defparam n247_s8.INIT=8'h60;
  LUT2 n249_s8 (
    .F(n249_12),
    .I0(burst_counter[0]),
    .I1(n237_16) 
);
defparam n249_s8.INIT=4'h4;
  LUT4 n354_s5 (
    .F(n354_10),
    .I0(writing_9),
    .I1(burst_counter_6_9),
    .I2(burst_mode),
    .I3(n352_13) 
);
defparam n354_s5.INIT=16'hF888;
  LUT3 n409_s3 (
    .F(n409_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(n409_13) 
);
defparam n409_s3.INIT=8'hFE;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n139_5),
    .I1(n475_3),
    .I2(n513_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n139_5),
    .I1(n474_3),
    .I2(n513_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n139_5),
    .I1(n473_3),
    .I2(n513_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT3 n410_s2 (
    .F(n410_5),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(n412_5) 
);
defparam n410_s2.INIT=8'h80;
  LUT4 n411_s2 (
    .F(n411_5),
    .I0(n237_16),
    .I1(n409_10),
    .I2(n409_15),
    .I3(n414_8) 
);
defparam n411_s2.INIT=16'h004F;
  LUT3 n412_s2 (
    .F(n412_5),
    .I0(n414_5),
    .I1(counter[0]),
    .I2(counter[1]) 
);
defparam n412_s2.INIT=8'h40;
  LUT3 n414_s2 (
    .F(n414_5),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam n414_s2.INIT=8'h10;
  LUT4 n389_s1 (
    .F(n389_4),
    .I0(n389_7),
    .I1(n389_8),
    .I2(n352_13),
    .I3(counter[2]) 
);
defparam n389_s1.INIT=16'h0C05;
  LUT4 n389_s3 (
    .F(n389_6),
    .I0(step[2]),
    .I1(n389_9),
    .I2(n389_10),
    .I3(n495_4) 
);
defparam n389_s3.INIT=16'h4000;
  LUT3 n495_s1 (
    .F(n495_4),
    .I0(qpi_on_Z),
    .I1(n414_5),
    .I2(n512_5) 
);
defparam n495_s1.INIT=8'h10;
  LUT4 n512_s1 (
    .F(n512_4),
    .I0(n512_7),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n512_s1.INIT=16'h000E;
  LUT3 n512_s2 (
    .F(n512_5),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n512_s2.INIT=8'h01;
  LUT4 n512_s3 (
    .F(n512_6),
    .I0(n512_10),
    .I1(n512_8),
    .I2(reading),
    .I3(writing) 
);
defparam n512_s3.INIT=16'hCEC0;
  LUT4 mem_sio_0_s3 (
    .F(mem_sio_0_6),
    .I0(counter[2]),
    .I1(n352_14),
    .I2(n500_18_0),
    .I3(counter[3]) 
);
defparam mem_sio_0_s3.INIT=16'h2B00;
  LUT4 mem_sio_0_s4 (
    .F(mem_sio_0_7),
    .I0(n414_5),
    .I1(read_write[0]),
    .I2(spi_start),
    .I3(read_write[1]) 
);
defparam mem_sio_0_s4.INIT=16'h0C0B;
  LUT2 mem_sio_0_s5 (
    .F(mem_sio_0_8),
    .I0(counter[5]),
    .I1(counter[4]) 
);
defparam mem_sio_0_s5.INIT=4'h1;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(counter[5]),
    .I1(reading_10),
    .I2(counter[4]),
    .I3(n500_18_0) 
);
defparam reading_s5.INIT=16'h4000;
  LUT2 writing_s5 (
    .F(writing_9),
    .I0(reading),
    .I1(writing) 
);
defparam writing_s5.INIT=4'h4;
  LUT4 writing_s6 (
    .F(writing_10),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(mem_sio_0_8),
    .I3(n500_18_0) 
);
defparam writing_s6.INIT=16'h8000;
  LUT4 burst_counter_6_s5 (
    .F(burst_counter_6_9),
    .I0(stop_acquisition),
    .I1(burst_counter_6_11),
    .I2(n512_10),
    .I3(burst_counter_6_12) 
);
defparam burst_counter_6_s5.INIT=16'h1000;
  LUT3 burst_counter_6_s6 (
    .F(burst_counter_6_10),
    .I0(fifo_rd),
    .I1(counter[0]),
    .I2(n392_6) 
);
defparam burst_counter_6_s6.INIT=8'h0B;
  LUT2 n500_s13 (
    .F(n500_18_0),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n500_s13.INIT=4'h1;
  LUT4 n500_s14 (
    .F(n500_19),
    .I0(address_reg[11]),
    .I1(address_reg[3]),
    .I2(counter[0]),
    .I3(n500_21) 
);
defparam n500_s14.INIT=16'h305F;
  LUT4 n500_s15 (
    .F(n500_20),
    .I0(n500_18),
    .I1(address_reg[19]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n500_s15.INIT=16'hCF0A;
  LUT4 n540_s11 (
    .F(n540_15),
    .I0(counter[1]),
    .I1(n540_16),
    .I2(n540_17),
    .I3(counter[2]) 
);
defparam n540_s11.INIT=16'hF0DD;
  LUT4 n580_s11 (
    .F(n580_15),
    .I0(address_reg[13]),
    .I1(n580_17),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n580_s11.INIT=16'hC3F5;
  LUT4 n580_s12 (
    .F(n580_16),
    .I0(n580_18),
    .I1(n580_19),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n580_s12.INIT=16'hF53C;
  LUT3 n237_s11 (
    .F(n237_15),
    .I0(burst_counter[4]),
    .I1(burst_counter[5]),
    .I2(n239_13) 
);
defparam n237_s11.INIT=8'h80;
  LUT4 n237_s12 (
    .F(n237_16),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(fifo_rd),
    .I3(n512_10) 
);
defparam n237_s12.INIT=16'h8000;
  LUT4 n239_s9 (
    .F(n239_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(burst_counter[3]) 
);
defparam n239_s9.INIT=16'h8000;
  LUT3 n243_s9 (
    .F(n243_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam n243_s9.INIT=8'h80;
  LUT2 n409_s5 (
    .F(n409_10),
    .I0(reading),
    .I1(writing_10) 
);
defparam n409_s5.INIT=4'h1;
  LUT4 n389_s4 (
    .F(n389_7),
    .I0(address_reg[20]),
    .I1(counter[0]),
    .I2(n389_11),
    .I3(n512_5) 
);
defparam n389_s4.INIT=16'hC200;
  LUT4 n389_s5 (
    .F(n389_8),
    .I0(address_reg[8]),
    .I1(n389_12),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n389_s5.INIT=16'hF53C;
  LUT3 n389_s6 (
    .F(n389_9),
    .I0(step[0]),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n389_s6.INIT=8'hE9;
  LUT4 n389_s7 (
    .F(n389_10),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(step[1]) 
);
defparam n389_s7.INIT=16'hE73C;
  LUT3 n512_s5 (
    .F(n512_8),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n512_5) 
);
defparam n512_s5.INIT=8'h40;
  LUT3 reading_s6 (
    .F(reading_10),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(reading) 
);
defparam reading_s6.INIT=8'h40;
  LUT4 burst_counter_6_s7 (
    .F(burst_counter_6_11),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter_6_13),
    .I3(burst_counter[2]) 
);
defparam burst_counter_6_s7.INIT=16'h1000;
  LUT3 burst_counter_6_s8 (
    .F(burst_counter_6_12),
    .I0(fifo_empty),
    .I1(counter[0]),
    .I2(counter[1]) 
);
defparam burst_counter_6_s8.INIT=8'h10;
  LUT4 n500_s16 (
    .F(n500_21),
    .I0(address_reg[7]),
    .I1(address_reg[15]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n500_s16.INIT=16'hFA0C;
  LUT3 n540_s12 (
    .F(n540_16),
    .I0(address_reg[22]),
    .I1(address_reg[18]),
    .I2(counter[0]) 
);
defparam n540_s12.INIT=8'h35;
  LUT4 n540_s13 (
    .F(n540_17),
    .I0(address_reg[10]),
    .I1(address_reg[2]),
    .I2(counter[0]),
    .I3(n540_18) 
);
defparam n540_s13.INIT=16'h305F;
  LUT3 n580_s13 (
    .F(n580_17),
    .I0(address_reg[9]),
    .I1(address_reg[1]),
    .I2(counter[1]) 
);
defparam n580_s13.INIT=8'h3A;
  LUT3 n580_s14 (
    .F(n580_18),
    .I0(reading),
    .I1(address_reg[17]),
    .I2(counter[1]) 
);
defparam n580_s14.INIT=8'h35;
  LUT4 n580_s15 (
    .F(n580_19),
    .I0(address_reg[21]),
    .I1(address_reg[5]),
    .I2(counter[1]),
    .I3(counter[2]) 
);
defparam n580_s15.INIT=16'hC0AF;
  LUT4 n389_s8 (
    .F(n389_11),
    .I0(reading),
    .I1(address_reg[16]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n389_s8.INIT=16'hC0AF;
  LUT3 n389_s9 (
    .F(n389_12),
    .I0(address_reg[12]),
    .I1(address_reg[4]),
    .I2(counter[1]) 
);
defparam n389_s9.INIT=8'hC5;
  LUT4 burst_counter_6_s9 (
    .F(burst_counter_6_13),
    .I0(burst_counter[3]),
    .I1(burst_counter[4]),
    .I2(burst_counter[5]),
    .I3(burst_counter[6]) 
);
defparam burst_counter_6_s9.INIT=16'h4000;
  LUT4 n540_s14 (
    .F(n540_18),
    .I0(address_reg[6]),
    .I1(address_reg[14]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n540_s14.INIT=16'hFA0C;
  LUT4 n409_s7 (
    .F(n409_13),
    .I0(reading),
    .I1(writing_10),
    .I2(n409_15),
    .I3(n414_8) 
);
defparam n409_s7.INIT=16'hFFE0;
  LUT4 n512_s6 (
    .F(n512_10),
    .I0(counter[2]),
    .I1(counter[3]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n512_s6.INIT=16'h0004;
  LUT4 n389_s10 (
    .F(n389_14),
    .I0(qpi_on_Z),
    .I1(n414_5),
    .I2(n512_5),
    .I3(mem_sio_reg[0]) 
);
defparam n389_s10.INIT=16'hEF00;
  LUT4 n495_s2 (
    .F(n495_6),
    .I0(n512_3),
    .I1(qpi_on_Z),
    .I2(n414_5),
    .I3(n512_5) 
);
defparam n495_s2.INIT=16'hABAA;
  LUT4 n409_s8 (
    .F(n409_15),
    .I0(reading),
    .I1(writing),
    .I2(reading_9),
    .I3(n392_6) 
);
defparam n409_s8.INIT=16'h00F4;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n392_s2.INIT=16'h10FF;
  LUT4 n414_s4 (
    .F(n414_8),
    .I0(qpi_on_Z),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n414_s4.INIT=16'h5554;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  DFFR fifo_rd_s0 (
    .Q(fifo_rd),
    .D(n354_10),
    .CLK(n41_6),
    .RESET(n392_6) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n410_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n411_4),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n412_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n413_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n414_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n415_4),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n473_s0 (
    .Q(n473_3),
    .D(n500_17),
    .CLK(n41_6),
    .CE(n495_6) 
);
  DFFE n474_s0 (
    .Q(n474_3),
    .D(n540_14),
    .CLK(n41_6),
    .CE(n495_6) 
);
  DFFE n475_s0 (
    .Q(n475_3),
    .D(n580_14),
    .CLK(n41_6),
    .CE(n495_6) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n389_3),
    .CLK(n41_6) 
);
  DFFE n513_s0 (
    .Q(n513_3),
    .D(n512_3),
    .CLK(n41_6),
    .CE(n495_6) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n500_15),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n352_13),
    .CLK(n41_6),
    .CE(writing_8) 
);
  DFFE burst_counter_6_s0 (
    .Q(burst_counter[6]),
    .D(n237_14),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_6_s0.INIT=1'b0;
  DFFE burst_counter_5_s0 (
    .Q(burst_counter[5]),
    .D(n239_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_5_s0.INIT=1'b0;
  DFFE burst_counter_4_s0 (
    .Q(burst_counter[4]),
    .D(n241_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_4_s0.INIT=1'b0;
  DFFE burst_counter_3_s0 (
    .Q(burst_counter[3]),
    .D(n243_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_3_s0.INIT=1'b0;
  DFFE burst_counter_2_s0 (
    .Q(burst_counter[2]),
    .D(n245_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_2_s0.INIT=1'b0;
  DFFE burst_counter_1_s0 (
    .Q(burst_counter[1]),
    .D(n247_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_1_s0.INIT=1'b0;
  DFFE burst_counter_0_s0 (
    .Q(burst_counter[0]),
    .D(n249_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_0_s0.INIT=1'b0;
  DFFSE ended_s2 (
    .Q(ended),
    .D(n409_13),
    .CLK(n41_6),
    .CE(n409_7),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver_0 */
module memory_driver_1 (
  n41_6,
  qpi_on_Z,
  n139_5,
  burst_mode,
  quad_start_mcu,
  spi_start,
  n352_14,
  stop_acquisition,
  n512_7,
  fifo_empty,
  mem_sio_3_in,
  step,
  read_write,
  address_reg,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  data_out_3
)
;
input n41_6;
input qpi_on_Z;
input n139_5;
input burst_mode;
input quad_start_mcu;
input spi_start;
input n352_14;
input stop_acquisition;
input n512_7;
input fifo_empty;
input [3:0] mem_sio_3_in;
input [2:0] step;
input [1:0] read_write;
input [22:1] address_reg;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output [15:0] data_out_3;
wire n410_4;
wire n411_4;
wire n412_4;
wire n413_4;
wire n414_4;
wire n415_4;
wire n774_3;
wire n389_3;
wire n495_3;
wire n512_3;
wire reading_8;
wire writing_8;
wire burst_counter_6_8;
wire n500_17;
wire n540_14;
wire n580_14;
wire n237_14;
wire n239_12;
wire n241_12;
wire n243_12;
wire n245_12;
wire n247_12;
wire n249_12;
wire n354_10;
wire n409_7;
wire n409_9;
wire data_out_3_0_19;
wire n410_5;
wire n415_5;
wire n774_4;
wire n389_4;
wire n389_5;
wire n389_6;
wire n512_4;
wire n512_6;
wire mem_sio_0_6;
wire mem_sio_0_7;
wire mem_sio_0_8;
wire reading_9;
wire writing_9;
wire burst_counter_6_9;
wire burst_counter_6_10;
wire n500_18;
wire n500_20;
wire n500_21;
wire n540_15;
wire n540_16;
wire n580_15;
wire n580_16;
wire n580_17;
wire n237_15;
wire n239_13;
wire n243_13;
wire n410_6;
wire n389_7;
wire n389_8;
wire n389_9;
wire n389_10;
wire n512_7_1;
wire reading_10;
wire burst_counter_6_11;
wire burst_counter_6_12;
wire n500_22;
wire n500_23;
wire n540_17;
wire n540_18;
wire n540_19;
wire n580_18;
wire n580_19;
wire n580_20;
wire n580_21;
wire n389_11;
wire n389_12;
wire n389_13;
wire burst_counter_6_13;
wire n500_24;
wire n540_21;
wire n500_26;
wire n352_15;
wire n413_9;
wire n540_23;
wire n500_28;
wire n512_9;
wire n414_8;
wire n413_11;
wire n413_13;
wire n412_7;
wire n414_10;
wire n392_6;
wire n409_12;
wire fifo_rd;
wire n473_3;
wire n474_3;
wire n475_3;
wire n513_3;
wire reading;
wire writing;
wire data_out_3_0_3;
wire data_out_3_0_7;
wire ended;
wire data_out_3_0_20;
wire [14:14] data_write;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire [6:0] burst_counter;
wire VCC;
wire GND;
  LUT4 n410_s1 (
    .F(n410_4),
    .I0(counter[4]),
    .I1(n410_5),
    .I2(counter[5]),
    .I3(qpi_on_Z) 
);
defparam n410_s1.INIT=16'h7800;
  LUT3 n411_s1 (
    .F(n411_4),
    .I0(n409_9),
    .I1(counter[4]),
    .I2(n410_5) 
);
defparam n411_s1.INIT=8'h14;
  LUT3 n412_s1 (
    .F(n412_4),
    .I0(n409_9),
    .I1(n412_7),
    .I2(counter[3]) 
);
defparam n412_s1.INIT=8'h14;
  LUT4 n413_s1 (
    .F(n413_4),
    .I0(n413_13),
    .I1(n413_9),
    .I2(n409_9),
    .I3(n413_11) 
);
defparam n413_s1.INIT=16'h0700;
  LUT4 n414_s1 (
    .F(n414_4),
    .I0(qpi_on_Z),
    .I1(n414_8),
    .I2(counter[1]),
    .I3(n414_10) 
);
defparam n414_s1.INIT=16'h0EE0;
  LUT3 n415_s1 (
    .F(n415_4),
    .I0(n409_9),
    .I1(n415_5),
    .I2(counter[0]) 
);
defparam n415_s1.INIT=8'h41;
  LUT4 n774_s0 (
    .F(n774_3),
    .I0(n774_4),
    .I1(counter[5]),
    .I2(n392_6),
    .I3(reading) 
);
defparam n774_s0.INIT=16'h0100;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(n389_4),
    .I1(n389_5),
    .I2(n389_6),
    .I3(n512_3) 
);
defparam n389_s0.INIT=16'hBB0F;
  LUT4 n495_s0 (
    .F(n495_3),
    .I0(n415_5),
    .I1(qpi_on_Z),
    .I2(n414_8),
    .I3(n512_3) 
);
defparam n495_s0.INIT=16'hFF10;
  LUT4 n512_s0 (
    .F(n512_3),
    .I0(n512_4),
    .I1(n512_9),
    .I2(n512_6),
    .I3(n392_6) 
);
defparam n512_s0.INIT=16'h00F8;
  LUT4 mem_sio_0_s2 (
    .F(mem_sio_0_5),
    .I0(mem_sio_0_6),
    .I1(mem_sio_0_7),
    .I2(mem_sio_0_8),
    .I3(n139_5) 
);
defparam mem_sio_0_s2.INIT=16'h00EF;
  LUT3 reading_s4 (
    .F(reading_8),
    .I0(n500_26),
    .I1(reading_9),
    .I2(n392_6) 
);
defparam reading_s4.INIT=8'h0E;
  LUT4 writing_s4 (
    .F(writing_8),
    .I0(n512_4),
    .I1(writing_9),
    .I2(n352_15),
    .I3(n392_6) 
);
defparam writing_s4.INIT=16'h00F8;
  LUT4 burst_counter_6_s4 (
    .F(burst_counter_6_8),
    .I0(n392_6),
    .I1(burst_counter_6_9),
    .I2(burst_counter_6_10),
    .I3(counter[1]) 
);
defparam burst_counter_6_s4.INIT=16'h1000;
  LUT4 n500_s12 (
    .F(n500_17),
    .I0(n500_20),
    .I1(counter[0]),
    .I2(n500_26),
    .I3(n500_21) 
);
defparam n500_s12.INIT=16'hFFF4;
  LUT3 n540_s10 (
    .F(n540_14),
    .I0(n500_26),
    .I1(n540_15),
    .I2(n540_16) 
);
defparam n540_s10.INIT=8'hFE;
  LUT4 n580_s10 (
    .F(n580_14),
    .I0(n580_15),
    .I1(n580_16),
    .I2(n580_17),
    .I3(counter[2]) 
);
defparam n580_s10.INIT=16'hFCFA;
  LUT3 n237_s10 (
    .F(n237_14),
    .I0(n237_15),
    .I1(burst_counter[6]),
    .I2(n413_13) 
);
defparam n237_s10.INIT=8'h60;
  LUT4 n239_s8 (
    .F(n239_12),
    .I0(burst_counter[4]),
    .I1(n239_13),
    .I2(burst_counter[5]),
    .I3(n413_13) 
);
defparam n239_s8.INIT=16'h7800;
  LUT3 n241_s8 (
    .F(n241_12),
    .I0(burst_counter[4]),
    .I1(n239_13),
    .I2(n413_13) 
);
defparam n241_s8.INIT=8'h60;
  LUT3 n243_s8 (
    .F(n243_12),
    .I0(n243_13),
    .I1(burst_counter[3]),
    .I2(n413_13) 
);
defparam n243_s8.INIT=8'h60;
  LUT4 n245_s8 (
    .F(n245_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(n413_13) 
);
defparam n245_s8.INIT=16'h7800;
  LUT3 n247_s8 (
    .F(n247_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(n413_13) 
);
defparam n247_s8.INIT=8'h60;
  LUT2 n249_s8 (
    .F(n249_12),
    .I0(burst_counter[0]),
    .I1(n413_13) 
);
defparam n249_s8.INIT=4'h4;
  LUT4 n354_s5 (
    .F(n354_10),
    .I0(n512_4),
    .I1(burst_counter_6_9),
    .I2(burst_mode),
    .I3(n352_15) 
);
defparam n354_s5.INIT=16'hF888;
  LUT3 n409_s3 (
    .F(n409_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(n409_9) 
);
defparam n409_s3.INIT=8'hFE;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n139_5),
    .I1(n475_3),
    .I2(n513_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n139_5),
    .I1(n474_3),
    .I2(n513_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n139_5),
    .I1(n473_3),
    .I2(n513_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT4 n409_s4 (
    .F(n409_9),
    .I0(reading),
    .I1(writing_9),
    .I2(n413_9),
    .I3(n409_12) 
);
defparam n409_s4.INIT=16'hFFE0;
  LUT2 data_out_3_0_s8 (
    .F(data_out_3_0_19),
    .I0(data_out_3_0_3),
    .I1(data_out_3_0_7) 
);
defparam data_out_3_0_s8.INIT=4'h6;
  LUT4 n410_s2 (
    .F(n410_5),
    .I0(n415_5),
    .I1(counter[2]),
    .I2(counter[3]),
    .I3(n410_6) 
);
defparam n410_s2.INIT=16'h4000;
  LUT3 n415_s2 (
    .F(n415_5),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam n415_s2.INIT=8'h10;
  LUT4 n774_s1 (
    .F(n774_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n410_6) 
);
defparam n774_s1.INIT=16'hBFFD;
  LUT4 n389_s1 (
    .F(n389_4),
    .I0(n389_7),
    .I1(n389_8),
    .I2(counter[2]),
    .I3(n414_8) 
);
defparam n389_s1.INIT=16'h3500;
  LUT4 n389_s2 (
    .F(n389_5),
    .I0(counter[0]),
    .I1(n512_9),
    .I2(data_write[14]),
    .I3(n352_15) 
);
defparam n389_s2.INIT=16'h00BF;
  LUT4 n389_s3 (
    .F(n389_6),
    .I0(step[2]),
    .I1(n389_9),
    .I2(mem_sio_reg[0]),
    .I3(n389_10) 
);
defparam n389_s3.INIT=16'hEE0F;
  LUT2 n512_s1 (
    .F(n512_4),
    .I0(reading),
    .I1(writing) 
);
defparam n512_s1.INIT=4'h4;
  LUT4 n512_s3 (
    .F(n512_6),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(n512_7_1),
    .I3(n414_8) 
);
defparam n512_s3.INIT=16'hFE00;
  LUT4 mem_sio_0_s3 (
    .F(mem_sio_0_6),
    .I0(counter[2]),
    .I1(n352_14),
    .I2(n500_18),
    .I3(counter[3]) 
);
defparam mem_sio_0_s3.INIT=16'h2B00;
  LUT4 mem_sio_0_s4 (
    .F(mem_sio_0_7),
    .I0(n415_5),
    .I1(read_write[0]),
    .I2(spi_start),
    .I3(read_write[1]) 
);
defparam mem_sio_0_s4.INIT=16'h0C0B;
  LUT2 mem_sio_0_s5 (
    .F(mem_sio_0_8),
    .I0(counter[5]),
    .I1(counter[4]) 
);
defparam mem_sio_0_s5.INIT=4'h1;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(counter[5]),
    .I1(reading_10),
    .I2(counter[4]),
    .I3(n500_18) 
);
defparam reading_s5.INIT=16'h4000;
  LUT4 writing_s5 (
    .F(writing_9),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(mem_sio_0_8),
    .I3(n500_18) 
);
defparam writing_s5.INIT=16'h8000;
  LUT4 burst_counter_6_s5 (
    .F(burst_counter_6_9),
    .I0(stop_acquisition),
    .I1(burst_counter_6_11),
    .I2(n512_9),
    .I3(burst_counter_6_12) 
);
defparam burst_counter_6_s5.INIT=16'h1000;
  LUT4 burst_counter_6_s6 (
    .F(burst_counter_6_10),
    .I0(fifo_rd),
    .I1(counter[0]),
    .I2(n512_4),
    .I3(n512_9) 
);
defparam burst_counter_6_s6.INIT=16'hB000;
  LUT2 n500_s13 (
    .F(n500_18),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n500_s13.INIT=4'h1;
  LUT4 n500_s15 (
    .F(n500_20),
    .I0(address_reg[19]),
    .I1(n500_28),
    .I2(n500_22),
    .I3(counter[1]) 
);
defparam n500_s15.INIT=16'h7033;
  LUT3 n500_s16 (
    .F(n500_21),
    .I0(n500_23),
    .I1(n414_8),
    .I2(counter[2]) 
);
defparam n500_s16.INIT=8'h40;
  LUT4 n540_s11 (
    .F(n540_15),
    .I0(n540_17),
    .I1(n410_6),
    .I2(n540_18),
    .I3(n414_8) 
);
defparam n540_s11.INIT=16'h8F00;
  LUT4 n540_s12 (
    .F(n540_16),
    .I0(n540_19),
    .I1(counter[0]),
    .I2(n540_23),
    .I3(counter[2]) 
);
defparam n540_s12.INIT=16'h2270;
  LUT4 n580_s11 (
    .F(n580_15),
    .I0(n580_18),
    .I1(n540_23),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n580_s11.INIT=16'h0CDA;
  LUT4 n580_s12 (
    .F(n580_16),
    .I0(address_reg[5]),
    .I1(counter[0]),
    .I2(n580_19),
    .I3(n414_8) 
);
defparam n580_s12.INIT=16'hC200;
  LUT4 n580_s13 (
    .F(n580_17),
    .I0(n580_20),
    .I1(n580_21),
    .I2(counter[1]),
    .I3(n414_8) 
);
defparam n580_s13.INIT=16'hC500;
  LUT3 n237_s11 (
    .F(n237_15),
    .I0(burst_counter[4]),
    .I1(burst_counter[5]),
    .I2(n239_13) 
);
defparam n237_s11.INIT=8'h80;
  LUT4 n239_s9 (
    .F(n239_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(burst_counter[3]) 
);
defparam n239_s9.INIT=16'h8000;
  LUT3 n243_s9 (
    .F(n243_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam n243_s9.INIT=8'h80;
  LUT2 n410_s3 (
    .F(n410_6),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n410_s3.INIT=4'h8;
  LUT4 n389_s4 (
    .F(n389_7),
    .I0(counter[1]),
    .I1(address_reg[20]),
    .I2(n389_11),
    .I3(counter[0]) 
);
defparam n389_s4.INIT=16'hF077;
  LUT4 n389_s5 (
    .F(n389_8),
    .I0(counter[1]),
    .I1(address_reg[8]),
    .I2(n389_12),
    .I3(counter[0]) 
);
defparam n389_s5.INIT=16'hBBF0;
  LUT4 n389_s6 (
    .F(n389_9),
    .I0(counter[1]),
    .I1(step[0]),
    .I2(counter[0]),
    .I3(n389_13) 
);
defparam n389_s6.INIT=16'hF61F;
  LUT3 n389_s7 (
    .F(n389_10),
    .I0(qpi_on_Z),
    .I1(n415_5),
    .I2(n414_8) 
);
defparam n389_s7.INIT=8'h10;
  LUT4 n512_s4 (
    .F(n512_7_1),
    .I0(writing),
    .I1(reading),
    .I2(n512_7),
    .I3(counter[0]) 
);
defparam n512_s4.INIT=16'hEE0F;
  LUT3 reading_s6 (
    .F(reading_10),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(reading) 
);
defparam reading_s6.INIT=8'h40;
  LUT4 burst_counter_6_s7 (
    .F(burst_counter_6_11),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter_6_13),
    .I3(burst_counter[2]) 
);
defparam burst_counter_6_s7.INIT=16'h1000;
  LUT3 burst_counter_6_s8 (
    .F(burst_counter_6_12),
    .I0(fifo_empty),
    .I1(counter[0]),
    .I2(counter[1]) 
);
defparam burst_counter_6_s8.INIT=8'h10;
  LUT4 n500_s17 (
    .F(n500_22),
    .I0(address_reg[3]),
    .I1(n414_8),
    .I2(n540_23),
    .I3(counter[2]) 
);
defparam n500_s17.INIT=16'h770F;
  LUT4 n500_s18 (
    .F(n500_23),
    .I0(counter[1]),
    .I1(address_reg[11]),
    .I2(n500_24),
    .I3(counter[0]) 
);
defparam n500_s18.INIT=16'hBBF0;
  LUT3 n540_s13 (
    .F(n540_17),
    .I0(address_reg[18]),
    .I1(address_reg[2]),
    .I2(counter[2]) 
);
defparam n540_s13.INIT=8'hCA;
  LUT4 n540_s14 (
    .F(n540_18),
    .I0(address_reg[22]),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(n540_21) 
);
defparam n540_s14.INIT=16'hF3DF;
  LUT4 n540_s15 (
    .F(n540_19),
    .I0(address_reg[6]),
    .I1(n414_8),
    .I2(counter[2]),
    .I3(counter[1]) 
);
defparam n540_s15.INIT=16'h8F00;
  LUT3 n580_s14 (
    .F(n580_18),
    .I0(address_reg[21]),
    .I1(counter[1]),
    .I2(n414_8) 
);
defparam n580_s14.INIT=8'h7C;
  LUT4 n580_s15 (
    .F(n580_19),
    .I0(address_reg[9]),
    .I1(address_reg[1]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n580_s15.INIT=16'hC0AF;
  LUT4 n580_s16 (
    .F(n580_20),
    .I0(counter[2]),
    .I1(reading),
    .I2(address_reg[13]),
    .I3(counter[0]) 
);
defparam n580_s16.INIT=16'hBB0F;
  LUT3 n580_s17 (
    .F(n580_21),
    .I0(counter[2]),
    .I1(counter[0]),
    .I2(address_reg[17]) 
);
defparam n580_s17.INIT=8'h40;
  LUT3 n389_s8 (
    .F(n389_11),
    .I0(reading),
    .I1(address_reg[16]),
    .I2(counter[1]) 
);
defparam n389_s8.INIT=8'h35;
  LUT3 n389_s9 (
    .F(n389_12),
    .I0(address_reg[12]),
    .I1(address_reg[4]),
    .I2(counter[1]) 
);
defparam n389_s9.INIT=8'h35;
  LUT4 n389_s10 (
    .F(n389_13),
    .I0(counter[0]),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(step[1]) 
);
defparam n389_s10.INIT=16'h17F0;
  LUT4 burst_counter_6_s9 (
    .F(burst_counter_6_13),
    .I0(burst_counter[3]),
    .I1(burst_counter[4]),
    .I2(burst_counter[5]),
    .I3(burst_counter[6]) 
);
defparam burst_counter_6_s9.INIT=16'h4000;
  LUT3 n500_s19 (
    .F(n500_24),
    .I0(address_reg[15]),
    .I1(address_reg[7]),
    .I2(counter[1]) 
);
defparam n500_s19.INIT=8'h35;
  LUT4 n540_s17 (
    .F(n540_21),
    .I0(address_reg[10]),
    .I1(address_reg[14]),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n540_s17.INIT=16'hAFC0;
  LUT4 n500_s20 (
    .F(n500_26),
    .I0(read_write[0]),
    .I1(read_write[1]),
    .I2(n500_18),
    .I3(n500_28) 
);
defparam n500_s20.INIT=16'h4000;
  LUT4 n352_s10 (
    .F(n352_15),
    .I0(n352_14),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n500_28) 
);
defparam n352_s10.INIT=16'h0200;
  LUT4 n413_s5 (
    .F(n413_9),
    .I0(reading),
    .I1(writing),
    .I2(reading_9),
    .I3(n392_6) 
);
defparam n413_s5.INIT=16'h00F4;
  LUT4 n540_s18 (
    .F(n540_23),
    .I0(counter[3]),
    .I1(data_write[14]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n540_s18.INIT=16'h0008;
  LUT4 n500_s21 (
    .F(n500_28),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n500_s21.INIT=16'h0001;
  LUT4 n512_s5 (
    .F(n512_9),
    .I0(counter[2]),
    .I1(counter[3]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n512_s5.INIT=16'h0004;
  LUT3 n414_s4 (
    .F(n414_8),
    .I0(counter[3]),
    .I1(counter[5]),
    .I2(counter[4]) 
);
defparam n414_s4.INIT=8'h01;
  LUT4 n413_s6 (
    .F(n413_11),
    .I0(n415_5),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n413_s6.INIT=16'hBF40;
  LUT4 n413_s7 (
    .F(n413_13),
    .I0(fifo_rd),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n512_9) 
);
defparam n413_s7.INIT=16'h8000;
  LUT4 n412_s3 (
    .F(n412_7),
    .I0(n415_5),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n412_s3.INIT=16'h4000;
  LUT4 n414_s5 (
    .F(n414_10),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(counter[0]) 
);
defparam n414_s5.INIT=16'hEF00;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n392_s2.INIT=16'h10FF;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  LUT4 n409_s6 (
    .F(n409_12),
    .I0(qpi_on_Z),
    .I1(counter[3]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n409_s6.INIT=16'h5554;
  DFFR fifo_rd_s0 (
    .Q(fifo_rd),
    .D(n354_10),
    .CLK(n41_6),
    .RESET(n392_6) 
);
  DFF data_write_14_s0 (
    .Q(data_write[14]),
    .D(VCC),
    .CLK(n41_6) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n410_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n411_4),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n412_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n413_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n414_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n415_4),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n473_s0 (
    .Q(n473_3),
    .D(n500_17),
    .CLK(n41_6),
    .CE(n495_3) 
);
  DFFE n474_s0 (
    .Q(n474_3),
    .D(n540_14),
    .CLK(n41_6),
    .CE(n495_3) 
);
  DFFE n475_s0 (
    .Q(n475_3),
    .D(n580_14),
    .CLK(n41_6),
    .CE(n495_3) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n389_3),
    .CLK(n41_6) 
);
  DFFE n513_s0 (
    .Q(n513_3),
    .D(n512_3),
    .CLK(n41_6),
    .CE(n495_3) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n500_26),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n352_15),
    .CLK(n41_6),
    .CE(writing_8) 
);
  DFFE data_out_11_s0 (
    .Q(data_out_3[11]),
    .D(data_out_3[7]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_out_3[10]),
    .D(data_out_3[6]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_out_3[9]),
    .D(data_out_3[5]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_out_3[8]),
    .D(data_out_3[4]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_out_3[7]),
    .D(data_out_3[3]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_out_3[6]),
    .D(data_out_3[2]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_out_3[5]),
    .D(data_out_3[1]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_out_3[4]),
    .D(data_out_3[0]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_out_3[3]),
    .D(mem_sio_3_in[3]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_out_3[2]),
    .D(mem_sio_3_in[2]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_out_3[1]),
    .D(mem_sio_3_in[1]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFE data_out_0_s0 (
    .Q(data_out_3[0]),
    .D(mem_sio_3_in[0]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_0_s0.INIT=1'b0;
  DFFE burst_counter_6_s0 (
    .Q(burst_counter[6]),
    .D(n237_14),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_6_s0.INIT=1'b0;
  DFFE burst_counter_5_s0 (
    .Q(burst_counter[5]),
    .D(n239_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_5_s0.INIT=1'b0;
  DFFE burst_counter_4_s0 (
    .Q(burst_counter[4]),
    .D(n241_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_4_s0.INIT=1'b0;
  DFFE burst_counter_3_s0 (
    .Q(burst_counter[3]),
    .D(n243_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_3_s0.INIT=1'b0;
  DFFE burst_counter_2_s0 (
    .Q(burst_counter[2]),
    .D(n245_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_2_s0.INIT=1'b0;
  DFFE burst_counter_1_s0 (
    .Q(burst_counter[1]),
    .D(n247_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_1_s0.INIT=1'b0;
  DFFE burst_counter_0_s0 (
    .Q(burst_counter[0]),
    .D(n249_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_0_s0.INIT=1'b0;
  DFFE data_out_3_0_s0 (
    .Q(data_out_3_0_3),
    .D(data_out_3_0_20),
    .CLK(n41_6),
    .CE(n774_3) 
);
  DFFE data_out_3_0_s2 (
    .Q(data_out_3_0_7),
    .D(data_out_3_0_19),
    .CLK(n41_6),
    .CE(n774_3) 
);
  DFFSE ended_s2 (
    .Q(ended),
    .D(n409_9),
    .CLK(n41_6),
    .CE(n409_7),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  RAM16S4 data_out_0_s2 (
    .DO(data_out_3[15:12]),
    .DI(mem_sio_3_in[3:0]),
    .AD({GND,GND,data_out_3_0_7,data_out_3_0_3}),
    .WRE(n774_3),
    .CLK(n41_6) 
);
  INV data_out_3_0_s9 (
    .O(data_out_3_0_20),
    .I(data_out_3_0_3) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver_1 */
module psram (
  clk_PSRAM,
  quad_start_mcu,
  burst_mode,
  stop_acquisition,
  fifo_empty,
  address,
  read_write,
  mem_sio_3_in,
  qpi_on_Z,
  n196_13,
  mem_clk_enabled_d,
  fifo_rd_Z,
  next_write_Z,
  prev_ended,
  ended,
  mem_ce_d,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  mem_sio_0_5_2,
  n28_6_3,
  n27_6_4,
  n26_6_5,
  n29_8_6,
  mem_sio_0_5_7,
  n28_6_8,
  n27_6_9,
  n26_6_10,
  n29_8_11,
  data_out_3
)
;
input clk_PSRAM;
input quad_start_mcu;
input burst_mode;
input stop_acquisition;
input fifo_empty;
input [22:1] address;
input [1:0] read_write;
input [3:0] mem_sio_3_in;
output qpi_on_Z;
output n196_13;
output mem_clk_enabled_d;
output fifo_rd_Z;
output next_write_Z;
output prev_ended;
output ended;
output mem_ce_d;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output mem_sio_0_5_2;
output n28_6_3;
output n27_6_4;
output n26_6_5;
output n29_8_6;
output mem_sio_0_5_7;
output n28_6_8;
output n27_6_9;
output n26_6_10;
output n29_8_11;
output [15:0] data_out_3;
wire n148_3;
wire n109_4;
wire n196_10;
wire n187_18;
wire n196_12;
wire n109_5;
wire n109_6;
wire step_2_10;
wire n100_8;
wire n139_5;
wire n190_19;
wire step_0_13;
wire n193_23;
wire spi_start;
wire n99_1;
wire n99_2;
wire n98_1;
wire n98_2;
wire n97_1;
wire n97_2;
wire n96_1;
wire n96_2;
wire n95_1;
wire n95_2;
wire n94_1;
wire n94_2;
wire n93_1;
wire n93_2;
wire n92_1;
wire n92_2;
wire n91_1;
wire n91_2;
wire n90_1;
wire n90_2;
wire n89_1;
wire n89_2;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_2;
wire n86_1;
wire n86_2;
wire n85_1;
wire n85_0_COUT;
wire n500_18;
wire n352_14;
wire n512_7;
wire n41_6;
wire [15:0] timer;
wire [2:0] step;
wire [22:1] address_reg;
wire VCC;
wire GND;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n148_s0.INIT=8'h10;
  LUT4 n109_s1 (
    .F(n109_4),
    .I0(n109_5),
    .I1(timer[12]),
    .I2(n139_5),
    .I3(n109_6) 
);
defparam n109_s1.INIT=16'h8000;
  LUT3 n196_s6 (
    .F(n196_10),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n196_s6.INIT=8'h1E;
  LUT3 n187_s14 (
    .F(n187_18),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10) 
);
defparam n187_s14.INIT=8'h80;
  LUT4 n196_s7 (
    .F(n196_12),
    .I0(step[1]),
    .I1(step[0]),
    .I2(n196_13),
    .I3(step[2]) 
);
defparam n196_s7.INIT=16'h000E;
  LUT3 n109_s2 (
    .F(n109_5),
    .I0(timer[13]),
    .I1(timer[15]),
    .I2(timer[14]) 
);
defparam n109_s2.INIT=8'h10;
  LUT4 n109_s3 (
    .F(n109_6),
    .I0(timer[8]),
    .I1(timer[9]),
    .I2(timer[10]),
    .I3(timer[11]) 
);
defparam n109_s3.INIT=16'h0001;
  LUT3 step_2_s5 (
    .F(step_2_10),
    .I0(step[2]),
    .I1(prev_ended),
    .I2(ended) 
);
defparam step_2_s5.INIT=8'h10;
  LUT2 n196_s8 (
    .F(n196_13),
    .I0(prev_ended),
    .I1(ended) 
);
defparam n196_s8.INIT=4'h4;
  LUT4 mem_clk_enabled_d_s0 (
    .F(mem_clk_enabled_d),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(clk_PSRAM) 
);
defparam mem_clk_enabled_d_s0.INIT=16'hFE00;
  LUT4 n100_s3 (
    .F(n100_8),
    .I0(timer[0]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(step[2]) 
);
defparam n100_s3.INIT=16'hAAA9;
  LUT3 n139_s1 (
    .F(n139_5),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n139_s1.INIT=8'h01;
  LUT4 n190_s14 (
    .F(n190_19),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10),
    .I3(n109_4) 
);
defparam n190_s14.INIT=16'h606C;
  LUT4 step_0_s5 (
    .F(step_0_13),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10),
    .I3(n109_4) 
);
defparam step_0_s5.INIT=16'hFFE0;
  LUT4 n193_s17 (
    .F(n193_23),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10),
    .I3(n109_4) 
);
defparam n193_s17.INIT=16'hFF4A;
  DFFRE timer_14_s0 (
    .Q(timer[14]),
    .D(n86_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_14_s0.INIT=1'b0;
  DFFRE timer_13_s0 (
    .Q(timer[13]),
    .D(n87_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_13_s0.INIT=1'b0;
  DFFRE timer_12_s0 (
    .Q(timer[12]),
    .D(n88_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_12_s0.INIT=1'b0;
  DFFRE timer_11_s0 (
    .Q(timer[11]),
    .D(n89_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_11_s0.INIT=1'b0;
  DFFRE timer_10_s0 (
    .Q(timer[10]),
    .D(n90_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_10_s0.INIT=1'b0;
  DFFRE timer_9_s0 (
    .Q(timer[9]),
    .D(n91_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_9_s0.INIT=1'b0;
  DFFRE timer_8_s0 (
    .Q(timer[8]),
    .D(n92_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_8_s0.INIT=1'b0;
  DFFRE timer_7_s0 (
    .Q(timer[7]),
    .D(n93_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_7_s0.INIT=1'b0;
  DFFRE timer_6_s0 (
    .Q(timer[6]),
    .D(n94_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_6_s0.INIT=1'b0;
  DFFRE timer_5_s0 (
    .Q(timer[5]),
    .D(n95_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_5_s0.INIT=1'b0;
  DFFRE timer_4_s0 (
    .Q(timer[4]),
    .D(n96_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_4_s0.INIT=1'b0;
  DFFRE timer_3_s0 (
    .Q(timer[3]),
    .D(n97_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_3_s0.INIT=1'b0;
  DFFRE timer_2_s0 (
    .Q(timer[2]),
    .D(n98_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_2_s0.INIT=1'b0;
  DFFRE timer_1_s0 (
    .Q(timer[1]),
    .D(n99_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_1_s0.INIT=1'b0;
  DFFRE timer_15_s0 (
    .Q(timer[15]),
    .D(n85_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_15_s0.INIT=1'b0;
  DFFE qpi_on_s4 (
    .Q(qpi_on_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n148_3) 
);
defparam qpi_on_s4.INIT=1'b0;
  DFFE step_2_s2 (
    .Q(step[2]),
    .D(n187_18),
    .CLK(clk_PSRAM),
    .CE(step_0_13) 
);
defparam step_2_s2.INIT=1'b0;
  DFFE spi_start_s1 (
    .Q(spi_start),
    .D(n196_12),
    .CLK(clk_PSRAM),
    .CE(n196_10) 
);
defparam spi_start_s1.INIT=1'b0;
  DFFR timer_0_s1 (
    .Q(timer[0]),
    .D(n100_8),
    .CLK(clk_PSRAM),
    .RESET(n109_4) 
);
defparam timer_0_s1.INIT=1'b0;
  DFF step_1_s4 (
    .Q(step[1]),
    .D(n190_19),
    .CLK(clk_PSRAM) 
);
defparam step_1_s4.INIT=1'b0;
  DFF step_0_s4 (
    .Q(step[0]),
    .D(n193_23),
    .CLK(clk_PSRAM) 
);
defparam step_0_s4.INIT=1'b0;
  ALU n99_s (
    .SUM(n99_1),
    .COUT(n99_2),
    .I0(timer[1]),
    .I1(timer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n99_s.ALU_MODE=0;
  ALU n98_s (
    .SUM(n98_1),
    .COUT(n98_2),
    .I0(timer[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n99_2) 
);
defparam n98_s.ALU_MODE=0;
  ALU n97_s (
    .SUM(n97_1),
    .COUT(n97_2),
    .I0(timer[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n98_2) 
);
defparam n97_s.ALU_MODE=0;
  ALU n96_s (
    .SUM(n96_1),
    .COUT(n96_2),
    .I0(timer[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n97_2) 
);
defparam n96_s.ALU_MODE=0;
  ALU n95_s (
    .SUM(n95_1),
    .COUT(n95_2),
    .I0(timer[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n96_2) 
);
defparam n95_s.ALU_MODE=0;
  ALU n94_s (
    .SUM(n94_1),
    .COUT(n94_2),
    .I0(timer[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n95_2) 
);
defparam n94_s.ALU_MODE=0;
  ALU n93_s (
    .SUM(n93_1),
    .COUT(n93_2),
    .I0(timer[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n94_2) 
);
defparam n93_s.ALU_MODE=0;
  ALU n92_s (
    .SUM(n92_1),
    .COUT(n92_2),
    .I0(timer[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n93_2) 
);
defparam n92_s.ALU_MODE=0;
  ALU n91_s (
    .SUM(n91_1),
    .COUT(n91_2),
    .I0(timer[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n92_2) 
);
defparam n91_s.ALU_MODE=0;
  ALU n90_s (
    .SUM(n90_1),
    .COUT(n90_2),
    .I0(timer[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n91_2) 
);
defparam n90_s.ALU_MODE=0;
  ALU n89_s (
    .SUM(n89_1),
    .COUT(n89_2),
    .I0(timer[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n90_2) 
);
defparam n89_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(timer[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n89_2) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_2),
    .I0(timer[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n86_s (
    .SUM(n86_1),
    .COUT(n86_2),
    .I0(timer[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n87_2) 
);
defparam n86_s.ALU_MODE=0;
  ALU n85_s (
    .SUM(n85_1),
    .COUT(n85_0_COUT),
    .I0(timer[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n86_2) 
);
defparam n85_s.ALU_MODE=0;
  memory_driver PSRAM1 (
    .qpi_on_Z(qpi_on_Z),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .n139_5(n139_5),
    .burst_mode(burst_mode),
    .stop_acquisition(stop_acquisition),
    .fifo_empty(fifo_empty),
    .clk_PSRAM(clk_PSRAM),
    .address(address[22:1]),
    .read_write(read_write[1:0]),
    .step(step[2:0]),
    .fifo_rd_Z(fifo_rd_Z),
    .next_write_Z(next_write_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .mem_sio_0_5(mem_sio_0_5),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .n500_18(n500_18),
    .n352_14(n352_14),
    .n512_7(n512_7),
    .n29_8(n29_8),
    .n41_6(n41_6),
    .address_reg(address_reg[22:1])
);
  memory_driver_0 PSRAM2 (
    .n41_6(n41_6),
    .qpi_on_Z(qpi_on_Z),
    .n139_5(n139_5),
    .n500_18(n500_18),
    .n352_14(n352_14),
    .burst_mode(burst_mode),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .n512_7(n512_7),
    .stop_acquisition(stop_acquisition),
    .fifo_empty(fifo_empty),
    .step(step[2:0]),
    .read_write(read_write[1:0]),
    .address_reg(address_reg[22:1]),
    .mem_sio_0_5(mem_sio_0_5_2),
    .n28_6(n28_6_3),
    .n27_6(n27_6_4),
    .n26_6(n26_6_5),
    .n29_8(n29_8_6)
);
  memory_driver_1 PSRAM3 (
    .n41_6(n41_6),
    .qpi_on_Z(qpi_on_Z),
    .n139_5(n139_5),
    .burst_mode(burst_mode),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .n352_14(n352_14),
    .stop_acquisition(stop_acquisition),
    .n512_7(n512_7),
    .fifo_empty(fifo_empty),
    .mem_sio_3_in(mem_sio_3_in[3:0]),
    .step(step[2:0]),
    .read_write(read_write[1:0]),
    .address_reg(address_reg[22:1]),
    .mem_sio_0_5(mem_sio_0_5_7),
    .n28_6(n28_6_8),
    .n27_6(n27_6_9),
    .n26_6(n26_6_10),
    .n29_8(n29_8_11),
    .data_out_3(data_out_3[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* psram */
module uart (
  uart_rx_d,
  clk_PSRAM,
  send_uart,
  read,
  flag_acq_Z,
  UART_finished,
  uart_tx_d,
  trigger_Z,
  threshold_Z,
  samples_after_Z,
  samples_before_Z
)
;
input uart_rx_d;
input clk_PSRAM;
input send_uart;
input [15:0] read;
output flag_acq_Z;
output UART_finished;
output uart_tx_d;
output [7:0] trigger_Z;
output [12:0] threshold_Z;
output [23:0] samples_after_Z;
output [23:2] samples_before_Z;
wire n790_6;
wire n790_7;
wire n791_6;
wire n791_7;
wire n792_6;
wire n792_7;
wire n793_6;
wire n793_7;
wire n794_6;
wire n794_7;
wire n795_6;
wire n795_7;
wire n796_6;
wire n796_7;
wire n797_6;
wire n797_7;
wire n835_20;
wire n835_21;
wire n835_22;
wire n835_23;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n1729_3;
wire n1745_3;
wire n1753_3;
wire n1777_3;
wire n973_5;
wire n975_5;
wire n977_5;
wire n979_5;
wire n981_5;
wire n983_5;
wire n985_5;
wire n987_5;
wire n1898_4;
wire n152_16;
wire n153_16;
wire n154_15;
wire n155_15;
wire n156_15;
wire n157_15;
wire n158_15;
wire n159_15;
wire n160_15;
wire n161_15;
wire n162_15;
wire n163_15;
wire n164_15;
wire n166_27;
wire n169_7;
wire n569_4;
wire byteReady_8;
wire rxBitNumber_2_8;
wire \buffer[1]_7_8 ;
wire txByteCounter_1_9;
wire txBitNumber_2_9;
wire n955_18;
wire n1003_14;
wire n1016_16;
wire n1018_13;
wire n1006_17;
wire n989_22;
wire n991_24;
wire n993_24;
wire n995_24;
wire n996_24;
wire n999_24;
wire n1001_18;
wire rxCounter_11_8;
wire rxState_1_8;
wire \buffer[0]_7_8 ;
wire rxState_2_9;
wire n167_28;
wire n165_28;
wire n179_15;
wire n178_14;
wire n177_14;
wire n184_4;
wire n1729_4;
wire n1737_5;
wire n1769_4;
wire n1801_4;
wire n1801_5;
wire n1898_5;
wire n152_17;
wire n153_17;
wire n155_16;
wire n155_17;
wire n156_16;
wire n158_16;
wire n159_16;
wire n161_16;
wire n164_16;
wire n166_28;
wire n569_5;
wire txByteCounter_1_10;
wire txBitNumber_2_10;
wire n990_27;
wire n1016_17;
wire n1006_18;
wire n991_25;
wire n991_26;
wire n993_25;
wire n995_25;
wire n996_25;
wire n998_25;
wire rxState_1_9;
wire rxState_1_10;
wire rxState_1_11;
wire rxState_2_10;
wire n1801_6;
wire n1801_7;
wire n1898_6;
wire n1898_7;
wire n1898_8;
wire n155_18;
wire n569_6;
wire n569_7;
wire rxState_1_12;
wire rxState_1_13;
wire rxState_1_14;
wire \buffer[0]_7_11 ;
wire n298_22;
wire n1761_5;
wire n182_6;
wire n183_6;
wire n1769_6;
wire n1737_7;
wire n1793_6;
wire n1801_9;
wire n1020_15;
wire n1005_15;
wire n990_29;
wire txState_1_14;
wire n646_6;
wire txCounter_1_10;
wire n1000_26;
wire n998_27;
wire n997_26;
wire n994_26;
wire n992_26;
wire txState_0_10;
wire n1793_8;
wire flag_end_tx_8;
wire byteReady;
wire n790_9;
wire n791_9;
wire n792_9;
wire n793_9;
wire n794_9;
wire n795_9;
wire n796_9;
wire n797_9;
wire n835_25;
wire n835_27;
wire n835_29;
wire n185_6;
wire [7:0] dataIn;
wire [2:0] rxBitNumber;
wire [3:0] rxByteCounter;
wire [7:0] \buffer[8] ;
wire [7:0] \buffer[7] ;
wire [7:0] \buffer[6] ;
wire [7:0] \buffer[5] ;
wire [7:0] \buffer[4] ;
wire [7:0] \buffer[3] ;
wire [7:0] \buffer[2] ;
wire [7:0] dataOut;
wire [7:0] \buffer[1] ;
wire [1:0] txState;
wire [10:0] txCounter;
wire [1:0] txByteCounter;
wire [2:0] txBitNumber;
wire [12:0] rxCounter;
wire [2:0] rxState;
wire [7:0] \buffer[0] ;
wire VCC;
wire GND;
  LUT3 n790_s6 (
    .F(n790_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[1] [7]),
    .I2(txByteCounter[0]) 
);
defparam n790_s6.INIT=8'hCA;
  LUT3 n790_s7 (
    .F(n790_7),
    .I0(\buffer[2] [7]),
    .I1(\buffer[3] [7]),
    .I2(txByteCounter[0]) 
);
defparam n790_s7.INIT=8'hCA;
  LUT3 n791_s6 (
    .F(n791_6),
    .I0(\buffer[0] [6]),
    .I1(\buffer[1] [6]),
    .I2(txByteCounter[0]) 
);
defparam n791_s6.INIT=8'hCA;
  LUT3 n791_s7 (
    .F(n791_7),
    .I0(\buffer[2] [6]),
    .I1(\buffer[3] [6]),
    .I2(txByteCounter[0]) 
);
defparam n791_s7.INIT=8'hCA;
  LUT3 n792_s6 (
    .F(n792_6),
    .I0(\buffer[0] [5]),
    .I1(\buffer[1] [5]),
    .I2(txByteCounter[0]) 
);
defparam n792_s6.INIT=8'hCA;
  LUT3 n792_s7 (
    .F(n792_7),
    .I0(\buffer[2] [5]),
    .I1(\buffer[3] [5]),
    .I2(txByteCounter[0]) 
);
defparam n792_s7.INIT=8'hCA;
  LUT3 n793_s6 (
    .F(n793_6),
    .I0(\buffer[0] [4]),
    .I1(\buffer[1] [4]),
    .I2(txByteCounter[0]) 
);
defparam n793_s6.INIT=8'hCA;
  LUT3 n793_s7 (
    .F(n793_7),
    .I0(\buffer[2] [4]),
    .I1(\buffer[3] [4]),
    .I2(txByteCounter[0]) 
);
defparam n793_s7.INIT=8'hCA;
  LUT3 n794_s6 (
    .F(n794_6),
    .I0(\buffer[0] [3]),
    .I1(\buffer[1] [3]),
    .I2(txByteCounter[0]) 
);
defparam n794_s6.INIT=8'hCA;
  LUT3 n794_s7 (
    .F(n794_7),
    .I0(\buffer[2] [3]),
    .I1(\buffer[3] [3]),
    .I2(txByteCounter[0]) 
);
defparam n794_s7.INIT=8'hCA;
  LUT3 n795_s6 (
    .F(n795_6),
    .I0(\buffer[0] [2]),
    .I1(\buffer[1] [2]),
    .I2(txByteCounter[0]) 
);
defparam n795_s6.INIT=8'hCA;
  LUT3 n795_s7 (
    .F(n795_7),
    .I0(\buffer[2] [2]),
    .I1(\buffer[3] [2]),
    .I2(txByteCounter[0]) 
);
defparam n795_s7.INIT=8'hCA;
  LUT3 n796_s6 (
    .F(n796_6),
    .I0(\buffer[0] [1]),
    .I1(\buffer[1] [1]),
    .I2(txByteCounter[0]) 
);
defparam n796_s6.INIT=8'hCA;
  LUT3 n796_s7 (
    .F(n796_7),
    .I0(\buffer[2] [1]),
    .I1(\buffer[3] [1]),
    .I2(txByteCounter[0]) 
);
defparam n796_s7.INIT=8'hCA;
  LUT3 n797_s6 (
    .F(n797_6),
    .I0(\buffer[0] [0]),
    .I1(\buffer[1] [0]),
    .I2(txByteCounter[0]) 
);
defparam n797_s6.INIT=8'hCA;
  LUT3 n797_s7 (
    .F(n797_7),
    .I0(\buffer[2] [0]),
    .I1(\buffer[3] [0]),
    .I2(txByteCounter[0]) 
);
defparam n797_s7.INIT=8'hCA;
  LUT3 n835_s24 (
    .F(n835_20),
    .I0(dataOut[0]),
    .I1(dataOut[1]),
    .I2(txBitNumber[0]) 
);
defparam n835_s24.INIT=8'hCA;
  LUT3 n835_s25 (
    .F(n835_21),
    .I0(dataOut[2]),
    .I1(dataOut[3]),
    .I2(txBitNumber[0]) 
);
defparam n835_s25.INIT=8'hCA;
  LUT3 n835_s26 (
    .F(n835_22),
    .I0(dataOut[4]),
    .I1(dataOut[5]),
    .I2(txBitNumber[0]) 
);
defparam n835_s26.INIT=8'hCA;
  LUT3 n835_s27 (
    .F(n835_23),
    .I0(dataOut[6]),
    .I1(dataOut[7]),
    .I2(txBitNumber[0]) 
);
defparam n835_s27.INIT=8'hCA;
  LUT3 n646_s0 (
    .F(n646_3),
    .I0(dataIn[7]),
    .I1(read[7]),
    .I2(n646_6) 
);
defparam n646_s0.INIT=8'hCA;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(dataIn[6]),
    .I1(read[6]),
    .I2(n646_6) 
);
defparam n647_s0.INIT=8'hCA;
  LUT3 n648_s0 (
    .F(n648_3),
    .I0(dataIn[5]),
    .I1(read[5]),
    .I2(n646_6) 
);
defparam n648_s0.INIT=8'hCA;
  LUT3 n649_s0 (
    .F(n649_3),
    .I0(dataIn[4]),
    .I1(read[4]),
    .I2(n646_6) 
);
defparam n649_s0.INIT=8'hCA;
  LUT3 n650_s0 (
    .F(n650_3),
    .I0(dataIn[3]),
    .I1(read[3]),
    .I2(n646_6) 
);
defparam n650_s0.INIT=8'hCA;
  LUT3 n651_s0 (
    .F(n651_3),
    .I0(dataIn[2]),
    .I1(read[2]),
    .I2(n646_6) 
);
defparam n651_s0.INIT=8'hCA;
  LUT3 n652_s0 (
    .F(n652_3),
    .I0(dataIn[1]),
    .I1(read[1]),
    .I2(n646_6) 
);
defparam n652_s0.INIT=8'hCA;
  LUT3 n653_s0 (
    .F(n653_3),
    .I0(dataIn[0]),
    .I1(read[0]),
    .I2(n646_6) 
);
defparam n653_s0.INIT=8'hCA;
  LUT4 n1729_s0 (
    .F(n1729_3),
    .I0(rxByteCounter[2]),
    .I1(byteReady),
    .I2(rxByteCounter[3]),
    .I3(n1729_4) 
);
defparam n1729_s0.INIT=16'h4000;
  LUT3 n1745_s0 (
    .F(n1745_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1737_5) 
);
defparam n1745_s0.INIT=8'h40;
  LUT3 n1753_s0 (
    .F(n1753_3),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(n1737_5) 
);
defparam n1753_s0.INIT=8'h40;
  LUT3 n1777_s0 (
    .F(n1777_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1769_4) 
);
defparam n1777_s0.INIT=8'h40;
  LUT4 n973_s2 (
    .F(n973_5),
    .I0(n1801_5),
    .I1(dataIn[7]),
    .I2(read[15]),
    .I3(n646_6) 
);
defparam n973_s2.INIT=16'hF044;
  LUT4 n975_s2 (
    .F(n975_5),
    .I0(dataIn[6]),
    .I1(n1793_6),
    .I2(read[14]),
    .I3(n646_6) 
);
defparam n975_s2.INIT=16'hF088;
  LUT4 n977_s2 (
    .F(n977_5),
    .I0(n1801_5),
    .I1(dataIn[5]),
    .I2(read[13]),
    .I3(n646_6) 
);
defparam n977_s2.INIT=16'hF044;
  LUT4 n979_s2 (
    .F(n979_5),
    .I0(dataIn[4]),
    .I1(n1793_6),
    .I2(read[12]),
    .I3(n646_6) 
);
defparam n979_s2.INIT=16'hF088;
  LUT4 n981_s2 (
    .F(n981_5),
    .I0(n1801_5),
    .I1(dataIn[3]),
    .I2(read[11]),
    .I3(n646_6) 
);
defparam n981_s2.INIT=16'hF044;
  LUT4 n983_s2 (
    .F(n983_5),
    .I0(n1801_5),
    .I1(dataIn[2]),
    .I2(read[10]),
    .I3(n646_6) 
);
defparam n983_s2.INIT=16'hF044;
  LUT4 n985_s2 (
    .F(n985_5),
    .I0(dataIn[1]),
    .I1(n1793_6),
    .I2(read[9]),
    .I3(n646_6) 
);
defparam n985_s2.INIT=16'hF088;
  LUT4 n987_s2 (
    .F(n987_5),
    .I0(dataIn[0]),
    .I1(n1793_6),
    .I2(read[8]),
    .I3(n646_6) 
);
defparam n987_s2.INIT=16'hF088;
  LUT3 n1898_s1 (
    .F(n1898_4),
    .I0(txState[1]),
    .I1(txState[0]),
    .I2(n1898_5) 
);
defparam n1898_s1.INIT=8'h40;
  LUT3 n152_s12 (
    .F(n152_16),
    .I0(rxBitNumber_2_8),
    .I1(n152_17),
    .I2(rxCounter[12]) 
);
defparam n152_s12.INIT=8'h14;
  LUT4 n153_s12 (
    .F(n153_16),
    .I0(rxCounter[10]),
    .I1(n153_17),
    .I2(rxBitNumber_2_8),
    .I3(rxCounter[11]) 
);
defparam n153_s12.INIT=16'h0708;
  LUT3 n154_s11 (
    .F(n154_15),
    .I0(rxBitNumber_2_8),
    .I1(rxCounter[10]),
    .I2(n153_17) 
);
defparam n154_s11.INIT=8'h14;
  LUT3 n155_s11 (
    .F(n155_15),
    .I0(n155_16),
    .I1(rxCounter[9]),
    .I2(n155_17) 
);
defparam n155_s11.INIT=8'h60;
  LUT4 n156_s11 (
    .F(n156_15),
    .I0(rxCounter[7]),
    .I1(n156_16),
    .I2(rxCounter[8]),
    .I3(n155_17) 
);
defparam n156_s11.INIT=16'h7800;
  LUT3 n157_s11 (
    .F(n157_15),
    .I0(rxCounter[7]),
    .I1(n156_16),
    .I2(n155_17) 
);
defparam n157_s11.INIT=8'h60;
  LUT3 n158_s11 (
    .F(n158_15),
    .I0(n158_16),
    .I1(rxCounter[6]),
    .I2(n155_17) 
);
defparam n158_s11.INIT=8'h60;
  LUT4 n159_s11 (
    .F(n159_15),
    .I0(rxCounter[4]),
    .I1(n159_16),
    .I2(rxCounter[5]),
    .I3(n155_17) 
);
defparam n159_s11.INIT=16'h7800;
  LUT3 n160_s11 (
    .F(n160_15),
    .I0(rxCounter[4]),
    .I1(n159_16),
    .I2(n155_17) 
);
defparam n160_s11.INIT=8'h60;
  LUT3 n161_s11 (
    .F(n161_15),
    .I0(n161_16),
    .I1(rxCounter[3]),
    .I2(n155_17) 
);
defparam n161_s11.INIT=8'h60;
  LUT4 n162_s11 (
    .F(n162_15),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]),
    .I3(n155_17) 
);
defparam n162_s11.INIT=16'h7800;
  LUT3 n163_s11 (
    .F(n163_15),
    .I0(rxBitNumber_2_8),
    .I1(rxCounter[0]),
    .I2(rxCounter[1]) 
);
defparam n163_s11.INIT=8'h14;
  LUT3 n164_s11 (
    .F(n164_15),
    .I0(rxCounter[0]),
    .I1(n164_16),
    .I2(rxBitNumber_2_8) 
);
defparam n164_s11.INIT=8'hF1;
  LUT4 n166_s19 (
    .F(n166_27),
    .I0(n166_28),
    .I1(rxState[1]),
    .I2(rxState[2]),
    .I3(rxState[0]) 
);
defparam n166_s19.INIT=16'hC5CC;
  LUT3 n169_s3 (
    .F(n169_7),
    .I0(rxState[2]),
    .I1(rxState[0]),
    .I2(rxState[1]) 
);
defparam n169_s3.INIT=8'h40;
  LUT3 n569_s1 (
    .F(n569_4),
    .I0(n569_5),
    .I1(n1801_4),
    .I2(byteReady) 
);
defparam n569_s1.INIT=8'hD0;
  LUT4 byteReady_s3 (
    .F(byteReady_8),
    .I0(rxState[2]),
    .I1(n164_16),
    .I2(rxState[1]),
    .I3(rxState[0]) 
);
defparam byteReady_s3.INIT=16'h0C05;
  LUT4 rxBitNumber_2_s4 (
    .F(rxBitNumber_2_8),
    .I0(uart_rx_d),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam rxBitNumber_2_s4.INIT=16'h3001;
  LUT4 \buffer[1]_7_s3  (
    .F(\buffer[1]_7_8 ),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(n1769_4),
    .I3(n646_6) 
);
defparam \buffer[1]_7_s3 .INIT=16'hFF40;
  LUT4 txByteCounter_1_s4 (
    .F(txByteCounter_1_9),
    .I0(txState[0]),
    .I1(txByteCounter_1_10),
    .I2(n646_6),
    .I3(n955_18) 
);
defparam txByteCounter_1_s4.INIT=16'hF0F8;
  LUT4 txBitNumber_2_s4 (
    .F(txBitNumber_2_9),
    .I0(txBitNumber_2_10),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1898_5) 
);
defparam txBitNumber_2_s4.INIT=16'h1C00;
  LUT4 n955_s14 (
    .F(n955_18),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(txState[0]),
    .I3(txByteCounter_1_10) 
);
defparam n955_s14.INIT=16'h4000;
  LUT2 n1003_s10 (
    .F(n1003_14),
    .I0(txByteCounter[1]),
    .I1(n1005_15) 
);
defparam n1003_s10.INIT=4'h8;
  LUT4 n1016_s12 (
    .F(n1016_16),
    .I0(txState[0]),
    .I1(n1016_17),
    .I2(txBitNumber[2]),
    .I3(txByteCounter_1_10) 
);
defparam n1016_s12.INIT=16'h1400;
  LUT4 n1018_s9 (
    .F(n1018_13),
    .I0(txState[0]),
    .I1(txBitNumber[0]),
    .I2(txBitNumber[1]),
    .I3(txByteCounter_1_10) 
);
defparam n1018_s9.INIT=16'h1400;
  LUT4 n1006_s13 (
    .F(n1006_17),
    .I0(n1006_18),
    .I1(n835_29),
    .I2(txState[0]),
    .I3(txState[1]) 
);
defparam n1006_s13.INIT=16'hFC05;
  LUT3 n989_s18 (
    .F(n989_22),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1898_5) 
);
defparam n989_s18.INIT=8'h60;
  LUT4 n991_s18 (
    .F(n991_24),
    .I0(txCounter[9]),
    .I1(n991_25),
    .I2(n991_26),
    .I3(txCounter[10]) 
);
defparam n991_s18.INIT=16'h0708;
  LUT4 n993_s18 (
    .F(n993_24),
    .I0(txCounter[7]),
    .I1(n993_25),
    .I2(n991_26),
    .I3(txCounter[8]) 
);
defparam n993_s18.INIT=16'h0708;
  LUT3 n995_s18 (
    .F(n995_24),
    .I0(n995_25),
    .I1(txCounter[6]),
    .I2(txState_1_14) 
);
defparam n995_s18.INIT=8'h60;
  LUT4 n996_s18 (
    .F(n996_24),
    .I0(txCounter[4]),
    .I1(n996_25),
    .I2(n991_26),
    .I3(txCounter[5]) 
);
defparam n996_s18.INIT=16'h0708;
  LUT4 n999_s18 (
    .F(n999_24),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(n991_26),
    .I3(txCounter[2]) 
);
defparam n999_s18.INIT=16'h0708;
  LUT3 n1001_s13 (
    .F(n1001_18),
    .I0(txState_1_14),
    .I1(txCounter_1_10),
    .I2(txCounter[0]) 
);
defparam n1001_s13.INIT=8'h3A;
  LUT4 rxCounter_11_s3 (
    .F(rxCounter_11_8),
    .I0(rxState[0]),
    .I1(uart_rx_d),
    .I2(rxState[2]),
    .I3(rxState[1]) 
);
defparam rxCounter_11_s3.INIT=16'h0FAB;
  LUT3 rxState_1_s3 (
    .F(rxState_1_8),
    .I0(rxState_1_9),
    .I1(rxState_1_10),
    .I2(rxState_1_11) 
);
defparam rxState_1_s3.INIT=8'h4F;
  LUT4 \buffer[0]_7_s3  (
    .F(\buffer[0]_7_8 ),
    .I0(n1793_6),
    .I1(byteReady),
    .I2(n646_6),
    .I3(\buffer[0]_7_11 ) 
);
defparam \buffer[0]_7_s3 .INIT=16'hFFF4;
  LUT4 rxState_2_s4 (
    .F(rxState_2_9),
    .I0(rxCounter[5]),
    .I1(rxState_2_10),
    .I2(rxState[2]),
    .I3(rxState_1_8) 
);
defparam rxState_2_s4.INIT=16'h4F00;
  LUT3 n167_s21 (
    .F(n167_28),
    .I0(n166_28),
    .I1(rxState[0]),
    .I2(rxState[2]) 
);
defparam n167_s21.INIT=8'h0B;
  LUT3 n165_s21 (
    .F(n165_28),
    .I0(rxState[2]),
    .I1(rxState[0]),
    .I2(n166_28) 
);
defparam n165_s21.INIT=8'h40;
  LUT2 n179_s10 (
    .F(n179_15),
    .I0(rxBitNumber[0]),
    .I1(rxState[1]) 
);
defparam n179_s10.INIT=4'h4;
  LUT3 n178_s9 (
    .F(n178_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxState[1]) 
);
defparam n178_s9.INIT=8'h60;
  LUT4 n177_s9 (
    .F(n177_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(rxState[1]) 
);
defparam n177_s9.INIT=16'h7800;
  LUT2 n184_s0 (
    .F(n184_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]) 
);
defparam n184_s0.INIT=4'h6;
  LUT2 n1729_s1 (
    .F(n1729_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]) 
);
defparam n1729_s1.INIT=4'h1;
  LUT3 n1737_s2 (
    .F(n1737_5),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(byteReady) 
);
defparam n1737_s2.INIT=8'h40;
  LUT3 n1769_s1 (
    .F(n1769_4),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[3]),
    .I2(byteReady) 
);
defparam n1769_s1.INIT=8'h10;
  LUT4 n1801_s1 (
    .F(n1801_4),
    .I0(dataIn[3]),
    .I1(dataIn[2]),
    .I2(n1801_6),
    .I3(n1801_7) 
);
defparam n1801_s1.INIT=16'h1000;
  LUT2 n1801_s2 (
    .F(n1801_5),
    .I0(n569_5),
    .I1(n298_22) 
);
defparam n1801_s2.INIT=4'h8;
  LUT4 n1898_s2 (
    .F(n1898_5),
    .I0(txCounter[0]),
    .I1(n1898_6),
    .I2(n1898_7),
    .I3(n1898_8) 
);
defparam n1898_s2.INIT=16'h4000;
  LUT3 n152_s13 (
    .F(n152_17),
    .I0(rxCounter[10]),
    .I1(rxCounter[11]),
    .I2(n153_17) 
);
defparam n152_s13.INIT=8'h80;
  LUT4 n153_s13 (
    .F(n153_17),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(rxCounter[9]),
    .I3(n156_16) 
);
defparam n153_s13.INIT=16'h8000;
  LUT3 n155_s12 (
    .F(n155_16),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(n156_16) 
);
defparam n155_s12.INIT=8'h80;
  LUT3 n155_s13 (
    .F(n155_17),
    .I0(rxState_1_10),
    .I1(n155_18),
    .I2(rxBitNumber_2_8) 
);
defparam n155_s13.INIT=8'h0D;
  LUT4 n156_s12 (
    .F(n156_16),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(rxCounter[6]),
    .I3(n159_16) 
);
defparam n156_s12.INIT=16'h8000;
  LUT3 n158_s12 (
    .F(n158_16),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(n159_16) 
);
defparam n158_s12.INIT=8'h80;
  LUT4 n159_s12 (
    .F(n159_16),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]),
    .I3(rxCounter[3]) 
);
defparam n159_s12.INIT=16'h8000;
  LUT3 n161_s12 (
    .F(n161_16),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]) 
);
defparam n161_s12.INIT=8'h80;
  LUT4 n164_s12 (
    .F(n164_16),
    .I0(rxCounter[5]),
    .I1(rxCounter[6]),
    .I2(rxState[2]),
    .I3(rxState_1_10) 
);
defparam n164_s12.INIT=16'h4000;
  LUT4 n166_s20 (
    .F(n166_28),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(rxState[1]) 
);
defparam n166_s20.INIT=16'h8000;
  LUT4 n569_s2 (
    .F(n569_5),
    .I0(\buffer[0] [4]),
    .I1(\buffer[0] [5]),
    .I2(n569_6),
    .I3(n569_7) 
);
defparam n569_s2.INIT=16'h1000;
  LUT2 txByteCounter_1_s5 (
    .F(txByteCounter_1_10),
    .I0(txState[1]),
    .I1(n1898_5) 
);
defparam txByteCounter_1_s5.INIT=4'h8;
  LUT3 txBitNumber_2_s5 (
    .F(txBitNumber_2_10),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]) 
);
defparam txBitNumber_2_s5.INIT=8'h80;
  LUT4 n990_s23 (
    .F(n990_27),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(txBitNumber_2_10),
    .I3(txState[0]) 
);
defparam n990_s23.INIT=16'hBBF0;
  LUT2 n1016_s13 (
    .F(n1016_17),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]) 
);
defparam n1016_s13.INIT=4'h8;
  LUT2 n1006_s14 (
    .F(n1006_18),
    .I0(uart_tx_d),
    .I1(send_uart) 
);
defparam n1006_s14.INIT=4'h4;
  LUT3 n991_s19 (
    .F(n991_25),
    .I0(txCounter[7]),
    .I1(txCounter[8]),
    .I2(n993_25) 
);
defparam n991_s19.INIT=8'h80;
  LUT2 n991_s20 (
    .F(n991_26),
    .I0(txState[0]),
    .I1(txState[1]) 
);
defparam n991_s20.INIT=4'h1;
  LUT4 n993_s19 (
    .F(n993_25),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(txCounter[6]),
    .I3(n996_25) 
);
defparam n993_s19.INIT=16'h8000;
  LUT3 n995_s19 (
    .F(n995_25),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(n996_25) 
);
defparam n995_s19.INIT=8'h80;
  LUT4 n996_s19 (
    .F(n996_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[2]),
    .I3(txCounter[3]) 
);
defparam n996_s19.INIT=16'h8000;
  LUT3 n998_s19 (
    .F(n998_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[2]) 
);
defparam n998_s19.INIT=8'h80;
  LUT4 rxState_1_s4 (
    .F(rxState_1_9),
    .I0(rxState[1]),
    .I1(rxState[0]),
    .I2(rxCounter[5]),
    .I3(rxCounter[6]) 
);
defparam rxState_1_s4.INIT=16'hF53F;
  LUT4 rxState_1_s5 (
    .F(rxState_1_10),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[12]),
    .I3(rxState_1_12) 
);
defparam rxState_1_s5.INIT=16'h0100;
  LUT4 rxState_1_s6 (
    .F(rxState_1_11),
    .I0(uart_rx_d),
    .I1(rxState[0]),
    .I2(rxState[2]),
    .I3(rxState[1]) 
);
defparam rxState_1_s6.INIT=16'h030E;
  LUT4 rxState_2_s5 (
    .F(rxState_2_10),
    .I0(rxState[1]),
    .I1(rxState[0]),
    .I2(rxCounter[6]),
    .I3(rxState_1_10) 
);
defparam rxState_2_s5.INIT=16'h4000;
  LUT2 n1801_s3 (
    .F(n1801_6),
    .I0(dataIn[1]),
    .I1(dataIn[0]) 
);
defparam n1801_s3.INIT=4'h8;
  LUT4 n1801_s4 (
    .F(n1801_7),
    .I0(dataIn[7]),
    .I1(dataIn[5]),
    .I2(dataIn[6]),
    .I3(dataIn[4]) 
);
defparam n1801_s4.INIT=16'h1000;
  LUT2 n1898_s3 (
    .F(n1898_6),
    .I0(txCounter[1]),
    .I1(txCounter[10]) 
);
defparam n1898_s3.INIT=4'h1;
  LUT4 n1898_s4 (
    .F(n1898_7),
    .I0(txCounter[7]),
    .I1(txCounter[8]),
    .I2(txCounter[9]),
    .I3(txCounter[6]) 
);
defparam n1898_s4.INIT=16'h0100;
  LUT4 n1898_s5 (
    .F(n1898_8),
    .I0(txCounter[2]),
    .I1(txCounter[3]),
    .I2(txCounter[4]),
    .I3(txCounter[5]) 
);
defparam n1898_s5.INIT=16'h0001;
  LUT4 n155_s14 (
    .F(n155_18),
    .I0(rxCounter[6]),
    .I1(rxState[0]),
    .I2(rxState[2]),
    .I3(rxCounter[5]) 
);
defparam n155_s14.INIT=16'hFB0F;
  LUT2 n569_s3 (
    .F(n569_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[0] [6]) 
);
defparam n569_s3.INIT=4'h4;
  LUT4 n569_s4 (
    .F(n569_7),
    .I0(\buffer[0] [1]),
    .I1(\buffer[0] [2]),
    .I2(\buffer[0] [3]),
    .I3(\buffer[0] [0]) 
);
defparam n569_s4.INIT=16'h0100;
  LUT4 rxState_1_s7 (
    .F(rxState_1_12),
    .I0(rxCounter[8]),
    .I1(rxCounter[9]),
    .I2(rxState_1_13),
    .I3(rxState_1_14) 
);
defparam rxState_1_s7.INIT=16'h1000;
  LUT2 rxState_1_s8 (
    .F(rxState_1_13),
    .I0(rxCounter[10]),
    .I1(rxCounter[11]) 
);
defparam rxState_1_s8.INIT=4'h1;
  LUT4 rxState_1_s9 (
    .F(rxState_1_14),
    .I0(rxCounter[2]),
    .I1(rxCounter[3]),
    .I2(rxCounter[4]),
    .I3(rxCounter[7]) 
);
defparam rxState_1_s9.INIT=16'h0001;
  LUT3 \buffer[0]_7_s5  (
    .F(\buffer[0]_7_11 ),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1769_4) 
);
defparam \buffer[0]_7_s5 .INIT=8'h10;
  LUT4 n298_s13 (
    .F(n298_22),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[2]),
    .I3(rxByteCounter[3]) 
);
defparam n298_s13.INIT=16'hFE00;
  LUT3 n1761_s1 (
    .F(n1761_5),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1737_5) 
);
defparam n1761_s1.INIT=8'h10;
  LUT4 n182_s1 (
    .F(n182_6),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[1]),
    .I3(rxByteCounter[3]) 
);
defparam n182_s1.INIT=16'h7F80;
  LUT3 n183_s1 (
    .F(n183_6),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[1]) 
);
defparam n183_s1.INIT=8'h6A;
  LUT3 n1769_s2 (
    .F(n1769_6),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1769_4) 
);
defparam n1769_s2.INIT=8'h80;
  LUT3 n1737_s3 (
    .F(n1737_7),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1737_5) 
);
defparam n1737_s3.INIT=8'h80;
  LUT3 n1793_s2 (
    .F(n1793_6),
    .I0(n1801_4),
    .I1(n569_5),
    .I2(n298_22) 
);
defparam n1793_s2.INIT=8'h15;
  LUT4 n1801_s5 (
    .F(n1801_9),
    .I0(n1801_4),
    .I1(byteReady),
    .I2(n569_5),
    .I3(n298_22) 
);
defparam n1801_s5.INIT=16'h4000;
  LUT4 n1020_s10 (
    .F(n1020_15),
    .I0(txBitNumber[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1898_5) 
);
defparam n1020_s10.INIT=16'h1000;
  LUT4 n1005_s10 (
    .F(n1005_15),
    .I0(txByteCounter[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1898_5) 
);
defparam n1005_s10.INIT=16'h4000;
  LUT4 n990_s24 (
    .F(n990_29),
    .I0(n990_27),
    .I1(txState[1]),
    .I2(n1898_5),
    .I3(n646_6) 
);
defparam n990_s24.INIT=16'hFF80;
  LUT3 txState_1_s8 (
    .F(txState_1_14),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1898_5) 
);
defparam txState_1_s8.INIT=8'h0E;
  LUT3 n646_s2 (
    .F(n646_6),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam n646_s2.INIT=8'h02;
  LUT3 txCounter_1_s4 (
    .F(txCounter_1_10),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam txCounter_1_s4.INIT=8'hFE;
  LUT4 n1000_s19 (
    .F(n1000_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[0]),
    .I3(txCounter[1]) 
);
defparam n1000_s19.INIT=16'h0EE0;
  LUT4 n998_s20 (
    .F(n998_27),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n998_25),
    .I3(txCounter[3]) 
);
defparam n998_s20.INIT=16'h0EE0;
  LUT4 n997_s19 (
    .F(n997_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[4]),
    .I3(n996_25) 
);
defparam n997_s19.INIT=16'h0EE0;
  LUT4 n994_s19 (
    .F(n994_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[7]),
    .I3(n993_25) 
);
defparam n994_s19.INIT=16'h0EE0;
  LUT4 n992_s19 (
    .F(n992_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[9]),
    .I3(n991_25) 
);
defparam n992_s19.INIT=16'h0EE0;
  LUT4 txState_0_s4 (
    .F(txState_0_10),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1898_5),
    .I3(txCounter_1_10) 
);
defparam txState_0_s4.INIT=16'hF100;
  LUT4 n1793_s3 (
    .F(n1793_8),
    .I0(n1801_4),
    .I1(n569_5),
    .I2(n298_22),
    .I3(byteReady) 
);
defparam n1793_s3.INIT=16'hEA00;
  LUT4 flag_end_tx_s5 (
    .F(flag_end_tx_8),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n955_18) 
);
defparam flag_end_tx_s5.INIT=16'hFF02;
  DFFRE dataIn_7_s0 (
    .Q(dataIn[7]),
    .D(uart_rx_d),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_7_s0.INIT=1'b0;
  DFFRE dataIn_6_s0 (
    .Q(dataIn[6]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_6_s0.INIT=1'b0;
  DFFRE dataIn_5_s0 (
    .Q(dataIn[5]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_5_s0.INIT=1'b0;
  DFFRE dataIn_4_s0 (
    .Q(dataIn[4]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_4_s0.INIT=1'b0;
  DFFRE dataIn_3_s0 (
    .Q(dataIn[3]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_3_s0.INIT=1'b0;
  DFFRE dataIn_2_s0 (
    .Q(dataIn[2]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_2_s0.INIT=1'b0;
  DFFRE dataIn_1_s0 (
    .Q(dataIn[1]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_1_s0.INIT=1'b0;
  DFFRE dataIn_0_s0 (
    .Q(dataIn[0]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1793_8) 
);
defparam dataIn_0_s0.INIT=1'b0;
  DFFE rxBitNumber_2_s0 (
    .Q(rxBitNumber[2]),
    .D(n177_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_2_s0.INIT=1'b0;
  DFFE rxBitNumber_1_s0 (
    .Q(rxBitNumber[1]),
    .D(n178_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_1_s0.INIT=1'b0;
  DFFE rxBitNumber_0_s0 (
    .Q(rxBitNumber[0]),
    .D(n179_15),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_0_s0.INIT=1'b0;
  DFFRE rxByteCounter_3_s0 (
    .Q(rxByteCounter[3]),
    .D(n182_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1793_8) 
);
defparam rxByteCounter_3_s0.INIT=1'b0;
  DFFRE rxByteCounter_2_s0 (
    .Q(rxByteCounter[2]),
    .D(n183_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1793_8) 
);
defparam rxByteCounter_2_s0.INIT=1'b0;
  DFFRE rxByteCounter_1_s0 (
    .Q(rxByteCounter[1]),
    .D(n184_4),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1793_8) 
);
defparam rxByteCounter_1_s0.INIT=1'b0;
  DFFRE rxByteCounter_0_s0 (
    .Q(rxByteCounter[0]),
    .D(n185_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1793_8) 
);
defparam rxByteCounter_0_s0.INIT=1'b0;
  DFFE \buffer[8]_7_s0  (
    .Q(\buffer[8] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_7_s0 .INIT=1'b0;
  DFFE \buffer[8]_6_s0  (
    .Q(\buffer[8] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_6_s0 .INIT=1'b0;
  DFFE \buffer[8]_5_s0  (
    .Q(\buffer[8] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_5_s0 .INIT=1'b0;
  DFFE \buffer[8]_4_s0  (
    .Q(\buffer[8] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_4_s0 .INIT=1'b0;
  DFFE \buffer[8]_3_s0  (
    .Q(\buffer[8] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_3_s0 .INIT=1'b0;
  DFFE \buffer[8]_2_s0  (
    .Q(\buffer[8] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_2_s0 .INIT=1'b0;
  DFFE \buffer[8]_1_s0  (
    .Q(\buffer[8] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_1_s0 .INIT=1'b0;
  DFFE \buffer[8]_0_s0  (
    .Q(\buffer[8] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1729_3) 
);
defparam \buffer[8]_0_s0 .INIT=1'b0;
  DFFE \buffer[7]_7_s0  (
    .Q(\buffer[7] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_7_s0 .INIT=1'b0;
  DFFE \buffer[7]_6_s0  (
    .Q(\buffer[7] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_6_s0 .INIT=1'b0;
  DFFE \buffer[7]_5_s0  (
    .Q(\buffer[7] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_5_s0 .INIT=1'b0;
  DFFE \buffer[7]_4_s0  (
    .Q(\buffer[7] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_4_s0 .INIT=1'b0;
  DFFE \buffer[7]_3_s0  (
    .Q(\buffer[7] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_3_s0 .INIT=1'b0;
  DFFE \buffer[7]_2_s0  (
    .Q(\buffer[7] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_2_s0 .INIT=1'b0;
  DFFE \buffer[7]_1_s0  (
    .Q(\buffer[7] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_1_s0 .INIT=1'b0;
  DFFE \buffer[7]_0_s0  (
    .Q(\buffer[7] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1737_7) 
);
defparam \buffer[7]_0_s0 .INIT=1'b0;
  DFFE \buffer[6]_7_s0  (
    .Q(\buffer[6] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_7_s0 .INIT=1'b0;
  DFFE \buffer[6]_6_s0  (
    .Q(\buffer[6] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_6_s0 .INIT=1'b0;
  DFFE \buffer[6]_5_s0  (
    .Q(\buffer[6] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_5_s0 .INIT=1'b0;
  DFFE \buffer[6]_4_s0  (
    .Q(\buffer[6] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_4_s0 .INIT=1'b0;
  DFFE \buffer[6]_3_s0  (
    .Q(\buffer[6] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_3_s0 .INIT=1'b0;
  DFFE \buffer[6]_2_s0  (
    .Q(\buffer[6] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_2_s0 .INIT=1'b0;
  DFFE \buffer[6]_1_s0  (
    .Q(\buffer[6] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_1_s0 .INIT=1'b0;
  DFFE \buffer[6]_0_s0  (
    .Q(\buffer[6] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1745_3) 
);
defparam \buffer[6]_0_s0 .INIT=1'b0;
  DFFE \buffer[5]_7_s0  (
    .Q(\buffer[5] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_7_s0 .INIT=1'b0;
  DFFE \buffer[5]_6_s0  (
    .Q(\buffer[5] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_6_s0 .INIT=1'b0;
  DFFE \buffer[5]_5_s0  (
    .Q(\buffer[5] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_5_s0 .INIT=1'b0;
  DFFE \buffer[5]_4_s0  (
    .Q(\buffer[5] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_4_s0 .INIT=1'b0;
  DFFE \buffer[5]_3_s0  (
    .Q(\buffer[5] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_3_s0 .INIT=1'b0;
  DFFE \buffer[5]_2_s0  (
    .Q(\buffer[5] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_2_s0 .INIT=1'b0;
  DFFE \buffer[5]_1_s0  (
    .Q(\buffer[5] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_1_s0 .INIT=1'b0;
  DFFE \buffer[5]_0_s0  (
    .Q(\buffer[5] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1753_3) 
);
defparam \buffer[5]_0_s0 .INIT=1'b0;
  DFFE \buffer[4]_7_s0  (
    .Q(\buffer[4] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1761_5) 
);
defparam \buffer[4]_7_s0 .INIT=1'b0;
  DFFE \buffer[4]_6_s0  (
    .Q(\buffer[4] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1761_5) 
);
defparam \buffer[4]_6_s0 .INIT=1'b0;
  DFFE \buffer[4]_5_s0  (
    .Q(\buffer[4] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1761_5) 
);
defparam \buffer[4]_5_s0 .INIT=1'b0;
  DFFE \buffer[4]_4_s0  (
    .Q(\buffer[4] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1761_5) 
);
defparam \buffer[4]_4_s0 .INIT=1'b0;
  DFFE \buffer[4]_3_s0  (
    .Q(\buffer[4] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1761_5) 
);
defparam \buffer[4]_3_s0 .INIT=1'b0;
  DFFE \buffer[4]_2_s0  (
    .Q(\buffer[4] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1761_5) 
);
defparam \buffer[4]_2_s0 .INIT=1'b0;
  DFFE \buffer[4]_1_s0  (
    .Q(\buffer[4] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1761_5) 
);
defparam \buffer[4]_1_s0 .INIT=1'b0;
  DFFE \buffer[4]_0_s0  (
    .Q(\buffer[4] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1761_5) 
);
defparam \buffer[4]_0_s0 .INIT=1'b0;
  DFFE \buffer[3]_7_s0  (
    .Q(\buffer[3] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_7_s0 .INIT=1'b0;
  DFFE \buffer[3]_6_s0  (
    .Q(\buffer[3] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_6_s0 .INIT=1'b0;
  DFFE \buffer[3]_5_s0  (
    .Q(\buffer[3] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_5_s0 .INIT=1'b0;
  DFFE \buffer[3]_4_s0  (
    .Q(\buffer[3] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_4_s0 .INIT=1'b0;
  DFFE \buffer[3]_3_s0  (
    .Q(\buffer[3] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_3_s0 .INIT=1'b0;
  DFFE \buffer[3]_2_s0  (
    .Q(\buffer[3] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_2_s0 .INIT=1'b0;
  DFFE \buffer[3]_1_s0  (
    .Q(\buffer[3] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_1_s0 .INIT=1'b0;
  DFFE \buffer[3]_0_s0  (
    .Q(\buffer[3] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1769_6) 
);
defparam \buffer[3]_0_s0 .INIT=1'b0;
  DFFE \buffer[2]_7_s0  (
    .Q(\buffer[2] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_7_s0 .INIT=1'b0;
  DFFE \buffer[2]_6_s0  (
    .Q(\buffer[2] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_6_s0 .INIT=1'b0;
  DFFE \buffer[2]_5_s0  (
    .Q(\buffer[2] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_5_s0 .INIT=1'b0;
  DFFE \buffer[2]_4_s0  (
    .Q(\buffer[2] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_4_s0 .INIT=1'b0;
  DFFE \buffer[2]_3_s0  (
    .Q(\buffer[2] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_3_s0 .INIT=1'b0;
  DFFE \buffer[2]_2_s0  (
    .Q(\buffer[2] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_2_s0 .INIT=1'b0;
  DFFE \buffer[2]_1_s0  (
    .Q(\buffer[2] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_1_s0 .INIT=1'b0;
  DFFE \buffer[2]_0_s0  (
    .Q(\buffer[2] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1777_3) 
);
defparam \buffer[2]_0_s0 .INIT=1'b0;
  DFFRE flag_acq_s0 (
    .Q(flag_acq_Z),
    .D(n298_22),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n569_4) 
);
defparam flag_acq_s0.INIT=1'b0;
  DFFE trigger_7_s0 (
    .Q(trigger_Z[7]),
    .D(\buffer[1] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE trigger_6_s0 (
    .Q(trigger_Z[6]),
    .D(\buffer[1] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE trigger_5_s0 (
    .Q(trigger_Z[5]),
    .D(\buffer[1] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE trigger_4_s0 (
    .Q(trigger_Z[4]),
    .D(\buffer[1] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE trigger_3_s0 (
    .Q(trigger_Z[3]),
    .D(\buffer[1] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE trigger_2_s0 (
    .Q(trigger_Z[2]),
    .D(\buffer[1] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE trigger_1_s0 (
    .Q(trigger_Z[1]),
    .D(\buffer[1] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE trigger_0_s0 (
    .Q(trigger_Z[0]),
    .D(\buffer[1] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_12_s0 (
    .Q(threshold_Z[12]),
    .D(\buffer[2] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_11_s0 (
    .Q(threshold_Z[11]),
    .D(\buffer[2] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_10_s0 (
    .Q(threshold_Z[10]),
    .D(\buffer[2] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_9_s0 (
    .Q(threshold_Z[9]),
    .D(\buffer[2] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_8_s0 (
    .Q(threshold_Z[8]),
    .D(\buffer[2] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_7_s0 (
    .Q(threshold_Z[7]),
    .D(\buffer[3] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_6_s0 (
    .Q(threshold_Z[6]),
    .D(\buffer[3] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_5_s0 (
    .Q(threshold_Z[5]),
    .D(\buffer[3] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_4_s0 (
    .Q(threshold_Z[4]),
    .D(\buffer[3] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_3_s0 (
    .Q(threshold_Z[3]),
    .D(\buffer[3] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_2_s0 (
    .Q(threshold_Z[2]),
    .D(\buffer[3] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_1_s0 (
    .Q(threshold_Z[1]),
    .D(\buffer[3] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE threshold_0_s0 (
    .Q(threshold_Z[0]),
    .D(\buffer[3] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_23_s0 (
    .Q(samples_after_Z[23]),
    .D(\buffer[4] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_22_s0 (
    .Q(samples_after_Z[22]),
    .D(\buffer[4] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_21_s0 (
    .Q(samples_after_Z[21]),
    .D(\buffer[4] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_20_s0 (
    .Q(samples_after_Z[20]),
    .D(\buffer[4] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_19_s0 (
    .Q(samples_after_Z[19]),
    .D(\buffer[4] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_18_s0 (
    .Q(samples_after_Z[18]),
    .D(\buffer[4] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_17_s0 (
    .Q(samples_after_Z[17]),
    .D(\buffer[4] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_16_s0 (
    .Q(samples_after_Z[16]),
    .D(\buffer[4] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_15_s0 (
    .Q(samples_after_Z[15]),
    .D(\buffer[5] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_14_s0 (
    .Q(samples_after_Z[14]),
    .D(\buffer[5] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_13_s0 (
    .Q(samples_after_Z[13]),
    .D(\buffer[5] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_12_s0 (
    .Q(samples_after_Z[12]),
    .D(\buffer[5] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_11_s0 (
    .Q(samples_after_Z[11]),
    .D(\buffer[5] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_10_s0 (
    .Q(samples_after_Z[10]),
    .D(\buffer[5] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_9_s0 (
    .Q(samples_after_Z[9]),
    .D(\buffer[5] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_8_s0 (
    .Q(samples_after_Z[8]),
    .D(\buffer[5] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_7_s0 (
    .Q(samples_after_Z[7]),
    .D(\buffer[6] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_6_s0 (
    .Q(samples_after_Z[6]),
    .D(\buffer[6] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_5_s0 (
    .Q(samples_after_Z[5]),
    .D(\buffer[6] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_4_s0 (
    .Q(samples_after_Z[4]),
    .D(\buffer[6] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_3_s0 (
    .Q(samples_after_Z[3]),
    .D(\buffer[6] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_2_s0 (
    .Q(samples_after_Z[2]),
    .D(\buffer[6] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_1_s0 (
    .Q(samples_after_Z[1]),
    .D(\buffer[6] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_after_0_s0 (
    .Q(samples_after_Z[0]),
    .D(\buffer[6] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_23_s0 (
    .Q(samples_before_Z[23]),
    .D(\buffer[7] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_22_s0 (
    .Q(samples_before_Z[22]),
    .D(\buffer[7] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_21_s0 (
    .Q(samples_before_Z[21]),
    .D(\buffer[7] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_20_s0 (
    .Q(samples_before_Z[20]),
    .D(\buffer[7] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_19_s0 (
    .Q(samples_before_Z[19]),
    .D(\buffer[7] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_18_s0 (
    .Q(samples_before_Z[18]),
    .D(\buffer[7] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_17_s0 (
    .Q(samples_before_Z[17]),
    .D(\buffer[7] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_16_s0 (
    .Q(samples_before_Z[16]),
    .D(\buffer[7] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_15_s0 (
    .Q(samples_before_Z[15]),
    .D(\buffer[8] [7]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_14_s0 (
    .Q(samples_before_Z[14]),
    .D(\buffer[8] [6]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_13_s0 (
    .Q(samples_before_Z[13]),
    .D(\buffer[8] [5]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_12_s0 (
    .Q(samples_before_Z[12]),
    .D(\buffer[8] [4]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_11_s0 (
    .Q(samples_before_Z[11]),
    .D(\buffer[8] [3]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_10_s0 (
    .Q(samples_before_Z[10]),
    .D(\buffer[8] [2]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_9_s0 (
    .Q(samples_before_Z[9]),
    .D(\buffer[8] [1]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_8_s0 (
    .Q(samples_before_Z[8]),
    .D(\buffer[8] [0]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_7_s0 (
    .Q(samples_before_Z[7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_6_s0 (
    .Q(samples_before_Z[6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_5_s0 (
    .Q(samples_before_Z[5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_4_s0 (
    .Q(samples_before_Z[4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_3_s0 (
    .Q(samples_before_Z[3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE samples_before_2_s0 (
    .Q(samples_before_Z[2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1801_9) 
);
  DFFE dataOut_7_s0 (
    .Q(dataOut[7]),
    .D(n790_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_7_s0.INIT=1'b0;
  DFFE dataOut_6_s0 (
    .Q(dataOut[6]),
    .D(n791_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_6_s0.INIT=1'b0;
  DFFE dataOut_5_s0 (
    .Q(dataOut[5]),
    .D(n792_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_5_s0.INIT=1'b0;
  DFFE dataOut_4_s0 (
    .Q(dataOut[4]),
    .D(n793_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_4_s0.INIT=1'b0;
  DFFE dataOut_3_s0 (
    .Q(dataOut[3]),
    .D(n794_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_3_s0.INIT=1'b0;
  DFFE dataOut_2_s0 (
    .Q(dataOut[2]),
    .D(n795_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_2_s0.INIT=1'b0;
  DFFE dataOut_1_s0 (
    .Q(dataOut[1]),
    .D(n796_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_1_s0.INIT=1'b0;
  DFFE dataOut_0_s0 (
    .Q(dataOut[0]),
    .D(n797_9),
    .CLK(clk_PSRAM),
    .CE(n1898_4) 
);
defparam dataOut_0_s0.INIT=1'b0;
  DFFE byteReady_s1 (
    .Q(byteReady),
    .D(rxState[2]),
    .CLK(clk_PSRAM),
    .CE(byteReady_8) 
);
defparam byteReady_s1.INIT=1'b0;
  DFFE \buffer[1]_7_s1  (
    .Q(\buffer[1] [7]),
    .D(n646_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_7_s1 .INIT=1'b0;
  DFFE \buffer[1]_6_s1  (
    .Q(\buffer[1] [6]),
    .D(n647_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_6_s1 .INIT=1'b0;
  DFFE \buffer[1]_5_s1  (
    .Q(\buffer[1] [5]),
    .D(n648_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_5_s1 .INIT=1'b0;
  DFFE \buffer[1]_4_s1  (
    .Q(\buffer[1] [4]),
    .D(n649_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_4_s1 .INIT=1'b0;
  DFFE \buffer[1]_3_s1  (
    .Q(\buffer[1] [3]),
    .D(n650_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_3_s1 .INIT=1'b0;
  DFFE \buffer[1]_2_s1  (
    .Q(\buffer[1] [2]),
    .D(n651_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_2_s1 .INIT=1'b0;
  DFFE \buffer[1]_1_s1  (
    .Q(\buffer[1] [1]),
    .D(n652_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_1_s1 .INIT=1'b0;
  DFFE \buffer[1]_0_s1  (
    .Q(\buffer[1] [0]),
    .D(n653_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_0_s1 .INIT=1'b0;
  DFFE flag_end_tx_s2 (
    .Q(UART_finished),
    .D(n955_18),
    .CLK(clk_PSRAM),
    .CE(flag_end_tx_8) 
);
defparam flag_end_tx_s2.INIT=1'b0;
  DFFE txState_1_s4 (
    .Q(txState[1]),
    .D(n989_22),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_1_s4.INIT=1'b0;
  DFFE txState_0_s2 (
    .Q(txState[0]),
    .D(n990_29),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_0_s2.INIT=1'b0;
  DFFE txCounter_10_s2 (
    .Q(txCounter[10]),
    .D(n991_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_10_s2.INIT=1'b0;
  DFFE txCounter_9_s2 (
    .Q(txCounter[9]),
    .D(n992_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_9_s2.INIT=1'b0;
  DFFE txCounter_8_s2 (
    .Q(txCounter[8]),
    .D(n993_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_8_s2.INIT=1'b0;
  DFFE txCounter_7_s2 (
    .Q(txCounter[7]),
    .D(n994_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_7_s2.INIT=1'b0;
  DFFE txCounter_6_s2 (
    .Q(txCounter[6]),
    .D(n995_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_6_s2.INIT=1'b0;
  DFFE txCounter_5_s2 (
    .Q(txCounter[5]),
    .D(n996_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_5_s2.INIT=1'b0;
  DFFE txCounter_4_s2 (
    .Q(txCounter[4]),
    .D(n997_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_4_s2.INIT=1'b0;
  DFFE txCounter_3_s2 (
    .Q(txCounter[3]),
    .D(n998_27),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_3_s2.INIT=1'b0;
  DFFE txCounter_2_s2 (
    .Q(txCounter[2]),
    .D(n999_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_2_s2.INIT=1'b0;
  DFFE txCounter_1_s2 (
    .Q(txCounter[1]),
    .D(n1000_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_1_s2.INIT=1'b0;
  DFFE txByteCounter_1_s2 (
    .Q(txByteCounter[1]),
    .D(n1003_14),
    .CLK(clk_PSRAM),
    .CE(txByteCounter_1_9) 
);
defparam txByteCounter_1_s2.INIT=1'b0;
  DFFE txByteCounter_0_s2 (
    .Q(txByteCounter[0]),
    .D(n1005_15),
    .CLK(clk_PSRAM),
    .CE(txByteCounter_1_9) 
);
defparam txByteCounter_0_s2.INIT=1'b0;
  DFFE txBitNumber_2_s2 (
    .Q(txBitNumber[2]),
    .D(n1016_16),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_2_s2.INIT=1'b0;
  DFFE txBitNumber_1_s2 (
    .Q(txBitNumber[1]),
    .D(n1018_13),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_1_s2.INIT=1'b0;
  DFFE txBitNumber_0_s2 (
    .Q(txBitNumber[0]),
    .D(n1020_15),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_0_s2.INIT=1'b0;
  DFFE rxCounter_11_s1 (
    .Q(rxCounter[11]),
    .D(n153_16),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_11_s1.INIT=1'b0;
  DFFE rxCounter_10_s1 (
    .Q(rxCounter[10]),
    .D(n154_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_10_s1.INIT=1'b0;
  DFFE rxCounter_9_s1 (
    .Q(rxCounter[9]),
    .D(n155_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_9_s1.INIT=1'b0;
  DFFE rxCounter_8_s1 (
    .Q(rxCounter[8]),
    .D(n156_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_8_s1.INIT=1'b0;
  DFFE rxCounter_7_s1 (
    .Q(rxCounter[7]),
    .D(n157_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_7_s1.INIT=1'b0;
  DFFE rxCounter_6_s1 (
    .Q(rxCounter[6]),
    .D(n158_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_6_s1.INIT=1'b0;
  DFFE rxCounter_5_s1 (
    .Q(rxCounter[5]),
    .D(n159_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_5_s1.INIT=1'b0;
  DFFE rxCounter_4_s1 (
    .Q(rxCounter[4]),
    .D(n160_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_4_s1.INIT=1'b0;
  DFFE rxCounter_3_s1 (
    .Q(rxCounter[3]),
    .D(n161_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_3_s1.INIT=1'b0;
  DFFE rxCounter_2_s1 (
    .Q(rxCounter[2]),
    .D(n162_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_2_s1.INIT=1'b0;
  DFFE rxCounter_1_s1 (
    .Q(rxCounter[1]),
    .D(n163_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_1_s1.INIT=1'b0;
  DFFE rxCounter_0_s1 (
    .Q(rxCounter[0]),
    .D(n164_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_0_s1.INIT=1'b0;
  DFFE rxState_2_s1 (
    .Q(rxState[2]),
    .D(n165_28),
    .CLK(clk_PSRAM),
    .CE(rxState_2_9) 
);
defparam rxState_2_s1.INIT=1'b0;
  DFFE rxState_1_s1 (
    .Q(rxState[1]),
    .D(n166_27),
    .CLK(clk_PSRAM),
    .CE(rxState_1_8) 
);
defparam rxState_1_s1.INIT=1'b0;
  DFFE rxState_0_s1 (
    .Q(rxState[0]),
    .D(n167_28),
    .CLK(clk_PSRAM),
    .CE(rxState_2_9) 
);
defparam rxState_0_s1.INIT=1'b0;
  DFFE \buffer[0]_7_s1  (
    .Q(\buffer[0] [7]),
    .D(n973_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_7_s1 .INIT=1'b0;
  DFFE \buffer[0]_6_s1  (
    .Q(\buffer[0] [6]),
    .D(n975_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_6_s1 .INIT=1'b0;
  DFFE \buffer[0]_5_s1  (
    .Q(\buffer[0] [5]),
    .D(n977_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_5_s1 .INIT=1'b0;
  DFFE \buffer[0]_4_s1  (
    .Q(\buffer[0] [4]),
    .D(n979_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_4_s1 .INIT=1'b0;
  DFFE \buffer[0]_3_s1  (
    .Q(\buffer[0] [3]),
    .D(n981_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_3_s1 .INIT=1'b0;
  DFFE \buffer[0]_2_s1  (
    .Q(\buffer[0] [2]),
    .D(n983_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_2_s1 .INIT=1'b0;
  DFFE \buffer[0]_1_s1  (
    .Q(\buffer[0] [1]),
    .D(n985_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_1_s1 .INIT=1'b0;
  DFFE \buffer[0]_0_s1  (
    .Q(\buffer[0] [0]),
    .D(n987_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_0_s1 .INIT=1'b0;
  DFFE rxCounter_12_s1 (
    .Q(rxCounter[12]),
    .D(n152_16),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_12_s1.INIT=1'b0;
  DFF txCounter_0_s3 (
    .Q(txCounter[0]),
    .D(n1001_18),
    .CLK(clk_PSRAM) 
);
defparam txCounter_0_s3.INIT=1'b0;
  DFFS txPinRegister_s3 (
    .Q(uart_tx_d),
    .D(n1006_17),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam txPinRegister_s3.INIT=1'b1;
  MUX2_LUT5 n790_s5 (
    .O(n790_9),
    .I0(n790_6),
    .I1(n790_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n791_s5 (
    .O(n791_9),
    .I0(n791_6),
    .I1(n791_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n792_s5 (
    .O(n792_9),
    .I0(n792_6),
    .I1(n792_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n793_s5 (
    .O(n793_9),
    .I0(n793_6),
    .I1(n793_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n794_s5 (
    .O(n794_9),
    .I0(n794_6),
    .I1(n794_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n795_s5 (
    .O(n795_9),
    .I0(n795_6),
    .I1(n795_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n796_s5 (
    .O(n796_9),
    .I0(n796_6),
    .I1(n796_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n797_s5 (
    .O(n797_9),
    .I0(n797_6),
    .I1(n797_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n835_s22 (
    .O(n835_25),
    .I0(n835_20),
    .I1(n835_21),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT5 n835_s23 (
    .O(n835_27),
    .I0(n835_22),
    .I1(n835_23),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT6 n835_s21 (
    .O(n835_29),
    .I0(n835_25),
    .I1(n835_27),
    .S0(txBitNumber[2]) 
);
  INV n185_s2 (
    .O(n185_6),
    .I(rxByteCounter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart */
module ping_pong_buffer (
  write_clk_PP,
  clk_PSRAM,
  rst_PP,
  read_clk_PP,
  en_read_PP,
  en_write_PP,
  stop_PP_Z,
  read_cmp_Z,
  n464_4,
  write_pointer_6_11
)
;
input write_clk_PP;
input clk_PSRAM;
input rst_PP;
input read_clk_PP;
input en_read_PP;
input en_write_PP;
output stop_PP_Z;
output read_cmp_Z;
output n464_4;
output write_pointer_6_11;
wire n464_3;
wire n225_3;
wire n521_3;
wire write_pointer_6_8;
wire n84_7;
wire n220_6;
wire n219_6;
wire n218_6;
wire n217_6;
wire n216_6;
wire n215_6;
wire n91_7;
wire n90_7;
wire n89_7;
wire n88_7;
wire n87_7;
wire n86_7;
wire n85_7;
wire n464_5;
wire write_pointer_6_9;
wire write_pointer_6_10;
wire n84_8;
wire n217_7;
wire n214_7;
wire n88_8;
wire n87_8;
wire n464_6;
wire n464_7;
wire write_pointer_6_12;
wire write_pointer_6_13;
wire read_pointer_7_12;
wire n214_10;
wire read_pointer_7_17;
wire n221_9;
wire d_flag_write;
wire d_flag_read;
wire last_switch;
wire d_first_pong;
wire n162_1_SUM;
wire n162_3;
wire n163_1_SUM;
wire n163_3;
wire n164_1_SUM;
wire n164_3;
wire n165_1_SUM;
wire n165_3;
wire n166_1_SUM;
wire n166_3;
wire n167_1_SUM;
wire n167_3;
wire n168_1_SUM;
wire n168_3;
wire n169_1_SUM;
wire n169_3;
wire d_first_pong_7;
wire [7:0] write_pointer;
wire [7:0] read_pointer;
wire VCC;
wire GND;
  LUT4 n464_s0 (
    .F(n464_3),
    .I0(n169_3),
    .I1(n464_4),
    .I2(last_switch),
    .I3(n464_5) 
);
defparam n464_s0.INIT=16'h1000;
  LUT2 n225_s0 (
    .F(n225_3),
    .I0(read_clk_PP),
    .I1(d_flag_read) 
);
defparam n225_s0.INIT=4'h4;
  LUT4 n521_s0 (
    .F(n521_3),
    .I0(n464_4),
    .I1(d_first_pong),
    .I2(en_write_PP),
    .I3(en_read_PP) 
);
defparam n521_s0.INIT=16'h0B00;
  LUT4 write_pointer_6_s3 (
    .F(write_pointer_6_8),
    .I0(write_pointer_6_9),
    .I1(en_read_PP),
    .I2(en_write_PP),
    .I3(write_pointer_6_10) 
);
defparam write_pointer_6_s3.INIT=16'hFF40;
  LUT3 n84_s3 (
    .F(n84_7),
    .I0(write_pointer[6]),
    .I1(write_pointer_6_10),
    .I2(n84_8) 
);
defparam n84_s3.INIT=8'h80;
  LUT2 n220_s2 (
    .F(n220_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]) 
);
defparam n220_s2.INIT=4'h6;
  LUT3 n219_s2 (
    .F(n219_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]) 
);
defparam n219_s2.INIT=8'h78;
  LUT4 n218_s2 (
    .F(n218_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]),
    .I3(read_pointer[3]) 
);
defparam n218_s2.INIT=16'h7F80;
  LUT2 n217_s2 (
    .F(n217_6),
    .I0(read_pointer[4]),
    .I1(n217_7) 
);
defparam n217_s2.INIT=4'h6;
  LUT3 n216_s2 (
    .F(n216_6),
    .I0(read_pointer[4]),
    .I1(n217_7),
    .I2(read_pointer[5]) 
);
defparam n216_s2.INIT=8'h78;
  LUT4 n215_s2 (
    .F(n215_6),
    .I0(read_pointer[4]),
    .I1(read_pointer[5]),
    .I2(n217_7),
    .I3(read_pointer[6]) 
);
defparam n215_s2.INIT=16'h7F80;
  LUT2 n91_s3 (
    .F(n91_7),
    .I0(write_pointer[0]),
    .I1(write_pointer_6_10) 
);
defparam n91_s3.INIT=4'h4;
  LUT3 n90_s3 (
    .F(n90_7),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer_6_10) 
);
defparam n90_s3.INIT=8'h60;
  LUT4 n89_s3 (
    .F(n89_7),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer_6_10) 
);
defparam n89_s3.INIT=16'h7800;
  LUT3 n88_s3 (
    .F(n88_7),
    .I0(n88_8),
    .I1(write_pointer[3]),
    .I2(write_pointer_6_10) 
);
defparam n88_s3.INIT=8'h60;
  LUT3 n87_s3 (
    .F(n87_7),
    .I0(write_pointer[4]),
    .I1(n87_8),
    .I2(write_pointer_6_10) 
);
defparam n87_s3.INIT=8'h60;
  LUT4 n86_s3 (
    .F(n86_7),
    .I0(write_pointer[4]),
    .I1(n87_8),
    .I2(write_pointer[5]),
    .I3(write_pointer_6_10) 
);
defparam n86_s3.INIT=16'h7800;
  LUT3 n85_s3 (
    .F(n85_7),
    .I0(write_pointer[6]),
    .I1(n84_8),
    .I2(write_pointer_6_10) 
);
defparam n85_s3.INIT=8'h60;
  LUT4 n464_s1 (
    .F(n464_4),
    .I0(read_pointer[4]),
    .I1(read_pointer[5]),
    .I2(n464_6),
    .I3(n464_7) 
);
defparam n464_s1.INIT=16'h1000;
  LUT3 n464_s2 (
    .F(n464_5),
    .I0(d_flag_read),
    .I1(read_clk_PP),
    .I2(en_read_PP) 
);
defparam n464_s2.INIT=8'h40;
  LUT3 write_pointer_6_s4 (
    .F(write_pointer_6_9),
    .I0(write_pointer_6_11),
    .I1(n464_4),
    .I2(d_first_pong) 
);
defparam write_pointer_6_s4.INIT=8'h70;
  LUT4 write_pointer_6_s5 (
    .F(write_pointer_6_10),
    .I0(write_pointer[7]),
    .I1(d_flag_write),
    .I2(write_clk_PP),
    .I3(en_write_PP) 
);
defparam write_pointer_6_s5.INIT=16'h1000;
  LUT3 n84_s4 (
    .F(n84_8),
    .I0(write_pointer[4]),
    .I1(write_pointer[5]),
    .I2(n87_8) 
);
defparam n84_s4.INIT=8'h80;
  LUT4 n217_s3 (
    .F(n217_7),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]),
    .I3(read_pointer[3]) 
);
defparam n217_s3.INIT=16'h8000;
  LUT4 n214_s3 (
    .F(n214_7),
    .I0(read_pointer[4]),
    .I1(read_pointer[5]),
    .I2(read_pointer[6]),
    .I3(n217_7) 
);
defparam n214_s3.INIT=16'h8000;
  LUT3 n88_s4 (
    .F(n88_8),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]) 
);
defparam n88_s4.INIT=8'h80;
  LUT4 n87_s4 (
    .F(n87_8),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer[3]) 
);
defparam n87_s4.INIT=16'h8000;
  LUT2 n464_s3 (
    .F(n464_6),
    .I0(read_pointer[6]),
    .I1(read_pointer[7]) 
);
defparam n464_s3.INIT=4'h4;
  LUT4 n464_s4 (
    .F(n464_7),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]),
    .I3(read_pointer[3]) 
);
defparam n464_s4.INIT=16'h0001;
  LUT4 write_pointer_6_s6 (
    .F(write_pointer_6_11),
    .I0(write_pointer[4]),
    .I1(write_pointer[5]),
    .I2(write_pointer_6_12),
    .I3(write_pointer_6_13) 
);
defparam write_pointer_6_s6.INIT=16'h1000;
  LUT2 write_pointer_6_s7 (
    .F(write_pointer_6_12),
    .I0(write_pointer[6]),
    .I1(write_pointer[7]) 
);
defparam write_pointer_6_s7.INIT=4'h4;
  LUT4 write_pointer_6_s8 (
    .F(write_pointer_6_13),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer[3]) 
);
defparam write_pointer_6_s8.INIT=16'h0001;
  LUT4 read_pointer_7_s6 (
    .F(read_pointer_7_12),
    .I0(write_pointer_6_11),
    .I1(en_write_PP),
    .I2(n464_4),
    .I3(en_read_PP) 
);
defparam read_pointer_7_s6.INIT=16'hB000;
  LUT4 n214_s5 (
    .F(n214_10),
    .I0(read_pointer[7]),
    .I1(read_pointer_7_12),
    .I2(n214_7),
    .I3(n464_5) 
);
defparam n214_s5.INIT=16'h3222;
  LUT3 read_pointer_7_s8 (
    .F(read_pointer_7_17),
    .I0(read_pointer[7]),
    .I1(read_pointer_7_12),
    .I2(n464_5) 
);
defparam read_pointer_7_s8.INIT=8'hDC;
  LUT4 n221_s4 (
    .F(n221_9),
    .I0(read_pointer[7]),
    .I1(read_pointer_7_12),
    .I2(n464_5),
    .I3(read_pointer[0]) 
);
defparam n221_s4.INIT=16'h2310;
  DFFC d_flag_write_s0 (
    .Q(d_flag_write),
    .D(write_clk_PP),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam d_flag_write_s0.INIT=1'b0;
  DFFC d_flag_read_s0 (
    .Q(d_flag_read),
    .D(read_clk_PP),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam d_flag_read_s0.INIT=1'b0;
  DFFCE stop_PP_s0 (
    .Q(stop_PP_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n464_3),
    .CLEAR(rst_PP) 
);
defparam stop_PP_s0.INIT=1'b0;
  DFFCE last_switch_s0 (
    .Q(last_switch),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n521_3),
    .CLEAR(rst_PP) 
);
defparam last_switch_s0.INIT=1'b0;
  DFFC read_cmp_s0 (
    .Q(read_cmp_Z),
    .D(n225_3),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_cmp_s0.INIT=1'b0;
  DFFE d_first_pong_s0 (
    .Q(d_first_pong),
    .D(en_read_PP),
    .CLK(clk_PSRAM),
    .CE(d_first_pong_7) 
);
  DFFCE write_pointer_6_s1 (
    .Q(write_pointer[6]),
    .D(n85_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_8),
    .CLEAR(rst_PP) 
);
defparam write_pointer_6_s1.INIT=1'b0;
  DFFCE write_pointer_5_s1 (
    .Q(write_pointer[5]),
    .D(n86_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_8),
    .CLEAR(rst_PP) 
);
defparam write_pointer_5_s1.INIT=1'b0;
  DFFCE write_pointer_4_s1 (
    .Q(write_pointer[4]),
    .D(n87_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_8),
    .CLEAR(rst_PP) 
);
defparam write_pointer_4_s1.INIT=1'b0;
  DFFCE write_pointer_3_s1 (
    .Q(write_pointer[3]),
    .D(n88_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_8),
    .CLEAR(rst_PP) 
);
defparam write_pointer_3_s1.INIT=1'b0;
  DFFCE write_pointer_2_s1 (
    .Q(write_pointer[2]),
    .D(n89_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_8),
    .CLEAR(rst_PP) 
);
defparam write_pointer_2_s1.INIT=1'b0;
  DFFCE write_pointer_1_s1 (
    .Q(write_pointer[1]),
    .D(n90_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_8),
    .CLEAR(rst_PP) 
);
defparam write_pointer_1_s1.INIT=1'b0;
  DFFCE write_pointer_0_s1 (
    .Q(write_pointer[0]),
    .D(n91_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_8),
    .CLEAR(rst_PP) 
);
defparam write_pointer_0_s1.INIT=1'b0;
  DFFCE read_pointer_6_s1 (
    .Q(read_pointer[6]),
    .D(n215_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_17),
    .CLEAR(rst_PP) 
);
defparam read_pointer_6_s1.INIT=1'b0;
  DFFCE read_pointer_5_s1 (
    .Q(read_pointer[5]),
    .D(n216_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_17),
    .CLEAR(rst_PP) 
);
defparam read_pointer_5_s1.INIT=1'b0;
  DFFCE read_pointer_4_s1 (
    .Q(read_pointer[4]),
    .D(n217_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_17),
    .CLEAR(rst_PP) 
);
defparam read_pointer_4_s1.INIT=1'b0;
  DFFCE read_pointer_3_s1 (
    .Q(read_pointer[3]),
    .D(n218_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_17),
    .CLEAR(rst_PP) 
);
defparam read_pointer_3_s1.INIT=1'b0;
  DFFCE read_pointer_2_s1 (
    .Q(read_pointer[2]),
    .D(n219_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_17),
    .CLEAR(rst_PP) 
);
defparam read_pointer_2_s1.INIT=1'b0;
  DFFCE read_pointer_1_s1 (
    .Q(read_pointer[1]),
    .D(n220_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_17),
    .CLEAR(rst_PP) 
);
defparam read_pointer_1_s1.INIT=1'b0;
  DFFCE write_pointer_7_s1 (
    .Q(write_pointer[7]),
    .D(n84_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_8),
    .CLEAR(rst_PP) 
);
defparam write_pointer_7_s1.INIT=1'b0;
  DFFC read_pointer_7_s7 (
    .Q(read_pointer[7]),
    .D(n214_10),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_pointer_7_s7.INIT=1'b0;
  DFFC read_pointer_0_s3 (
    .Q(read_pointer[0]),
    .D(n221_9),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_pointer_0_s3.INIT=1'b0;
  ALU n162_s0 (
    .SUM(n162_1_SUM),
    .COUT(n162_3),
    .I0(read_pointer[0]),
    .I1(write_pointer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n162_s0.ALU_MODE=3;
  ALU n163_s0 (
    .SUM(n163_1_SUM),
    .COUT(n163_3),
    .I0(read_pointer[1]),
    .I1(write_pointer[1]),
    .I3(GND),
    .CIN(n162_3) 
);
defparam n163_s0.ALU_MODE=3;
  ALU n164_s0 (
    .SUM(n164_1_SUM),
    .COUT(n164_3),
    .I0(read_pointer[2]),
    .I1(write_pointer[2]),
    .I3(GND),
    .CIN(n163_3) 
);
defparam n164_s0.ALU_MODE=3;
  ALU n165_s0 (
    .SUM(n165_1_SUM),
    .COUT(n165_3),
    .I0(read_pointer[3]),
    .I1(write_pointer[3]),
    .I3(GND),
    .CIN(n164_3) 
);
defparam n165_s0.ALU_MODE=3;
  ALU n166_s0 (
    .SUM(n166_1_SUM),
    .COUT(n166_3),
    .I0(read_pointer[4]),
    .I1(write_pointer[4]),
    .I3(GND),
    .CIN(n165_3) 
);
defparam n166_s0.ALU_MODE=3;
  ALU n167_s0 (
    .SUM(n167_1_SUM),
    .COUT(n167_3),
    .I0(read_pointer[5]),
    .I1(write_pointer[5]),
    .I3(GND),
    .CIN(n166_3) 
);
defparam n167_s0.ALU_MODE=3;
  ALU n168_s0 (
    .SUM(n168_1_SUM),
    .COUT(n168_3),
    .I0(read_pointer[6]),
    .I1(write_pointer[6]),
    .I3(GND),
    .CIN(n167_3) 
);
defparam n168_s0.ALU_MODE=3;
  ALU n169_s0 (
    .SUM(n169_1_SUM),
    .COUT(n169_3),
    .I0(read_pointer[7]),
    .I1(write_pointer[7]),
    .I3(GND),
    .CIN(n168_3) 
);
defparam n169_s0.ALU_MODE=3;
  INV d_first_pong_s3 (
    .O(d_first_pong_7),
    .I(rst_PP) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ping_pong_buffer */
module adc_module (
  clk_PSRAM,
  clk_ADC_d,
  stop_acquisition,
  adc_out_d,
  process,
  fifo_wr,
  adc_data_Z
)
;
input clk_PSRAM;
input clk_ADC_d;
input stop_acquisition;
input [11:0] adc_out_d;
input [2:0] process;
output fifo_wr;
output [11:0] adc_data_Z;
wire n8_3;
wire delay_counter_4_6;
wire sent_once_6;
wire delay_counter_4_7;
wire n102_5;
wire n55_26;
wire n68_6;
wire sent_once;
wire delay_end;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_0_COUT;
wire n61_6;
wire [4:0] delay_counter;
wire VCC;
wire GND;
  LUT3 n8_s0 (
    .F(n8_3),
    .I0(clk_ADC_d),
    .I1(sent_once),
    .I2(delay_end) 
);
defparam n8_s0.INIT=8'h10;
  LUT4 delay_counter_4_s2 (
    .F(delay_counter_4_6),
    .I0(delay_counter_4_7),
    .I1(delay_counter[3]),
    .I2(delay_counter[2]),
    .I3(delay_counter[4]) 
);
defparam delay_counter_4_s2.INIT=16'h00BF;
  LUT3 sent_once_s2 (
    .F(sent_once_6),
    .I0(fifo_wr),
    .I1(n68_6),
    .I2(clk_ADC_d) 
);
defparam sent_once_s2.INIT=8'h10;
  LUT2 delay_counter_4_s3 (
    .F(delay_counter_4_7),
    .I0(delay_counter[0]),
    .I1(delay_counter[1]) 
);
defparam delay_counter_4_s3.INIT=4'h1;
  LUT4 n102_s1 (
    .F(n102_5),
    .I0(n68_6),
    .I1(clk_ADC_d),
    .I2(sent_once),
    .I3(delay_end) 
);
defparam n102_s1.INIT=16'h0100;
  LUT4 n55_s16 (
    .F(n55_26),
    .I0(delay_counter_4_7),
    .I1(delay_counter[3]),
    .I2(delay_counter[2]),
    .I3(delay_counter[4]) 
);
defparam n55_s16.INIT=16'hFF40;
  LUT4 n68_s2 (
    .F(n68_6),
    .I0(stop_acquisition),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n68_s2.INIT=16'hFFFB;
  DFFE adc_data_11_s0 (
    .Q(adc_data_Z[11]),
    .D(adc_out_d[11]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_10_s0 (
    .Q(adc_data_Z[10]),
    .D(adc_out_d[10]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_9_s0 (
    .Q(adc_data_Z[9]),
    .D(adc_out_d[9]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_8_s0 (
    .Q(adc_data_Z[8]),
    .D(adc_out_d[8]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_7_s0 (
    .Q(adc_data_Z[7]),
    .D(adc_out_d[7]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_6_s0 (
    .Q(adc_data_Z[6]),
    .D(adc_out_d[6]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_5_s0 (
    .Q(adc_data_Z[5]),
    .D(adc_out_d[5]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_4_s0 (
    .Q(adc_data_Z[4]),
    .D(adc_out_d[4]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_3_s0 (
    .Q(adc_data_Z[3]),
    .D(adc_out_d[3]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_2_s0 (
    .Q(adc_data_Z[2]),
    .D(adc_out_d[2]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_1_s0 (
    .Q(adc_data_Z[1]),
    .D(adc_out_d[1]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_0_s0 (
    .Q(adc_data_Z[0]),
    .D(adc_out_d[0]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFSE sent_once_s0 (
    .Q(sent_once),
    .D(GND),
    .CLK(clk_PSRAM),
    .CE(sent_once_6),
    .SET(n102_5) 
);
  DFFRE delay_end_s0 (
    .Q(delay_end),
    .D(VCC),
    .CLK(clk_ADC_d),
    .CE(n55_26),
    .RESET(n68_6) 
);
defparam delay_end_s0.INIT=1'b0;
  DFFRE delay_counter_4_s0 (
    .Q(delay_counter[4]),
    .D(n57_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_6) 
);
defparam delay_counter_4_s0.INIT=1'b0;
  DFFRE delay_counter_3_s0 (
    .Q(delay_counter[3]),
    .D(n58_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_6) 
);
defparam delay_counter_3_s0.INIT=1'b0;
  DFFRE delay_counter_2_s0 (
    .Q(delay_counter[2]),
    .D(n59_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_6) 
);
defparam delay_counter_2_s0.INIT=1'b0;
  DFFRE delay_counter_1_s0 (
    .Q(delay_counter[1]),
    .D(n60_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_6) 
);
defparam delay_counter_1_s0.INIT=1'b0;
  DFFRE delay_counter_0_s0 (
    .Q(delay_counter[0]),
    .D(n61_6),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_6) 
);
defparam delay_counter_0_s0.INIT=1'b0;
  DFFR adc_ready_s0 (
    .Q(fifo_wr),
    .D(n8_3),
    .CLK(clk_PSRAM),
    .RESET(n68_6) 
);
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(delay_counter[1]),
    .I1(delay_counter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(delay_counter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(delay_counter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_0_COUT),
    .I0(delay_counter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  INV n61_s2 (
    .O(n61_6),
    .I(delay_counter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_module */
module fifo_adc (
  clk_PSRAM,
  fifo_wr,
  fifo_rst,
  fifo_rd_Z,
  adc_data_Z,
  fifo_empty,
  fifo_out
)
;
input clk_PSRAM;
input fifo_wr;
input fifo_rst;
input fifo_rd_Z;
input [11:0] adc_data_Z;
output fifo_empty;
output [11:0] fifo_out;
wire n176_3;
wire n176_4;
wire count_6_10;
wire n70_5;
wire n45_8;
wire n25_6;
wire n70_1_4;
wire n132_2;
wire n132_1_1;
wire n131_2;
wire n131_1_1;
wire n130_2;
wire n130_1_1;
wire n129_2;
wire n129_1_1;
wire n128_2;
wire n128_1_1;
wire n127_2;
wire n127_1_1;
wire n126_2;
wire n126_1_0_COUT;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_0_COUT;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_2;
wire n39_1;
wire n39_0_COUT;
wire n15_6;
wire [6:0] wr_ptr;
wire [6:0] rd_ptr;
wire [6:0] count;
wire [31:12] DO;
wire VCC;
wire GND;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(count[0]),
    .I1(count[1]),
    .I2(count[2]),
    .I3(n176_4) 
);
defparam n176_s0.INIT=16'h0100;
  LUT4 n176_s1 (
    .F(n176_4),
    .I0(count[3]),
    .I1(count[4]),
    .I2(count[5]),
    .I3(count[6]) 
);
defparam n176_s1.INIT=16'h0001;
  LUT4 count_6_s4 (
    .F(count_6_10),
    .I0(n176_3),
    .I1(fifo_wr),
    .I2(fifo_empty),
    .I3(fifo_rd_Z) 
);
defparam count_6_s4.INIT=16'hC1CC;
  LUT3 n70_s1 (
    .F(n70_5),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(fifo_wr) 
);
defparam n70_s1.INIT=8'hB0;
  LUT3 n45_s3 (
    .F(n45_8),
    .I0(rd_ptr[0]),
    .I1(fifo_empty),
    .I2(fifo_rd_Z) 
);
defparam n45_s3.INIT=8'h9A;
  LUT2 n25_s2 (
    .F(n25_6),
    .I0(fifo_empty),
    .I1(fifo_rd_Z) 
);
defparam n25_s2.INIT=4'h4;
  LUT3 n70_1_s1 (
    .F(n70_1_4),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(fifo_wr) 
);
defparam n70_1_s1.INIT=8'h4F;
  DFFRE wr_ptr_5_s0 (
    .Q(wr_ptr[5]),
    .D(n10_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_5_s0.INIT=1'b0;
  DFFRE wr_ptr_4_s0 (
    .Q(wr_ptr[4]),
    .D(n11_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_4_s0.INIT=1'b0;
  DFFRE wr_ptr_3_s0 (
    .Q(wr_ptr[3]),
    .D(n12_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_3_s0.INIT=1'b0;
  DFFRE wr_ptr_2_s0 (
    .Q(wr_ptr[2]),
    .D(n13_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_2_s0.INIT=1'b0;
  DFFRE wr_ptr_1_s0 (
    .Q(wr_ptr[1]),
    .D(n14_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_1_s0.INIT=1'b0;
  DFFRE wr_ptr_0_s0 (
    .Q(wr_ptr[0]),
    .D(n15_6),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_0_s0.INIT=1'b0;
  DFFRE rd_ptr_6_s0 (
    .Q(rd_ptr[6]),
    .D(n39_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_6_s0.INIT=1'b0;
  DFFRE rd_ptr_5_s0 (
    .Q(rd_ptr[5]),
    .D(n40_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_5_s0.INIT=1'b0;
  DFFRE rd_ptr_4_s0 (
    .Q(rd_ptr[4]),
    .D(n41_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_4_s0.INIT=1'b0;
  DFFRE rd_ptr_3_s0 (
    .Q(rd_ptr[3]),
    .D(n42_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_3_s0.INIT=1'b0;
  DFFRE rd_ptr_2_s0 (
    .Q(rd_ptr[2]),
    .D(n43_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_2_s0.INIT=1'b0;
  DFFRE rd_ptr_1_s0 (
    .Q(rd_ptr[1]),
    .D(n44_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_1_s0.INIT=1'b0;
  DFFRE wr_ptr_6_s0 (
    .Q(wr_ptr[6]),
    .D(n9_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_6_s0.INIT=1'b0;
  DFFS empty_s1 (
    .Q(fifo_empty),
    .D(n176_3),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam empty_s1.INIT=1'b1;
  DFFRE count_6_s1 (
    .Q(count[6]),
    .D(n126_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_6_s1.INIT=1'b0;
  DFFRE count_5_s1 (
    .Q(count[5]),
    .D(n127_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_5_s1.INIT=1'b0;
  DFFRE count_4_s1 (
    .Q(count[4]),
    .D(n128_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_4_s1.INIT=1'b0;
  DFFRE count_3_s1 (
    .Q(count[3]),
    .D(n129_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_3_s1.INIT=1'b0;
  DFFRE count_2_s1 (
    .Q(count[2]),
    .D(n130_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_2_s1.INIT=1'b0;
  DFFRE count_1_s1 (
    .Q(count[1]),
    .D(n131_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_1_s1.INIT=1'b0;
  DFFRE count_0_s1 (
    .Q(count[0]),
    .D(n132_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_0_s1.INIT=1'b0;
  DFFR rd_ptr_0_s3 (
    .Q(rd_ptr[0]),
    .D(n45_8),
    .CLK(clk_PSRAM),
    .RESET(fifo_rst) 
);
defparam rd_ptr_0_s3.INIT=1'b0;
  SDPB fifo_mem_fifo_mem_0_0_s (
    .DO({DO[31:12],fifo_out[11:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,adc_data_Z[11:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,wr_ptr[6:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,rd_ptr[6:0],GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(fifo_wr),
    .CEB(n25_6),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(fifo_rst) 
);
defparam fifo_mem_fifo_mem_0_0_s.BIT_WIDTH_0=16;
defparam fifo_mem_fifo_mem_0_0_s.BIT_WIDTH_1=16;
defparam fifo_mem_fifo_mem_0_0_s.READ_MODE=1'b0;
defparam fifo_mem_fifo_mem_0_0_s.RESET_MODE="SYNC";
defparam fifo_mem_fifo_mem_0_0_s.BLK_SEL_0=3'b000;
defparam fifo_mem_fifo_mem_0_0_s.BLK_SEL_1=3'b000;
  ALU n132_1_s (
    .SUM(n132_2),
    .COUT(n132_1_1),
    .I0(count[0]),
    .I1(VCC),
    .I3(n70_5),
    .CIN(n70_1_4) 
);
defparam n132_1_s.ALU_MODE=2;
  ALU n131_1_s (
    .SUM(n131_2),
    .COUT(n131_1_1),
    .I0(count[1]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n132_1_1) 
);
defparam n131_1_s.ALU_MODE=2;
  ALU n130_1_s (
    .SUM(n130_2),
    .COUT(n130_1_1),
    .I0(count[2]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n131_1_1) 
);
defparam n130_1_s.ALU_MODE=2;
  ALU n129_1_s (
    .SUM(n129_2),
    .COUT(n129_1_1),
    .I0(count[3]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n130_1_1) 
);
defparam n129_1_s.ALU_MODE=2;
  ALU n128_1_s (
    .SUM(n128_2),
    .COUT(n128_1_1),
    .I0(count[4]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n129_1_1) 
);
defparam n128_1_s.ALU_MODE=2;
  ALU n127_1_s (
    .SUM(n127_2),
    .COUT(n127_1_1),
    .I0(count[5]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n128_1_1) 
);
defparam n127_1_s.ALU_MODE=2;
  ALU n126_1_s (
    .SUM(n126_2),
    .COUT(n126_1_0_COUT),
    .I0(count[6]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n127_1_1) 
);
defparam n126_1_s.ALU_MODE=2;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(wr_ptr[1]),
    .I1(wr_ptr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(wr_ptr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(wr_ptr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wr_ptr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wr_ptr[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_0_COUT),
    .I0(wr_ptr[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(rd_ptr[1]),
    .I1(rd_ptr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(rd_ptr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(rd_ptr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(rd_ptr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(rd_ptr[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_0_COUT),
    .I0(rd_ptr[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  INV n15_s2 (
    .O(n15_6),
    .I(wr_ptr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fifo_adc */
module sync (
  clk_PSRAM,
  buttonA_d,
  button_sync
)
;
input clk_PSRAM;
input buttonA_d;
output button_sync;
wire [1:0] sync_buffer;
wire VCC;
wire GND;
  DFF sync_buffer_1_s0 (
    .Q(sync_buffer[1]),
    .D(sync_buffer[0]),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_0_s0 (
    .Q(sync_buffer[0]),
    .D(buttonA_d),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_2_s0 (
    .Q(button_sync),
    .D(sync_buffer[1]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync */
module debouncer (
  clk_PSRAM,
  button_sync,
  button_deb
)
;
input clk_PSRAM;
input button_sync;
output button_deb;
wire n5_3;
wire n6_3;
wire n5_4;
wire n6_4;
wire [6:0] shift;
wire VCC;
wire GND;
  LUT4 n5_s0 (
    .F(n5_3),
    .I0(shift[0]),
    .I1(shift[1]),
    .I2(shift[2]),
    .I3(n5_4) 
);
defparam n5_s0.INIT=16'h0100;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(n6_4),
    .I1(shift[0]),
    .I2(shift[1]),
    .I3(shift[2]) 
);
defparam n6_s0.INIT=16'h8000;
  LUT4 n5_s1 (
    .F(n5_4),
    .I0(shift[3]),
    .I1(shift[4]),
    .I2(shift[5]),
    .I3(shift[6]) 
);
defparam n5_s1.INIT=16'h0001;
  LUT4 n6_s1 (
    .F(n6_4),
    .I0(shift[3]),
    .I1(shift[4]),
    .I2(shift[5]),
    .I3(shift[6]) 
);
defparam n6_s1.INIT=16'h8000;
  DFF shift_5_s0 (
    .Q(shift[5]),
    .D(shift[4]),
    .CLK(clk_PSRAM) 
);
  DFF shift_4_s0 (
    .Q(shift[4]),
    .D(shift[3]),
    .CLK(clk_PSRAM) 
);
  DFF shift_3_s0 (
    .Q(shift[3]),
    .D(shift[2]),
    .CLK(clk_PSRAM) 
);
  DFF shift_2_s0 (
    .Q(shift[2]),
    .D(shift[1]),
    .CLK(clk_PSRAM) 
);
  DFF shift_1_s0 (
    .Q(shift[1]),
    .D(shift[0]),
    .CLK(clk_PSRAM) 
);
  DFF shift_0_s0 (
    .Q(shift[0]),
    .D(button_sync),
    .CLK(clk_PSRAM) 
);
  DFFRE OUT_s0 (
    .Q(button_deb),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n6_3),
    .RESET(n5_3) 
);
  DFF shift_6_s0 (
    .Q(shift[6]),
    .D(shift[5]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* debouncer */
module once (
  clk_PSRAM,
  button_deb,
  buttonA_debounced
)
;
input clk_PSRAM;
input button_deb;
output buttonA_debounced;
wire [3:0] resync;
wire VCC;
wire GND;
  DFF resync_2_s0 (
    .Q(resync[2]),
    .D(resync[1]),
    .CLK(clk_PSRAM) 
);
  DFF resync_1_s0 (
    .Q(resync[1]),
    .D(resync[0]),
    .CLK(clk_PSRAM) 
);
  DFF resync_0_s0 (
    .Q(resync[0]),
    .D(button_deb),
    .CLK(clk_PSRAM) 
);
  DFFR button_once_s0 (
    .Q(buttonA_debounced),
    .D(resync[3]),
    .CLK(clk_PSRAM),
    .RESET(resync[2]) 
);
  DFF resync_3_s0 (
    .Q(resync[3]),
    .D(resync[2]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* once */
module sync_debouncer (
  clk_PSRAM,
  buttonA_d,
  buttonA_debounced
)
;
input clk_PSRAM;
input buttonA_d;
output buttonA_debounced;
wire button_sync;
wire button_deb;
wire VCC;
wire GND;
  sync sync_button (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .button_sync(button_sync)
);
  debouncer deb_button (
    .clk_PSRAM(clk_PSRAM),
    .button_sync(button_sync),
    .button_deb(button_deb)
);
  once sync_button_debounced (
    .clk_PSRAM(clk_PSRAM),
    .button_deb(button_deb),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync_debouncer */
module TOP (
  sys_clk,
  uart_rx,
  buttonA,
  clk_ADC,
  adc_out,
  adc_OTR,
  mem_sio_1,
  mem_sio_2,
  mem_sio_3,
  mem_ce,
  mem_clk_enabled,
  uart_tx,
  led_rgb
)
;
input sys_clk;
input uart_rx;
input buttonA;
output clk_ADC;
input [11:0] adc_out;
input adc_OTR;
inout [3:0] mem_sio_1;
inout [3:0] mem_sio_2;
inout [3:0] mem_sio_3;
output mem_ce;
output mem_clk_enabled;
output uart_tx;
output [2:0] led_rgb;
wire sys_clk_d;
wire uart_rx_d;
wire buttonA_d;
wire n343_3;
wire n344_3;
wire n1028_3;
wire uart_start_6;
wire process_1_12;
wire i_21_8;
wire bypass_7;
wire d_fifo_out_11_8;
wire address_PP_22_8;
wire en_write_PP_8;
wire n1270_21;
wire n1274_19;
wire n1275_22;
wire n1276_22;
wire n1403_10;
wire n1408_10;
wire n1558_12;
wire n1560_12;
wire n1562_12;
wire n1564_12;
wire n1566_12;
wire n1568_12;
wire n1570_12;
wire n1572_12;
wire n1574_12;
wire n1576_12;
wire n1578_12;
wire n1580_12;
wire n1582_12;
wire n1584_12;
wire n1586_12;
wire n1588_12;
wire n1590_12;
wire n1592_12;
wire n1594_12;
wire n1596_12;
wire n1598_12;
wire n1600_12;
wire n1602_12;
wire n1604_12;
wire n1314_15;
wire n1312_16;
wire n1310_15;
wire n350_14;
wire n352_13;
wire n354_13;
wire n356_13;
wire n358_13;
wire n360_13;
wire n362_13;
wire n364_13;
wire n366_13;
wire n368_13;
wire n370_13;
wire n372_13;
wire n374_13;
wire n376_13;
wire n378_13;
wire n380_13;
wire n382_13;
wire n384_13;
wire n386_13;
wire n388_13;
wire n390_13;
wire n392_13;
wire n1552_12;
wire n1606_14;
wire n1608_14;
wire n1610_14;
wire n1612_14;
wire n1614_14;
wire n1616_14;
wire n1618_14;
wire n1620_14;
wire n1622_14;
wire n1624_14;
wire n1626_14;
wire n1628_14;
wire n1630_14;
wire n1632_14;
wire n1634_14;
wire n1636_14;
wire n1638_14;
wire n1640_14;
wire n1642_14;
wire n1644_14;
wire n1646_14;
wire n1648_14;
wire n1172_5;
wire read_15_7;
wire i_21_10;
wire buttons_pressed_1_8;
wire stop_acquisition_8;
wire burst_mode_8;
wire rst_PP_8;
wire n854_5;
wire n853_5;
wire n852_5;
wire n855_5;
wire n503_5;
wire n1008_5;
wire n1007_5;
wire n1006_5;
wire n1005_5;
wire n1002_5;
wire n1001_5;
wire n1000_5;
wire n999_5;
wire n998_5;
wire n997_5;
wire n996_5;
wire n995_5;
wire n994_5;
wire n993_5;
wire n992_5;
wire n991_5;
wire n990_5;
wire n989_5;
wire n982_5;
wire n981_5;
wire n980_5;
wire n979_5;
wire n978_5;
wire n977_5;
wire n976_5;
wire n975_5;
wire n974_5;
wire n973_5;
wire n972_5;
wire n971_5;
wire n970_5;
wire n969_5;
wire n968_5;
wire n967_5;
wire n966_5;
wire n1266_6;
wire n1261_6;
wire n1241_5;
wire uart_start_7;
wire led_rgb_0_11;
wire d_fifo_out_11_9;
wire en_write_PP_9;
wire en_write_PP_10;
wire en_write_PP_11;
wire en_write_PP_12;
wire n1270_23;
wire n1270_24;
wire n1274_20;
wire n1275_23;
wire n1276_23;
wire n1314_16;
wire n1312_17;
wire n1312_18;
wire n1606_16;
wire n1608_15;
wire n1610_15;
wire n1612_15;
wire n1614_15;
wire n1618_15;
wire n1620_15;
wire n1626_15;
wire n1628_15;
wire n1634_15;
wire n1636_15;
wire n1638_15;
wire n1640_15;
wire n1642_15;
wire n1644_15;
wire n1646_15;
wire read_15_8;
wire rst_PP_9;
wire n854_6;
wire n853_6;
wire n852_6;
wire n1006_6;
wire n1005_6;
wire n1004_6;
wire n1001_6;
wire n1000_6;
wire n999_6;
wire n998_6;
wire n997_6;
wire n996_6;
wire n994_6;
wire n993_6;
wire n991_6;
wire n990_6;
wire n988_6;
wire n981_6;
wire n980_6;
wire n978_6;
wire n976_6;
wire n974_6;
wire n973_6;
wire n971_6;
wire n969_6;
wire n968_6;
wire n967_6;
wire n966_6;
wire address_PP_22_11;
wire en_write_PP_13;
wire en_write_PP_14;
wire en_write_PP_15;
wire en_write_PP_16;
wire en_write_PP_17;
wire en_write_PP_18;
wire en_write_PP_19;
wire en_write_PP_20;
wire en_write_PP_21;
wire en_write_PP_22;
wire n1270_25;
wire n1276_24;
wire n1312_19;
wire n1312_20;
wire n1312_21;
wire n1312_22;
wire n1606_18;
wire n1606_19;
wire n1612_16;
wire n1618_16;
wire n1618_17;
wire n1624_16;
wire n1626_16;
wire n1634_16;
wire n1636_16;
wire n852_7;
wire n852_8;
wire n1003_7;
wire n1002_7;
wire n996_7;
wire n994_7;
wire n994_8;
wire n993_7;
wire n971_7;
wire n966_7;
wire address_PP_22_12;
wire address_PP_22_13;
wire en_write_PP_23;
wire en_write_PP_24;
wire en_write_PP_25;
wire en_write_PP_26;
wire en_write_PP_27;
wire en_write_PP_28;
wire en_write_PP_29;
wire en_write_PP_30;
wire en_write_PP_31;
wire en_write_PP_32;
wire en_write_PP_33;
wire n1606_21;
wire n852_9;
wire n852_10;
wire n852_11;
wire address_PP_22_14;
wire address_PP_22_15;
wire en_write_PP_34;
wire en_write_PP_35;
wire en_write_PP_36;
wire en_write_PP_37;
wire en_write_PP_38;
wire en_write_PP_39;
wire en_read_PP_11;
wire n1003_9;
wire n1610_18;
wire n1608_18;
wire n1606_23;
wire n350_16;
wire n989_8;
wire n1606_25;
wire address_PP_22_17;
wire n1266_8;
wire fifo_rst_10;
wire n1622_17;
wire n1263_7;
wire n1240_7;
wire n1175_6;
wire n1241_7;
wire com_start_9;
wire n1261_8;
wire led_rgb_0_13;
wire n1002_9;
wire i_pivot_21_10;
wire n1632_17;
wire n1630_17;
wire n1624_18;
wire n1616_17;
wire n432_7;
wire n433_7;
wire n434_7;
wire n435_7;
wire n436_7;
wire n437_7;
wire n438_7;
wire n439_7;
wire n440_7;
wire n441_7;
wire n442_7;
wire n443_7;
wire n444_7;
wire n445_7;
wire n446_7;
wire n447_7;
wire n1653_18;
wire n808_8;
wire n830_7;
wire n1240_9;
wire n1651_15;
wire n2661_5;
wire n851_7;
wire n850_7;
wire n849_7;
wire n848_7;
wire n847_7;
wire n846_7;
wire n845_7;
wire n844_7;
wire n843_7;
wire n842_7;
wire n841_7;
wire n840_7;
wire n839_7;
wire n838_7;
wire n837_7;
wire n836_7;
wire n835_7;
wire n834_7;
wire n833_7;
wire n832_7;
wire n831_7;
wire n829_7;
wire n828_7;
wire n827_7;
wire n826_7;
wire n825_7;
wire n824_7;
wire n823_7;
wire n822_7;
wire n821_7;
wire n820_7;
wire n819_7;
wire n818_7;
wire n817_7;
wire n816_7;
wire n815_7;
wire n814_7;
wire n813_7;
wire n812_7;
wire n811_7;
wire n810_7;
wire n809_7;
wire n660_7;
wire n659_7;
wire n658_7;
wire n657_7;
wire n656_7;
wire n655_7;
wire n654_7;
wire n653_7;
wire n652_7;
wire n651_7;
wire n650_7;
wire n649_7;
wire n648_7;
wire n647_7;
wire n646_7;
wire n645_7;
wire n644_7;
wire n643_7;
wire n642_7;
wire n641_7;
wire n640_7;
wire n639_7;
wire n1004_8;
wire n1003_11;
wire n988_8;
wire address_PP_22_19;
wire n1606_27;
wire d_com_start;
wire start_acquisition;
wire d_flag_acq;
wire com_start;
wire i_pivot_valid;
wire stop_acquisition;
wire condition1_reg;
wire condition2_reg;
wire condition3_reg;
wire bypass;
wire fifo_rst;
wire burst_mode;
wire en_write_PP;
wire rst_PP;
wire write_clk_PP;
wire read_clk_PP;
wire d_first_pong;
wire send_uart;
wire uart_start;
wire quad_start_mcu;
wire next_step;
wire en_read_PP;
wire n516_28_SUM;
wire n516_32;
wire n516_29_SUM;
wire n516_34;
wire n516_30_SUM;
wire n516_36;
wire n516_31_SUM;
wire n516_38;
wire n516_32_SUM;
wire n516_40;
wire n516_33_SUM;
wire n516_42;
wire n516_34_SUM;
wire n516_44;
wire n516_35_SUM;
wire n516_46;
wire n516_36_SUM;
wire n516_48;
wire n516_37_SUM;
wire n516_50;
wire n516_38_SUM;
wire n516_52;
wire n516_39_SUM;
wire n516_54;
wire n518_27_SUM;
wire n518_30;
wire n518_28_SUM;
wire n518_32;
wire n518_29_SUM;
wire n518_34;
wire n518_30_SUM;
wire n518_36;
wire n518_31_SUM;
wire n518_38;
wire n518_32_SUM;
wire n518_40;
wire n518_33_SUM;
wire n518_42;
wire n518_34_SUM;
wire n518_44;
wire n518_35_SUM;
wire n518_46;
wire n518_36_SUM;
wire n518_48;
wire n518_37_SUM;
wire n518_50;
wire n518_38_SUM;
wire n518_52;
wire n520_27_SUM;
wire n520_30;
wire n520_28_SUM;
wire n520_32;
wire n520_29_SUM;
wire n520_34;
wire n520_30_SUM;
wire n520_36;
wire n520_31_SUM;
wire n520_38;
wire n520_32_SUM;
wire n520_40;
wire n520_33_SUM;
wire n520_42;
wire n520_34_SUM;
wire n520_44;
wire n520_35_SUM;
wire n520_46;
wire n520_36_SUM;
wire n520_48;
wire n520_37_SUM;
wire n520_50;
wire n520_38_SUM;
wire n520_52;
wire n800_45_SUM;
wire n800_48;
wire n800_46_SUM;
wire n800_50;
wire n800_47_SUM;
wire n800_52;
wire n800_48_SUM;
wire n800_54;
wire n800_49_SUM;
wire n800_56;
wire n800_50_SUM;
wire n800_58;
wire n800_51_SUM;
wire n800_60;
wire n800_52_SUM;
wire n800_62;
wire n800_53_SUM;
wire n800_64;
wire n800_54_SUM;
wire n800_66;
wire n800_55_SUM;
wire n800_68;
wire n800_56_SUM;
wire n800_70;
wire n800_57_SUM;
wire n800_72;
wire n800_58_SUM;
wire n800_74;
wire n800_59_SUM;
wire n800_76;
wire n800_60_SUM;
wire n800_78;
wire n800_61_SUM;
wire n800_80;
wire n800_62_SUM;
wire n800_82;
wire n800_63_SUM;
wire n800_84;
wire n800_64_SUM;
wire n800_86;
wire n800_65_SUM;
wire n800_88;
wire n801_49_SUM;
wire n801_52;
wire n801_50_SUM;
wire n801_54;
wire n801_51_SUM;
wire n801_56;
wire n801_52_SUM;
wire n801_58;
wire n801_53_SUM;
wire n801_60;
wire n801_54_SUM;
wire n801_62;
wire n801_55_SUM;
wire n801_64;
wire n801_56_SUM;
wire n801_66;
wire n801_57_SUM;
wire n801_68;
wire n801_58_SUM;
wire n801_70;
wire n801_59_SUM;
wire n801_72;
wire n801_60_SUM;
wire n801_74;
wire n801_61_SUM;
wire n801_76;
wire n801_62_SUM;
wire n801_78;
wire n801_63_SUM;
wire n801_80;
wire n801_64_SUM;
wire n801_82;
wire n801_65_SUM;
wire n801_84;
wire n801_66_SUM;
wire n801_86;
wire n801_67_SUM;
wire n801_88;
wire n801_68_SUM;
wire n801_90;
wire n801_69_SUM;
wire n801_92;
wire n801_70_SUM;
wire n801_94;
wire n803_45_SUM;
wire n803_48;
wire n803_46_SUM;
wire n803_50;
wire n803_47_SUM;
wire n803_52;
wire n803_48_SUM;
wire n803_54;
wire n803_49_SUM;
wire n803_56;
wire n803_50_SUM;
wire n803_58;
wire n803_51_SUM;
wire n803_60;
wire n803_52_SUM;
wire n803_62;
wire n803_53_SUM;
wire n803_64;
wire n803_54_SUM;
wire n803_66;
wire n803_55_SUM;
wire n803_68;
wire n803_56_SUM;
wire n803_70;
wire n803_57_SUM;
wire n803_72;
wire n803_58_SUM;
wire n803_74;
wire n803_59_SUM;
wire n803_76;
wire n803_60_SUM;
wire n803_78;
wire n803_61_SUM;
wire n803_80;
wire n803_62_SUM;
wire n803_82;
wire n803_63_SUM;
wire n803_84;
wire n803_64_SUM;
wire n803_86;
wire n803_65_SUM;
wire n803_88;
wire n803_66_SUM;
wire n803_90;
wire i_minus_i_pivot_0_3;
wire i_minus_i_pivot_1_3;
wire i_minus_i_pivot_2_3;
wire i_minus_i_pivot_3_3;
wire i_minus_i_pivot_4_3;
wire i_minus_i_pivot_5_3;
wire i_minus_i_pivot_6_3;
wire i_minus_i_pivot_7_3;
wire i_minus_i_pivot_8_3;
wire i_minus_i_pivot_9_3;
wire i_minus_i_pivot_10_3;
wire i_minus_i_pivot_11_3;
wire i_minus_i_pivot_12_3;
wire i_minus_i_pivot_13_3;
wire i_minus_i_pivot_14_3;
wire i_minus_i_pivot_15_3;
wire i_minus_i_pivot_16_3;
wire i_minus_i_pivot_17_3;
wire i_minus_i_pivot_18_3;
wire i_minus_i_pivot_19_3;
wire i_minus_i_pivot_20_3;
wire n568_2;
wire n568_3;
wire n567_2;
wire n567_3;
wire n566_2;
wire n566_3;
wire n565_2;
wire n565_3;
wire n564_2;
wire n564_3;
wire n563_2;
wire n563_3;
wire n562_2;
wire n562_3;
wire n561_2;
wire n561_3;
wire n560_2;
wire n560_3;
wire n559_2;
wire n559_3;
wire n558_2;
wire n558_3;
wire n557_2;
wire n557_3;
wire n556_2;
wire n556_3;
wire n555_2;
wire n555_3;
wire n554_2;
wire n554_3;
wire n553_2;
wire n553_3;
wire n552_2;
wire n552_3;
wire n551_2;
wire n551_3;
wire n550_2;
wire n550_3;
wire n549_2;
wire n549_3;
wire n548_2;
wire n548_3;
wire n547_2;
wire n547_0_COUT;
wire n797_2;
wire n797_3;
wire n796_2;
wire n796_3;
wire n795_2;
wire n795_3;
wire n794_2;
wire n794_3;
wire n793_2;
wire n793_3;
wire n792_2;
wire n792_3;
wire n791_2;
wire n791_3;
wire n790_2;
wire n790_3;
wire n789_2;
wire n789_3;
wire n788_2;
wire n788_3;
wire n787_2;
wire n787_3;
wire n786_2;
wire n786_3;
wire n785_2;
wire n785_3;
wire n784_2;
wire n784_3;
wire n783_2;
wire n783_3;
wire n782_2;
wire n782_3;
wire n781_2;
wire n781_3;
wire n780_2;
wire n780_3;
wire n779_2;
wire n779_3;
wire n778_2;
wire n778_3;
wire n777_2;
wire n777_3;
wire n333_5;
wire start_acquisition_7;
wire n331_5;
wire quad_start_mcu_7;
wire clk_PSRAM;
wire clk_ADC_d;
wire qpi_on_Z;
wire n196_13;
wire mem_clk_enabled_d;
wire fifo_rd_Z;
wire next_write_Z;
wire prev_ended;
wire ended;
wire mem_ce_d;
wire mem_sio_0_5;
wire n28_6;
wire n27_6;
wire n26_6;
wire n29_8;
wire mem_sio_0_5_12;
wire n28_6_13;
wire n27_6_14;
wire n26_6_15;
wire n29_8_16;
wire mem_sio_0_5_17;
wire n28_6_18;
wire n27_6_19;
wire n26_6_20;
wire n29_8_21;
wire flag_acq_Z;
wire UART_finished;
wire uart_tx_d;
wire stop_PP_Z;
wire read_cmp_Z;
wire n464_4;
wire write_pointer_6_11;
wire fifo_wr;
wire fifo_empty;
wire buttonA_debounced;
wire [11:0] adc_out_d;
wire [3:0] mem_sio_3_in;
wire [2:0] process;
wire [15:0] read;
wire [21:0] i;
wire [22:6] address_acq;
wire [1:0] buttons_pressed;
wire [21:0] i_pivot;
wire [21:0] i_minus_i_pivot_reg;
wire [21:0] samples_after_adjusted;
wire [11:0] d_fifo_out;
wire [11:0] d_fifo_out_1;
wire [22:1] address_PP;
wire [2:0] led_rgb_d;
wire [1:0] read_write;
wire [22:1] address;
wire [20:0] i_minus_i_pivot;
wire [15:0] data_out_3;
wire [7:0] trigger_Z;
wire [12:0] threshold_Z;
wire [23:0] samples_after_Z;
wire [23:2] samples_before_Z;
wire [11:0] adc_data_Z;
wire [11:0] fifo_out;
wire VCC;
wire GND;
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF uart_rx_ibuf (
    .O(uart_rx_d),
    .I(uart_rx) 
);
  IBUF buttonA_ibuf (
    .O(buttonA_d),
    .I(buttonA) 
);
  IBUF adc_out_0_ibuf (
    .O(adc_out_d[0]),
    .I(adc_out[0]) 
);
  IBUF adc_out_1_ibuf (
    .O(adc_out_d[1]),
    .I(adc_out[1]) 
);
  IBUF adc_out_2_ibuf (
    .O(adc_out_d[2]),
    .I(adc_out[2]) 
);
  IBUF adc_out_3_ibuf (
    .O(adc_out_d[3]),
    .I(adc_out[3]) 
);
  IBUF adc_out_4_ibuf (
    .O(adc_out_d[4]),
    .I(adc_out[4]) 
);
  IBUF adc_out_5_ibuf (
    .O(adc_out_d[5]),
    .I(adc_out[5]) 
);
  IBUF adc_out_6_ibuf (
    .O(adc_out_d[6]),
    .I(adc_out[6]) 
);
  IBUF adc_out_7_ibuf (
    .O(adc_out_d[7]),
    .I(adc_out[7]) 
);
  IBUF adc_out_8_ibuf (
    .O(adc_out_d[8]),
    .I(adc_out[8]) 
);
  IBUF adc_out_9_ibuf (
    .O(adc_out_d[9]),
    .I(adc_out[9]) 
);
  IBUF adc_out_10_ibuf (
    .O(adc_out_d[10]),
    .I(adc_out[10]) 
);
  IBUF adc_out_11_ibuf (
    .O(adc_out_d[11]),
    .I(adc_out[11]) 
);
  TBUF mem_sio_1_3_s0 (
    .O(mem_sio_1[0]),
    .I(n29_8),
    .OEN(mem_sio_0_5) 
);
  TBUF mem_sio_1_3_s1 (
    .O(mem_sio_1[1]),
    .I(n28_6),
    .OEN(mem_sio_0_5) 
);
  TBUF mem_sio_1_3_s2 (
    .O(mem_sio_1[2]),
    .I(n27_6),
    .OEN(mem_sio_0_5) 
);
  TBUF mem_sio_1_3_s3 (
    .O(mem_sio_1[3]),
    .I(n26_6),
    .OEN(mem_sio_0_5) 
);
  TBUF mem_sio_2_3_s0 (
    .O(mem_sio_2[0]),
    .I(n29_8_16),
    .OEN(mem_sio_0_5_12) 
);
  TBUF mem_sio_2_3_s1 (
    .O(mem_sio_2[1]),
    .I(n28_6_13),
    .OEN(mem_sio_0_5_12) 
);
  TBUF mem_sio_2_3_s2 (
    .O(mem_sio_2[2]),
    .I(n27_6_14),
    .OEN(mem_sio_0_5_12) 
);
  TBUF mem_sio_2_3_s3 (
    .O(mem_sio_2[3]),
    .I(n26_6_15),
    .OEN(mem_sio_0_5_12) 
);
  IOBUF mem_sio_3_0_iobuf (
    .O(mem_sio_3_in[0]),
    .IO(mem_sio_3[0]),
    .I(n29_8_21),
    .OEN(mem_sio_0_5_17) 
);
  IOBUF mem_sio_3_1_iobuf (
    .O(mem_sio_3_in[1]),
    .IO(mem_sio_3[1]),
    .I(n28_6_18),
    .OEN(mem_sio_0_5_17) 
);
  IOBUF mem_sio_3_2_iobuf (
    .O(mem_sio_3_in[2]),
    .IO(mem_sio_3[2]),
    .I(n27_6_19),
    .OEN(mem_sio_0_5_17) 
);
  IOBUF mem_sio_3_3_iobuf (
    .O(mem_sio_3_in[3]),
    .IO(mem_sio_3[3]),
    .I(n26_6_20),
    .OEN(mem_sio_0_5_17) 
);
  OBUF clk_ADC_obuf (
    .O(clk_ADC),
    .I(clk_ADC_d) 
);
  OBUF mem_ce_obuf (
    .O(mem_ce),
    .I(mem_ce_d) 
);
  OBUF mem_clk_enabled_obuf (
    .O(mem_clk_enabled),
    .I(mem_clk_enabled_d) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  OBUF led_rgb_0_obuf (
    .O(led_rgb[0]),
    .I(led_rgb_d[0]) 
);
  OBUF led_rgb_1_obuf (
    .O(led_rgb[1]),
    .I(led_rgb_d[1]) 
);
  OBUF led_rgb_2_obuf (
    .O(led_rgb[2]),
    .I(led_rgb_d[2]) 
);
  LUT2 n343_s0 (
    .F(n343_3),
    .I0(process[0]),
    .I1(process[1]) 
);
defparam n343_s0.INIT=4'h1;
  LUT3 n344_s0 (
    .F(n344_3),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]) 
);
defparam n344_s0.INIT=8'h42;
  LUT2 n1028_s0 (
    .F(n1028_3),
    .I0(com_start),
    .I1(next_step) 
);
defparam n1028_s0.INIT=4'h8;
  LUT4 uart_start_s2 (
    .F(uart_start_6),
    .I0(en_read_PP),
    .I1(n2661_5),
    .I2(n1241_5),
    .I3(uart_start_7) 
);
defparam uart_start_s2.INIT=16'h8000;
  LUT3 process_3_s9 (
    .F(process_1_12),
    .I0(process[2]),
    .I1(process[0]),
    .I2(qpi_on_Z) 
);
defparam process_3_s9.INIT=8'h70;
  LUT3 i_21_s4 (
    .F(i_21_8),
    .I0(n1261_8),
    .I1(n1263_7),
    .I2(qpi_on_Z) 
);
defparam i_21_s4.INIT=8'hE0;
  LUT4 bypass_s3 (
    .F(bypass_7),
    .I0(process[0]),
    .I1(process[2]),
    .I2(process[1]),
    .I3(qpi_on_Z) 
);
defparam bypass_s3.INIT=16'h6000;
  LUT4 d_fifo_out_11_s4 (
    .F(d_fifo_out_11_8),
    .I0(i_pivot_valid),
    .I1(process[1]),
    .I2(d_fifo_out_11_9),
    .I3(qpi_on_Z) 
);
defparam d_fifo_out_11_s4.INIT=16'h1C00;
  LUT4 address_PP_22_s4 (
    .F(address_PP_22_8),
    .I0(address_PP_22_19),
    .I1(address_PP_22_17),
    .I2(qpi_on_Z),
    .I3(n1266_6) 
);
defparam address_PP_22_s4.INIT=16'h1000;
  LUT4 en_write_PP_s4 (
    .F(en_write_PP_8),
    .I0(en_write_PP_9),
    .I1(en_write_PP_10),
    .I2(en_write_PP_11),
    .I3(en_write_PP_12) 
);
defparam en_write_PP_s4.INIT=16'hFF80;
  LUT4 n1270_s17 (
    .F(n1270_21),
    .I0(rst_PP_9),
    .I1(n1270_23),
    .I2(n1263_7),
    .I3(n1270_24) 
);
defparam n1270_s17.INIT=16'h40FF;
  LUT4 n1274_s15 (
    .F(n1274_19),
    .I0(n1261_8),
    .I1(start_acquisition),
    .I2(n1263_7),
    .I3(n1274_20) 
);
defparam n1274_s15.INIT=16'hFFF8;
  LUT4 n1275_s18 (
    .F(n1275_22),
    .I0(rst_PP_9),
    .I1(n1275_23),
    .I2(process[2]),
    .I3(process[0]) 
);
defparam n1275_s18.INIT=16'h0CB3;
  LUT4 n1276_s18 (
    .F(n1276_22),
    .I0(n1276_23),
    .I1(process[0]),
    .I2(next_step),
    .I3(led_rgb_0_11) 
);
defparam n1276_s18.INIT=16'h7D55;
  LUT4 n1403_s6 (
    .F(n1403_10),
    .I0(stop_acquisition),
    .I1(next_write_Z),
    .I2(i[0]),
    .I3(n1263_7) 
);
defparam n1403_s6.INIT=16'hB400;
  LUT3 n1408_s6 (
    .F(n1408_10),
    .I0(buttons_pressed[0]),
    .I1(buttonA_debounced),
    .I2(n1263_7) 
);
defparam n1408_s6.INIT=8'h60;
  LUT3 n1558_s8 (
    .F(n1558_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[11]),
    .I2(n1263_7) 
);
defparam n1558_s8.INIT=8'h40;
  LUT3 n1560_s8 (
    .F(n1560_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[10]),
    .I2(n1263_7) 
);
defparam n1560_s8.INIT=8'h40;
  LUT3 n1562_s8 (
    .F(n1562_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[9]),
    .I2(n1263_7) 
);
defparam n1562_s8.INIT=8'h40;
  LUT3 n1564_s8 (
    .F(n1564_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[8]),
    .I2(n1263_7) 
);
defparam n1564_s8.INIT=8'h40;
  LUT3 n1566_s8 (
    .F(n1566_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[7]),
    .I2(n1263_7) 
);
defparam n1566_s8.INIT=8'h40;
  LUT3 n1568_s8 (
    .F(n1568_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[6]),
    .I2(n1263_7) 
);
defparam n1568_s8.INIT=8'h40;
  LUT3 n1570_s8 (
    .F(n1570_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[5]),
    .I2(n1263_7) 
);
defparam n1570_s8.INIT=8'h40;
  LUT3 n1572_s8 (
    .F(n1572_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[4]),
    .I2(n1263_7) 
);
defparam n1572_s8.INIT=8'h40;
  LUT3 n1574_s8 (
    .F(n1574_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[3]),
    .I2(n1263_7) 
);
defparam n1574_s8.INIT=8'h40;
  LUT3 n1576_s8 (
    .F(n1576_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[2]),
    .I2(n1263_7) 
);
defparam n1576_s8.INIT=8'h40;
  LUT3 n1578_s8 (
    .F(n1578_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[1]),
    .I2(n1263_7) 
);
defparam n1578_s8.INIT=8'h40;
  LUT3 n1580_s8 (
    .F(n1580_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[0]),
    .I2(n1263_7) 
);
defparam n1580_s8.INIT=8'h40;
  LUT3 n1582_s8 (
    .F(n1582_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[11]),
    .I2(n1263_7) 
);
defparam n1582_s8.INIT=8'h40;
  LUT3 n1584_s8 (
    .F(n1584_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[10]),
    .I2(n1263_7) 
);
defparam n1584_s8.INIT=8'h40;
  LUT3 n1586_s8 (
    .F(n1586_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[9]),
    .I2(n1263_7) 
);
defparam n1586_s8.INIT=8'h40;
  LUT3 n1588_s8 (
    .F(n1588_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[8]),
    .I2(n1263_7) 
);
defparam n1588_s8.INIT=8'h40;
  LUT3 n1590_s8 (
    .F(n1590_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[7]),
    .I2(n1263_7) 
);
defparam n1590_s8.INIT=8'h40;
  LUT3 n1592_s8 (
    .F(n1592_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[6]),
    .I2(n1263_7) 
);
defparam n1592_s8.INIT=8'h40;
  LUT3 n1594_s8 (
    .F(n1594_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[5]),
    .I2(n1263_7) 
);
defparam n1594_s8.INIT=8'h40;
  LUT3 n1596_s8 (
    .F(n1596_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[4]),
    .I2(n1263_7) 
);
defparam n1596_s8.INIT=8'h40;
  LUT3 n1598_s8 (
    .F(n1598_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[3]),
    .I2(n1263_7) 
);
defparam n1598_s8.INIT=8'h40;
  LUT3 n1600_s8 (
    .F(n1600_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[2]),
    .I2(n1263_7) 
);
defparam n1600_s8.INIT=8'h40;
  LUT3 n1602_s8 (
    .F(n1602_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[1]),
    .I2(n1263_7) 
);
defparam n1602_s8.INIT=8'h40;
  LUT3 n1604_s8 (
    .F(n1604_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[0]),
    .I2(n1263_7) 
);
defparam n1604_s8.INIT=8'h40;
  LUT4 n1314_s11 (
    .F(n1314_15),
    .I0(process[0]),
    .I1(start_acquisition),
    .I2(n1261_6),
    .I3(n1314_16) 
);
defparam n1314_s11.INIT=16'hFF70;
  LUT4 n1312_s12 (
    .F(n1312_16),
    .I0(process[0]),
    .I1(n1312_17),
    .I2(n1261_6),
    .I3(n1312_18) 
);
defparam n1312_s12.INIT=16'h10FF;
  LUT4 n1310_s11 (
    .F(n1310_15),
    .I0(n1266_6),
    .I1(led_rgb_d[2]),
    .I2(n1651_15),
    .I3(n1276_23) 
);
defparam n1310_s11.INIT=16'hF8FF;
  LUT4 n350_s8 (
    .F(n350_14),
    .I0(n1263_7),
    .I1(address_acq[22]),
    .I2(address_PP[22]),
    .I3(n1266_8) 
);
defparam n350_s8.INIT=16'hF888;
  LUT4 n352_s8 (
    .F(n352_13),
    .I0(n1263_7),
    .I1(address_acq[21]),
    .I2(address_PP[21]),
    .I3(n1266_8) 
);
defparam n352_s8.INIT=16'hF888;
  LUT4 n354_s8 (
    .F(n354_13),
    .I0(n1263_7),
    .I1(address_acq[20]),
    .I2(address_PP[20]),
    .I3(n1266_8) 
);
defparam n354_s8.INIT=16'hF888;
  LUT4 n356_s8 (
    .F(n356_13),
    .I0(n1263_7),
    .I1(address_acq[19]),
    .I2(address_PP[19]),
    .I3(n1266_8) 
);
defparam n356_s8.INIT=16'hF888;
  LUT4 n358_s8 (
    .F(n358_13),
    .I0(n1263_7),
    .I1(address_acq[18]),
    .I2(address_PP[18]),
    .I3(n1266_8) 
);
defparam n358_s8.INIT=16'hF888;
  LUT4 n360_s8 (
    .F(n360_13),
    .I0(n1263_7),
    .I1(address_acq[17]),
    .I2(address_PP[17]),
    .I3(n1266_8) 
);
defparam n360_s8.INIT=16'hF888;
  LUT4 n362_s8 (
    .F(n362_13),
    .I0(n1263_7),
    .I1(address_acq[16]),
    .I2(address_PP[16]),
    .I3(n1266_8) 
);
defparam n362_s8.INIT=16'hF888;
  LUT4 n364_s8 (
    .F(n364_13),
    .I0(n1263_7),
    .I1(address_acq[15]),
    .I2(address_PP[15]),
    .I3(n1266_8) 
);
defparam n364_s8.INIT=16'hF888;
  LUT4 n366_s8 (
    .F(n366_13),
    .I0(n1263_7),
    .I1(address_acq[14]),
    .I2(address_PP[14]),
    .I3(n1266_8) 
);
defparam n366_s8.INIT=16'hF888;
  LUT4 n368_s8 (
    .F(n368_13),
    .I0(n1263_7),
    .I1(address_acq[13]),
    .I2(address_PP[13]),
    .I3(n1266_8) 
);
defparam n368_s8.INIT=16'hF888;
  LUT4 n370_s8 (
    .F(n370_13),
    .I0(n1263_7),
    .I1(address_acq[12]),
    .I2(address_PP[12]),
    .I3(n1266_8) 
);
defparam n370_s8.INIT=16'hF888;
  LUT4 n372_s8 (
    .F(n372_13),
    .I0(n1263_7),
    .I1(address_acq[11]),
    .I2(address_PP[11]),
    .I3(n1266_8) 
);
defparam n372_s8.INIT=16'hF888;
  LUT4 n374_s8 (
    .F(n374_13),
    .I0(n1263_7),
    .I1(address_acq[10]),
    .I2(address_PP[10]),
    .I3(n1266_8) 
);
defparam n374_s8.INIT=16'hF888;
  LUT4 n376_s8 (
    .F(n376_13),
    .I0(n1263_7),
    .I1(address_acq[9]),
    .I2(address_PP[9]),
    .I3(n1266_8) 
);
defparam n376_s8.INIT=16'hF888;
  LUT4 n378_s8 (
    .F(n378_13),
    .I0(n1263_7),
    .I1(address_acq[8]),
    .I2(address_PP[8]),
    .I3(n1266_8) 
);
defparam n378_s8.INIT=16'hF888;
  LUT4 n380_s8 (
    .F(n380_13),
    .I0(n1263_7),
    .I1(address_acq[7]),
    .I2(address_PP[7]),
    .I3(n1266_8) 
);
defparam n380_s8.INIT=16'hF888;
  LUT4 n382_s8 (
    .F(n382_13),
    .I0(n1263_7),
    .I1(address_acq[6]),
    .I2(address_PP[6]),
    .I3(n1266_8) 
);
defparam n382_s8.INIT=16'hF888;
  LUT4 n384_s8 (
    .F(n384_13),
    .I0(n1263_7),
    .I1(i[4]),
    .I2(address_PP[5]),
    .I3(n1266_8) 
);
defparam n384_s8.INIT=16'hF888;
  LUT4 n386_s8 (
    .F(n386_13),
    .I0(n1263_7),
    .I1(i[3]),
    .I2(address_PP[4]),
    .I3(n1266_8) 
);
defparam n386_s8.INIT=16'hF888;
  LUT4 n388_s8 (
    .F(n388_13),
    .I0(n1263_7),
    .I1(i[2]),
    .I2(address_PP[3]),
    .I3(n1266_8) 
);
defparam n388_s8.INIT=16'hF888;
  LUT4 n390_s8 (
    .F(n390_13),
    .I0(n1263_7),
    .I1(i[1]),
    .I2(address_PP[2]),
    .I3(n1266_8) 
);
defparam n390_s8.INIT=16'hF888;
  LUT4 n392_s8 (
    .F(n392_13),
    .I0(address_PP[1]),
    .I1(n1266_8),
    .I2(i[0]),
    .I3(n1263_7) 
);
defparam n392_s8.INIT=16'hF888;
  LUT3 n1552_s7 (
    .F(n1552_12),
    .I0(bypass),
    .I1(address_PP_22_17),
    .I2(n1261_8) 
);
defparam n1552_s7.INIT=8'hF8;
  LUT4 n1606_s9 (
    .F(n1606_14),
    .I0(n1606_25),
    .I1(n1606_16),
    .I2(n547_2),
    .I3(n1606_27) 
);
defparam n1606_s9.INIT=16'hF222;
  LUT4 n1608_s9 (
    .F(n1608_14),
    .I0(n1606_25),
    .I1(n1608_15),
    .I2(n548_2),
    .I3(n1606_27) 
);
defparam n1608_s9.INIT=16'hF222;
  LUT4 n1610_s9 (
    .F(n1610_14),
    .I0(n1606_27),
    .I1(n549_2),
    .I2(n1610_15),
    .I3(n1606_25) 
);
defparam n1610_s9.INIT=16'hF888;
  LUT4 n1612_s9 (
    .F(n1612_14),
    .I0(n1606_27),
    .I1(n550_2),
    .I2(n1612_15),
    .I3(n1606_25) 
);
defparam n1612_s9.INIT=16'hF888;
  LUT4 n1614_s9 (
    .F(n1614_14),
    .I0(n1606_27),
    .I1(n551_2),
    .I2(n1614_15),
    .I3(n1606_25) 
);
defparam n1614_s9.INIT=16'hF888;
  LUT4 n1616_s9 (
    .F(n1616_14),
    .I0(n1606_27),
    .I1(n552_2),
    .I2(n1616_17),
    .I3(n1606_25) 
);
defparam n1616_s9.INIT=16'hF888;
  LUT4 n1618_s9 (
    .F(n1618_14),
    .I0(n1606_27),
    .I1(n553_2),
    .I2(n1618_15),
    .I3(n1606_25) 
);
defparam n1618_s9.INIT=16'hF888;
  LUT4 n1620_s9 (
    .F(n1620_14),
    .I0(n1606_27),
    .I1(n554_2),
    .I2(n1620_15),
    .I3(n1606_25) 
);
defparam n1620_s9.INIT=16'hF888;
  LUT4 n1622_s9 (
    .F(n1622_14),
    .I0(n1606_27),
    .I1(n555_2),
    .I2(n1622_17),
    .I3(n1606_25) 
);
defparam n1622_s9.INIT=16'hF888;
  LUT4 n1624_s9 (
    .F(n1624_14),
    .I0(n1606_27),
    .I1(n556_2),
    .I2(n1624_18),
    .I3(n1606_25) 
);
defparam n1624_s9.INIT=16'hF888;
  LUT3 n1626_s9 (
    .F(n1626_14),
    .I0(n1606_27),
    .I1(n557_2),
    .I2(n1626_15) 
);
defparam n1626_s9.INIT=8'hF8;
  LUT4 n1628_s9 (
    .F(n1628_14),
    .I0(n1606_27),
    .I1(n558_2),
    .I2(n1628_15),
    .I3(n1606_25) 
);
defparam n1628_s9.INIT=16'hF888;
  LUT4 n1630_s9 (
    .F(n1630_14),
    .I0(n1606_27),
    .I1(n559_2),
    .I2(n1630_17),
    .I3(n1606_25) 
);
defparam n1630_s9.INIT=16'hF888;
  LUT4 n1632_s9 (
    .F(n1632_14),
    .I0(n1606_27),
    .I1(n560_2),
    .I2(n1632_17),
    .I3(n1606_25) 
);
defparam n1632_s9.INIT=16'hF888;
  LUT4 n1634_s9 (
    .F(n1634_14),
    .I0(n1606_27),
    .I1(n561_2),
    .I2(n1634_15),
    .I3(n1606_25) 
);
defparam n1634_s9.INIT=16'hF888;
  LUT4 n1636_s9 (
    .F(n1636_14),
    .I0(n1606_27),
    .I1(n562_2),
    .I2(n1636_15),
    .I3(n1606_25) 
);
defparam n1636_s9.INIT=16'hF888;
  LUT4 n1638_s9 (
    .F(n1638_14),
    .I0(n1606_27),
    .I1(n563_2),
    .I2(n1638_15),
    .I3(n1606_25) 
);
defparam n1638_s9.INIT=16'hF888;
  LUT4 n1640_s9 (
    .F(n1640_14),
    .I0(n1606_27),
    .I1(n564_2),
    .I2(n1640_15),
    .I3(n1606_25) 
);
defparam n1640_s9.INIT=16'hF888;
  LUT4 n1642_s9 (
    .F(n1642_14),
    .I0(n1606_27),
    .I1(n565_2),
    .I2(n1642_15),
    .I3(n1606_25) 
);
defparam n1642_s9.INIT=16'hF888;
  LUT4 n1644_s9 (
    .F(n1644_14),
    .I0(n1606_27),
    .I1(n566_2),
    .I2(n1644_15),
    .I3(n1606_25) 
);
defparam n1644_s9.INIT=16'hF888;
  LUT4 n1646_s9 (
    .F(n1646_14),
    .I0(n1606_27),
    .I1(n567_2),
    .I2(n1646_15),
    .I3(n1606_25) 
);
defparam n1646_s9.INIT=16'hF888;
  LUT4 n1648_s9 (
    .F(n1648_14),
    .I0(n1606_27),
    .I1(n568_2),
    .I2(address_PP[1]),
    .I3(n1606_25) 
);
defparam n1648_s9.INIT=16'h8F88;
  LUT3 n1172_s1 (
    .F(n1172_5),
    .I0(uart_start_7),
    .I1(d_first_pong),
    .I2(en_read_PP) 
);
defparam n1172_s1.INIT=8'hB0;
  LUT2 read_15_s3 (
    .F(read_15_7),
    .I0(read_15_8),
    .I1(qpi_on_Z) 
);
defparam read_15_s3.INIT=4'h4;
  LUT4 i_21_s5 (
    .F(i_21_10),
    .I0(stop_acquisition),
    .I1(next_write_Z),
    .I2(n1263_7),
    .I3(i_21_8) 
);
defparam i_21_s5.INIT=16'h4F00;
  LUT3 buttons_pressed_1_s4 (
    .F(buttons_pressed_1_8),
    .I0(n1263_7),
    .I1(buttonA_debounced),
    .I2(i_21_8) 
);
defparam buttons_pressed_1_s4.INIT=8'hD0;
  LUT3 stop_acquisition_s4 (
    .F(stop_acquisition_8),
    .I0(n1263_7),
    .I1(i_pivot_valid),
    .I2(i_21_8) 
);
defparam stop_acquisition_s4.INIT=8'hD0;
  LUT3 burst_mode_s4 (
    .F(burst_mode_8),
    .I0(start_acquisition),
    .I1(process[0]),
    .I2(bypass_7) 
);
defparam burst_mode_s4.INIT=8'hB0;
  LUT4 rst_PP_s4 (
    .F(rst_PP_8),
    .I0(n343_3),
    .I1(rst_PP_9),
    .I2(qpi_on_Z),
    .I3(n1266_6) 
);
defparam rst_PP_s4.INIT=16'hD000;
  LUT3 n854_s1 (
    .F(n854_5),
    .I0(n803_90),
    .I1(n1263_7),
    .I2(n854_6) 
);
defparam n854_s1.INIT=8'h08;
  LUT3 n853_s1 (
    .F(n853_5),
    .I0(n854_6),
    .I1(n801_94),
    .I2(n853_6) 
);
defparam n853_s1.INIT=8'h80;
  LUT4 n852_s1 (
    .F(n852_5),
    .I0(samples_after_Z[6]),
    .I1(samples_after_Z[7]),
    .I2(n852_6),
    .I3(n853_6) 
);
defparam n852_s1.INIT=16'h1000;
  LUT4 n855_s1 (
    .F(n855_5),
    .I0(condition2_reg),
    .I1(condition3_reg),
    .I2(condition1_reg),
    .I3(n1263_7) 
);
defparam n855_s1.INIT=16'hFE00;
  LUT3 n503_s1 (
    .F(n503_5),
    .I0(buttons_pressed[0]),
    .I1(buttons_pressed[1]),
    .I2(n1263_7) 
);
defparam n503_s1.INIT=8'h60;
  LUT3 n1008_s1 (
    .F(n1008_5),
    .I0(i[0]),
    .I1(i[1]),
    .I2(n1263_7) 
);
defparam n1008_s1.INIT=8'h60;
  LUT4 n1007_s1 (
    .F(n1007_5),
    .I0(i[0]),
    .I1(i[1]),
    .I2(i[2]),
    .I3(n1263_7) 
);
defparam n1007_s1.INIT=16'h7800;
  LUT3 n1006_s1 (
    .F(n1006_5),
    .I0(i[3]),
    .I1(n1006_6),
    .I2(n1263_7) 
);
defparam n1006_s1.INIT=8'h60;
  LUT3 n1005_s1 (
    .F(n1005_5),
    .I0(i[4]),
    .I1(n1005_6),
    .I2(n1263_7) 
);
defparam n1005_s1.INIT=8'h60;
  LUT3 n1002_s1 (
    .F(n1002_5),
    .I0(address_acq[8]),
    .I1(n1002_9),
    .I2(n1263_7) 
);
defparam n1002_s1.INIT=8'h60;
  LUT4 n1001_s1 (
    .F(n1001_5),
    .I0(n1005_6),
    .I1(n1001_6),
    .I2(address_acq[9]),
    .I3(n1263_7) 
);
defparam n1001_s1.INIT=16'h7800;
  LUT3 n1000_s1 (
    .F(n1000_5),
    .I0(address_acq[10]),
    .I1(n1000_6),
    .I2(n1263_7) 
);
defparam n1000_s1.INIT=8'h60;
  LUT4 n999_s1 (
    .F(n999_5),
    .I0(n999_6),
    .I1(n1002_9),
    .I2(address_acq[11]),
    .I3(n1263_7) 
);
defparam n999_s1.INIT=16'h7800;
  LUT3 n998_s1 (
    .F(n998_5),
    .I0(address_acq[12]),
    .I1(n998_6),
    .I2(n1263_7) 
);
defparam n998_s1.INIT=8'h60;
  LUT3 n997_s1 (
    .F(n997_5),
    .I0(n997_6),
    .I1(address_acq[13]),
    .I2(n1263_7) 
);
defparam n997_s1.INIT=8'h60;
  LUT3 n996_s1 (
    .F(n996_5),
    .I0(address_acq[14]),
    .I1(n996_6),
    .I2(n1263_7) 
);
defparam n996_s1.INIT=8'h60;
  LUT4 n995_s1 (
    .F(n995_5),
    .I0(address_acq[14]),
    .I1(n996_6),
    .I2(address_acq[15]),
    .I3(n1263_7) 
);
defparam n995_s1.INIT=16'h7800;
  LUT3 n994_s1 (
    .F(n994_5),
    .I0(address_acq[16]),
    .I1(n994_6),
    .I2(n1263_7) 
);
defparam n994_s1.INIT=8'h60;
  LUT3 n993_s1 (
    .F(n993_5),
    .I0(address_acq[17]),
    .I1(n993_6),
    .I2(n1263_7) 
);
defparam n993_s1.INIT=8'h60;
  LUT4 n992_s1 (
    .F(n992_5),
    .I0(address_acq[17]),
    .I1(n993_6),
    .I2(address_acq[18]),
    .I3(n1263_7) 
);
defparam n992_s1.INIT=16'h7800;
  LUT3 n991_s1 (
    .F(n991_5),
    .I0(n991_6),
    .I1(address_acq[19]),
    .I2(n1263_7) 
);
defparam n991_s1.INIT=8'h60;
  LUT4 n990_s1 (
    .F(n990_5),
    .I0(n993_6),
    .I1(n990_6),
    .I2(address_acq[20]),
    .I3(n1263_7) 
);
defparam n990_s1.INIT=16'h7800;
  LUT4 n989_s1 (
    .F(n989_5),
    .I0(n993_6),
    .I1(n989_8),
    .I2(address_acq[21]),
    .I3(n1263_7) 
);
defparam n989_s1.INIT=16'h7800;
  LUT4 n982_s1 (
    .F(n982_5),
    .I0(i[4]),
    .I1(n1005_6),
    .I2(i[5]),
    .I3(n1263_7) 
);
defparam n982_s1.INIT=16'h7800;
  LUT3 n981_s1 (
    .F(n981_5),
    .I0(n981_6),
    .I1(i[6]),
    .I2(n1263_7) 
);
defparam n981_s1.INIT=8'h60;
  LUT3 n980_s1 (
    .F(n980_5),
    .I0(i[7]),
    .I1(n980_6),
    .I2(n1263_7) 
);
defparam n980_s1.INIT=8'h60;
  LUT4 n979_s1 (
    .F(n979_5),
    .I0(i[7]),
    .I1(n980_6),
    .I2(i[8]),
    .I3(n1263_7) 
);
defparam n979_s1.INIT=16'h7800;
  LUT3 n978_s1 (
    .F(n978_5),
    .I0(i[9]),
    .I1(n978_6),
    .I2(n1263_7) 
);
defparam n978_s1.INIT=8'h60;
  LUT4 n977_s1 (
    .F(n977_5),
    .I0(i[9]),
    .I1(n978_6),
    .I2(i[10]),
    .I3(n1263_7) 
);
defparam n977_s1.INIT=16'h7800;
  LUT3 n976_s1 (
    .F(n976_5),
    .I0(i[11]),
    .I1(n976_6),
    .I2(n1263_7) 
);
defparam n976_s1.INIT=8'h60;
  LUT4 n975_s1 (
    .F(n975_5),
    .I0(i[11]),
    .I1(n976_6),
    .I2(i[12]),
    .I3(n1263_7) 
);
defparam n975_s1.INIT=16'h7800;
  LUT4 n974_s1 (
    .F(n974_5),
    .I0(n978_6),
    .I1(n974_6),
    .I2(i[13]),
    .I3(n1263_7) 
);
defparam n974_s1.INIT=16'h7800;
  LUT3 n973_s1 (
    .F(n973_5),
    .I0(i[14]),
    .I1(n973_6),
    .I2(n1263_7) 
);
defparam n973_s1.INIT=8'h60;
  LUT4 n972_s1 (
    .F(n972_5),
    .I0(i[14]),
    .I1(n973_6),
    .I2(i[15]),
    .I3(n1263_7) 
);
defparam n972_s1.INIT=16'h7800;
  LUT3 n971_s1 (
    .F(n971_5),
    .I0(i[16]),
    .I1(n971_6),
    .I2(n1263_7) 
);
defparam n971_s1.INIT=8'h60;
  LUT4 n970_s1 (
    .F(n970_5),
    .I0(i[16]),
    .I1(n971_6),
    .I2(i[17]),
    .I3(n1263_7) 
);
defparam n970_s1.INIT=16'h7800;
  LUT4 n969_s1 (
    .F(n969_5),
    .I0(n971_6),
    .I1(n969_6),
    .I2(i[18]),
    .I3(n1263_7) 
);
defparam n969_s1.INIT=16'h7800;
  LUT4 n968_s1 (
    .F(n968_5),
    .I0(n971_6),
    .I1(n968_6),
    .I2(i[19]),
    .I3(n1263_7) 
);
defparam n968_s1.INIT=16'h7800;
  LUT4 n967_s1 (
    .F(n967_5),
    .I0(n971_6),
    .I1(n967_6),
    .I2(i[20]),
    .I3(n1263_7) 
);
defparam n967_s1.INIT=16'h7800;
  LUT3 n966_s1 (
    .F(n966_5),
    .I0(i[21]),
    .I1(n966_6),
    .I2(n1263_7) 
);
defparam n966_s1.INIT=8'h60;
  LUT2 n1266_s3 (
    .F(n1266_6),
    .I0(process[0]),
    .I1(process[2]) 
);
defparam n1266_s3.INIT=4'h4;
  LUT2 n1261_s3 (
    .F(n1261_6),
    .I0(process[2]),
    .I1(process[1]) 
);
defparam n1261_s3.INIT=4'h4;
  LUT2 n1241_s2 (
    .F(n1241_5),
    .I0(rst_PP),
    .I1(stop_PP_Z) 
);
defparam n1241_s2.INIT=4'h1;
  LUT3 uart_start_s3 (
    .F(uart_start_7),
    .I0(n464_4),
    .I1(uart_start),
    .I2(UART_finished) 
);
defparam uart_start_s3.INIT=8'h40;
  LUT2 led_rgb_0_s8 (
    .F(led_rgb_0_11),
    .I0(process[1]),
    .I1(process[2]) 
);
defparam led_rgb_0_s8.INIT=4'h1;
  LUT4 d_fifo_out_11_s5 (
    .F(d_fifo_out_11_9),
    .I0(start_acquisition),
    .I1(process[1]),
    .I2(process[2]),
    .I3(process[0]) 
);
defparam d_fifo_out_11_s5.INIT=16'hC4FC;
  LUT4 en_write_PP_s5 (
    .F(en_write_PP_9),
    .I0(en_write_PP_13),
    .I1(en_write_PP_14),
    .I2(en_write_PP_15),
    .I3(en_write_PP_16) 
);
defparam en_write_PP_s5.INIT=16'h2000;
  LUT4 en_write_PP_s6 (
    .F(en_write_PP_10),
    .I0(en_write_PP_17),
    .I1(en_write_PP_18),
    .I2(n988_6),
    .I3(address_PP[22]) 
);
defparam en_write_PP_s6.INIT=16'h0110;
  LUT4 en_write_PP_s7 (
    .F(en_write_PP_11),
    .I0(en_write_PP_19),
    .I1(en_write_PP_20),
    .I2(en_write_PP_21),
    .I3(en_write_PP_22) 
);
defparam en_write_PP_s7.INIT=16'h1000;
  LUT2 en_write_PP_s8 (
    .F(en_write_PP_12),
    .I0(qpi_on_Z),
    .I1(n1651_15) 
);
defparam en_write_PP_s8.INIT=4'h8;
  LUT4 n1270_s19 (
    .F(n1270_23),
    .I0(fifo_empty),
    .I1(stop_acquisition),
    .I2(com_start),
    .I3(n196_13) 
);
defparam n1270_s19.INIT=16'hC1F1;
  LUT4 n1270_s20 (
    .F(n1270_24),
    .I0(n1270_25),
    .I1(address_PP_22_17),
    .I2(next_step),
    .I3(led_rgb_0_11) 
);
defparam n1270_s20.INIT=16'hB0BB;
  LUT3 n1274_s16 (
    .F(n1274_20),
    .I0(stop_PP_Z),
    .I1(rst_PP),
    .I2(n1266_8) 
);
defparam n1274_s16.INIT=8'hD0;
  LUT4 n1275_s19 (
    .F(n1275_23),
    .I0(next_step),
    .I1(start_acquisition),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n1275_s19.INIT=16'h30AF;
  LUT4 n1276_s19 (
    .F(n1276_23),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(n1266_8),
    .I3(n1276_24) 
);
defparam n1276_s19.INIT=16'h00BF;
  LUT4 n1314_s12 (
    .F(n1314_16),
    .I0(rst_PP_9),
    .I1(n1263_7),
    .I2(n1274_20),
    .I3(led_rgb_d[0]) 
);
defparam n1314_s12.INIT=16'hF400;
  LUT4 n1312_s13 (
    .F(n1312_17),
    .I0(n1312_19),
    .I1(n1312_20),
    .I2(n1312_21),
    .I3(n1312_22) 
);
defparam n1312_s13.INIT=16'h8000;
  LUT4 n1312_s14 (
    .F(n1312_18),
    .I0(rst_PP_9),
    .I1(n1274_20),
    .I2(led_rgb_d[1]),
    .I3(n1263_7) 
);
defparam n1312_s14.INIT=16'h053F;
  LUT4 n1606_s11 (
    .F(n1606_16),
    .I0(n1606_18),
    .I1(n1606_19),
    .I2(n1606_23),
    .I3(address_PP[22]) 
);
defparam n1606_s11.INIT=16'h807F;
  LUT4 n1608_s10 (
    .F(n1608_15),
    .I0(n1608_18),
    .I1(n1606_19),
    .I2(n1606_23),
    .I3(address_PP[21]) 
);
defparam n1608_s10.INIT=16'h807F;
  LUT4 n1610_s10 (
    .F(n1610_15),
    .I0(n1606_19),
    .I1(n1606_23),
    .I2(n1610_18),
    .I3(address_PP[20]) 
);
defparam n1610_s10.INIT=16'h7F80;
  LUT4 n1612_s10 (
    .F(n1612_15),
    .I0(n1606_19),
    .I1(n1606_23),
    .I2(n1612_16),
    .I3(address_PP[19]) 
);
defparam n1612_s10.INIT=16'h7F80;
  LUT4 n1614_s10 (
    .F(n1614_15),
    .I0(address_PP[17]),
    .I1(n1606_19),
    .I2(n1606_23),
    .I3(address_PP[18]) 
);
defparam n1614_s10.INIT=16'h7F80;
  LUT4 n1618_s10 (
    .F(n1618_15),
    .I0(n1606_19),
    .I1(n1618_16),
    .I2(n1618_17),
    .I3(address_PP[16]) 
);
defparam n1618_s10.INIT=16'h7F80;
  LUT4 n1620_s10 (
    .F(n1620_15),
    .I0(address_PP[14]),
    .I1(n1606_19),
    .I2(n1618_16),
    .I3(address_PP[15]) 
);
defparam n1620_s10.INIT=16'h7F80;
  LUT4 n1626_s10 (
    .F(n1626_15),
    .I0(n1626_16),
    .I1(address_PP[8]),
    .I2(address_PP[12]),
    .I3(n1606_25) 
);
defparam n1626_s10.INIT=16'h7800;
  LUT4 n1628_s10 (
    .F(n1628_15),
    .I0(address_PP[9]),
    .I1(address_PP[10]),
    .I2(n1606_19),
    .I3(address_PP[11]) 
);
defparam n1628_s10.INIT=16'h7F80;
  LUT2 n1634_s10 (
    .F(n1634_15),
    .I0(address_PP[8]),
    .I1(n1634_16) 
);
defparam n1634_s10.INIT=4'h6;
  LUT4 n1636_s10 (
    .F(n1636_15),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(n1636_16),
    .I3(address_PP[7]) 
);
defparam n1636_s10.INIT=16'h7F80;
  LUT3 n1638_s10 (
    .F(n1638_15),
    .I0(address_PP[5]),
    .I1(n1636_16),
    .I2(address_PP[6]) 
);
defparam n1638_s10.INIT=8'h78;
  LUT2 n1640_s10 (
    .F(n1640_15),
    .I0(address_PP[5]),
    .I1(n1636_16) 
);
defparam n1640_s10.INIT=4'h6;
  LUT4 n1642_s10 (
    .F(n1642_15),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[1]),
    .I3(address_PP[4]) 
);
defparam n1642_s10.INIT=16'h7F80;
  LUT3 n1644_s10 (
    .F(n1644_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]),
    .I2(address_PP[3]) 
);
defparam n1644_s10.INIT=8'h78;
  LUT2 n1646_s10 (
    .F(n1646_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]) 
);
defparam n1646_s10.INIT=4'h6;
  LUT4 read_15_s4 (
    .F(read_15_8),
    .I0(next_step),
    .I1(process[1]),
    .I2(process[2]),
    .I3(process[0]) 
);
defparam read_15_s4.INIT=16'hFD3F;
  LUT3 rst_PP_s5 (
    .F(rst_PP_9),
    .I0(stop_acquisition),
    .I1(com_start),
    .I2(next_step) 
);
defparam rst_PP_s5.INIT=8'h80;
  LUT3 n854_s2 (
    .F(n854_6),
    .I0(n800_88),
    .I1(i[21]),
    .I2(i_pivot[21]) 
);
defparam n854_s2.INIT=8'h8E;
  LUT3 n853_s2 (
    .F(n853_6),
    .I0(samples_after_Z[22]),
    .I1(samples_after_Z[23]),
    .I2(n1263_7) 
);
defparam n853_s2.INIT=8'h10;
  LUT4 n852_s2 (
    .F(n852_6),
    .I0(samples_after_Z[8]),
    .I1(samples_after_Z[9]),
    .I2(n852_7),
    .I3(n852_8) 
);
defparam n852_s2.INIT=16'h1000;
  LUT3 n1006_s2 (
    .F(n1006_6),
    .I0(i[0]),
    .I1(i[2]),
    .I2(i[1]) 
);
defparam n1006_s2.INIT=8'h80;
  LUT4 n1005_s2 (
    .F(n1005_6),
    .I0(i[0]),
    .I1(i[3]),
    .I2(i[2]),
    .I3(i[1]) 
);
defparam n1005_s2.INIT=16'h8000;
  LUT4 n1004_s2 (
    .F(n1004_6),
    .I0(i[4]),
    .I1(i[3]),
    .I2(n1006_6),
    .I3(address_acq[6]) 
);
defparam n1004_s2.INIT=16'h807F;
  LUT4 n1001_s2 (
    .F(n1001_6),
    .I0(address_acq[8]),
    .I1(address_acq[7]),
    .I2(address_acq[6]),
    .I3(i[4]) 
);
defparam n1001_s2.INIT=16'h8000;
  LUT3 n1000_s2 (
    .F(n1000_6),
    .I0(address_acq[9]),
    .I1(n1005_6),
    .I2(n1001_6) 
);
defparam n1000_s2.INIT=8'h80;
  LUT3 n999_s2 (
    .F(n999_6),
    .I0(address_acq[10]),
    .I1(address_acq[9]),
    .I2(address_acq[8]) 
);
defparam n999_s2.INIT=8'h80;
  LUT4 n998_s2 (
    .F(n998_6),
    .I0(address_acq[11]),
    .I1(n1006_6),
    .I2(n999_6),
    .I3(n1002_7) 
);
defparam n998_s2.INIT=16'h8000;
  LUT4 n997_s2 (
    .F(n997_6),
    .I0(address_acq[12]),
    .I1(address_acq[11]),
    .I2(n999_6),
    .I3(n1002_9) 
);
defparam n997_s2.INIT=16'h8000;
  LUT4 n996_s2 (
    .F(n996_6),
    .I0(n996_7),
    .I1(n1005_6),
    .I2(n1003_7),
    .I3(n999_6) 
);
defparam n996_s2.INIT=16'h8000;
  LUT4 n994_s2 (
    .F(n994_6),
    .I0(n994_7),
    .I1(n1005_6),
    .I2(n994_8),
    .I3(n999_6) 
);
defparam n994_s2.INIT=16'h8000;
  LUT4 n993_s2 (
    .F(n993_6),
    .I0(n1005_6),
    .I1(n994_8),
    .I2(n993_7),
    .I3(n994_7) 
);
defparam n993_s2.INIT=16'h8000;
  LUT3 n991_s2 (
    .F(n991_6),
    .I0(address_acq[18]),
    .I1(address_acq[17]),
    .I2(n993_6) 
);
defparam n991_s2.INIT=8'h80;
  LUT3 n990_s2 (
    .F(n990_6),
    .I0(address_acq[19]),
    .I1(address_acq[18]),
    .I2(address_acq[17]) 
);
defparam n990_s2.INIT=8'h80;
  LUT4 n988_s2 (
    .F(n988_6),
    .I0(address_acq[21]),
    .I1(n993_6),
    .I2(n989_8),
    .I3(address_acq[22]) 
);
defparam n988_s2.INIT=16'h807F;
  LUT3 n981_s2 (
    .F(n981_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(n1005_6) 
);
defparam n981_s2.INIT=8'h80;
  LUT4 n980_s2 (
    .F(n980_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(i[6]),
    .I3(n1005_6) 
);
defparam n980_s2.INIT=16'h8000;
  LUT3 n978_s2 (
    .F(n978_6),
    .I0(i[7]),
    .I1(i[8]),
    .I2(n980_6) 
);
defparam n978_s2.INIT=8'h80;
  LUT3 n976_s2 (
    .F(n976_6),
    .I0(i[9]),
    .I1(i[10]),
    .I2(n978_6) 
);
defparam n976_s2.INIT=8'h80;
  LUT4 n974_s2 (
    .F(n974_6),
    .I0(i[9]),
    .I1(i[10]),
    .I2(i[11]),
    .I3(i[12]) 
);
defparam n974_s2.INIT=16'h8000;
  LUT3 n973_s2 (
    .F(n973_6),
    .I0(i[13]),
    .I1(n978_6),
    .I2(n974_6) 
);
defparam n973_s2.INIT=8'h80;
  LUT4 n971_s2 (
    .F(n971_6),
    .I0(n971_7),
    .I1(i[13]),
    .I2(i[14]),
    .I3(n978_6) 
);
defparam n971_s2.INIT=16'h8000;
  LUT2 n969_s2 (
    .F(n969_6),
    .I0(i[16]),
    .I1(i[17]) 
);
defparam n969_s2.INIT=4'h8;
  LUT3 n968_s2 (
    .F(n968_6),
    .I0(i[16]),
    .I1(i[17]),
    .I2(i[18]) 
);
defparam n968_s2.INIT=8'h80;
  LUT4 n967_s2 (
    .F(n967_6),
    .I0(i[16]),
    .I1(i[17]),
    .I2(i[18]),
    .I3(i[19]) 
);
defparam n967_s2.INIT=16'h8000;
  LUT4 n966_s2 (
    .F(n966_6),
    .I0(n966_7),
    .I1(i[13]),
    .I2(i[14]),
    .I3(n978_6) 
);
defparam n966_s2.INIT=16'h8000;
  LUT4 address_PP_22_s7 (
    .F(address_PP_22_11),
    .I0(address_PP_22_12),
    .I1(trigger_Z[2]),
    .I2(trigger_Z[4]),
    .I3(address_PP_22_13) 
);
defparam address_PP_22_s7.INIT=16'h8300;
  LUT4 en_write_PP_s9 (
    .F(en_write_PP_13),
    .I0(n993_6),
    .I1(n990_6),
    .I2(address_PP[20]),
    .I3(address_acq[20]) 
);
defparam en_write_PP_s9.INIT=16'h7887;
  LUT4 en_write_PP_s10 (
    .F(en_write_PP_14),
    .I0(address_PP[14]),
    .I1(en_write_PP_23),
    .I2(address_acq[14]),
    .I3(n996_6) 
);
defparam en_write_PP_s10.INIT=16'hBDDE;
  LUT4 en_write_PP_s11 (
    .F(en_write_PP_15),
    .I0(en_write_PP_24),
    .I1(address_PP[16]),
    .I2(address_acq[16]),
    .I3(n994_6) 
);
defparam en_write_PP_s11.INIT=16'h1441;
  LUT4 en_write_PP_s12 (
    .F(en_write_PP_16),
    .I0(en_write_PP_25),
    .I1(address_PP[12]),
    .I2(address_acq[12]),
    .I3(n998_6) 
);
defparam en_write_PP_s12.INIT=16'h2882;
  LUT4 en_write_PP_s13 (
    .F(en_write_PP_17),
    .I0(n989_8),
    .I1(en_write_PP_26),
    .I2(en_write_PP_27),
    .I3(n993_6) 
);
defparam en_write_PP_s13.INIT=16'hF93F;
  LUT4 en_write_PP_s14 (
    .F(en_write_PP_18),
    .I0(address_acq[17]),
    .I1(n993_6),
    .I2(en_write_PP_28),
    .I3(en_write_PP_29) 
);
defparam en_write_PP_s14.INIT=16'h8FF7;
  LUT4 en_write_PP_s15 (
    .F(en_write_PP_19),
    .I0(en_write_PP_30),
    .I1(address_PP[5]),
    .I2(i[4]),
    .I3(n1005_6) 
);
defparam en_write_PP_s15.INIT=16'hD7BE;
  LUT4 en_write_PP_s16 (
    .F(en_write_PP_20),
    .I0(address_PP[10]),
    .I1(en_write_PP_31),
    .I2(address_acq[10]),
    .I3(n1000_6) 
);
defparam en_write_PP_s16.INIT=16'hBDDE;
  LUT3 en_write_PP_s17 (
    .F(en_write_PP_21),
    .I0(address_PP[7]),
    .I1(n1003_9),
    .I2(en_write_PP_32) 
);
defparam en_write_PP_s17.INIT=8'h06;
  LUT4 en_write_PP_s18 (
    .F(en_write_PP_22),
    .I0(address_PP[6]),
    .I1(n1004_6),
    .I2(rst_PP_8),
    .I3(en_write_PP_33) 
);
defparam en_write_PP_s18.INIT=16'h6000;
  LUT4 n1270_s21 (
    .F(n1270_25),
    .I0(write_clk_PP),
    .I1(write_pointer_6_11),
    .I2(n1240_7),
    .I3(com_start) 
);
defparam n1270_s21.INIT=16'h00EF;
  LUT4 n1276_s20 (
    .F(n1276_24),
    .I0(n1312_17),
    .I1(start_acquisition),
    .I2(process[0]),
    .I3(n1261_6) 
);
defparam n1276_s20.INIT=16'h3A00;
  LUT4 n1312_s15 (
    .F(n1312_19),
    .I0(read[7]),
    .I1(read[5]),
    .I2(read[6]),
    .I3(read[4]) 
);
defparam n1312_s15.INIT=16'h4000;
  LUT4 n1312_s16 (
    .F(n1312_20),
    .I0(read[13]),
    .I1(read[15]),
    .I2(read[14]),
    .I3(read[12]) 
);
defparam n1312_s16.INIT=16'h1000;
  LUT4 n1312_s17 (
    .F(n1312_21),
    .I0(read[8]),
    .I1(read[11]),
    .I2(read[10]),
    .I3(read[9]) 
);
defparam n1312_s17.INIT=16'h1000;
  LUT4 n1312_s18 (
    .F(n1312_22),
    .I0(read[0]),
    .I1(read[1]),
    .I2(read[2]),
    .I3(read[3]) 
);
defparam n1312_s18.INIT=16'h0100;
  LUT4 n1606_s13 (
    .F(n1606_18),
    .I0(address_PP[17]),
    .I1(address_PP[20]),
    .I2(address_PP[21]),
    .I3(n1606_21) 
);
defparam n1606_s13.INIT=16'h8000;
  LUT2 n1606_s14 (
    .F(n1606_19),
    .I0(address_PP[8]),
    .I1(n1634_16) 
);
defparam n1606_s14.INIT=4'h8;
  LUT2 n1612_s11 (
    .F(n1612_16),
    .I0(address_PP[17]),
    .I1(address_PP[18]) 
);
defparam n1612_s11.INIT=4'h8;
  LUT2 n1618_s11 (
    .F(n1618_16),
    .I0(address_PP[13]),
    .I1(n1624_16) 
);
defparam n1618_s11.INIT=4'h8;
  LUT2 n1618_s12 (
    .F(n1618_17),
    .I0(address_PP[14]),
    .I1(address_PP[15]) 
);
defparam n1618_s12.INIT=4'h8;
  LUT4 n1624_s11 (
    .F(n1624_16),
    .I0(address_PP[9]),
    .I1(address_PP[10]),
    .I2(address_PP[11]),
    .I3(address_PP[12]) 
);
defparam n1624_s11.INIT=16'h8000;
  LUT4 n1626_s11 (
    .F(n1626_16),
    .I0(address_PP[9]),
    .I1(address_PP[10]),
    .I2(address_PP[11]),
    .I3(n1634_16) 
);
defparam n1626_s11.INIT=16'h8000;
  LUT4 n1634_s11 (
    .F(n1634_16),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(address_PP[7]),
    .I3(n1636_16) 
);
defparam n1634_s11.INIT=16'h8000;
  LUT4 n1636_s11 (
    .F(n1636_16),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[4]),
    .I3(address_PP[1]) 
);
defparam n1636_s11.INIT=16'h8000;
  LUT4 n852_s3 (
    .F(n852_7),
    .I0(samples_after_Z[2]),
    .I1(samples_after_Z[3]),
    .I2(samples_after_Z[4]),
    .I3(samples_after_Z[5]) 
);
defparam n852_s3.INIT=16'h0001;
  LUT4 n852_s4 (
    .F(n852_8),
    .I0(samples_after_Z[18]),
    .I1(n852_9),
    .I2(n852_10),
    .I3(n852_11) 
);
defparam n852_s4.INIT=16'h4000;
  LUT2 n1003_s3 (
    .F(n1003_7),
    .I0(address_acq[6]),
    .I1(i[4]) 
);
defparam n1003_s3.INIT=4'h8;
  LUT4 n1002_s3 (
    .F(n1002_7),
    .I0(address_acq[7]),
    .I1(address_acq[6]),
    .I2(i[4]),
    .I3(i[3]) 
);
defparam n1002_s3.INIT=16'h8000;
  LUT4 n996_s3 (
    .F(n996_7),
    .I0(address_acq[13]),
    .I1(address_acq[12]),
    .I2(address_acq[11]),
    .I3(address_acq[7]) 
);
defparam n996_s3.INIT=16'h8000;
  LUT4 n994_s3 (
    .F(n994_7),
    .I0(address_acq[13]),
    .I1(address_acq[7]),
    .I2(address_acq[6]),
    .I3(i[4]) 
);
defparam n994_s3.INIT=16'h8000;
  LUT4 n994_s4 (
    .F(n994_8),
    .I0(address_acq[15]),
    .I1(address_acq[14]),
    .I2(address_acq[12]),
    .I3(address_acq[11]) 
);
defparam n994_s4.INIT=16'h8000;
  LUT4 n993_s3 (
    .F(n993_7),
    .I0(address_acq[16]),
    .I1(address_acq[10]),
    .I2(address_acq[9]),
    .I3(address_acq[8]) 
);
defparam n993_s3.INIT=16'h8000;
  LUT2 n971_s3 (
    .F(n971_7),
    .I0(i[15]),
    .I1(n974_6) 
);
defparam n971_s3.INIT=4'h8;
  LUT4 n966_s3 (
    .F(n966_7),
    .I0(i[15]),
    .I1(i[20]),
    .I2(n974_6),
    .I3(n967_6) 
);
defparam n966_s3.INIT=16'h8000;
  LUT4 address_PP_22_s8 (
    .F(address_PP_22_12),
    .I0(threshold_Z[12]),
    .I1(n516_54),
    .I2(n520_52),
    .I3(n518_52) 
);
defparam address_PP_22_s8.INIT=16'h4000;
  LUT4 address_PP_22_s9 (
    .F(address_PP_22_13),
    .I0(address_PP_22_14),
    .I1(i_pivot_valid),
    .I2(trigger_Z[0]),
    .I3(address_PP_22_15) 
);
defparam address_PP_22_s9.INIT=16'h0100;
  LUT2 en_write_PP_s19 (
    .F(en_write_PP_23),
    .I0(address_PP[15]),
    .I1(address_acq[15]) 
);
defparam en_write_PP_s19.INIT=4'h6;
  LUT4 en_write_PP_s20 (
    .F(en_write_PP_24),
    .I0(address_PP[2]),
    .I1(en_write_PP_34),
    .I2(i[0]),
    .I3(i[1]) 
);
defparam en_write_PP_s20.INIT=16'hBDDE;
  LUT4 en_write_PP_s21 (
    .F(en_write_PP_25),
    .I0(n1006_6),
    .I1(n1002_7),
    .I2(address_PP[8]),
    .I3(address_acq[8]) 
);
defparam en_write_PP_s21.INIT=16'h7887;
  LUT2 en_write_PP_s22 (
    .F(en_write_PP_26),
    .I0(address_PP[21]),
    .I1(address_acq[21]) 
);
defparam en_write_PP_s22.INIT=4'h9;
  LUT2 en_write_PP_s23 (
    .F(en_write_PP_27),
    .I0(address_PP[17]),
    .I1(address_acq[17]) 
);
defparam en_write_PP_s23.INIT=4'h9;
  LUT4 en_write_PP_s24 (
    .F(en_write_PP_28),
    .I0(address_acq[18]),
    .I1(en_write_PP_29),
    .I2(address_PP[19]),
    .I3(address_acq[19]) 
);
defparam en_write_PP_s24.INIT=16'hE11E;
  LUT2 en_write_PP_s25 (
    .F(en_write_PP_29),
    .I0(address_PP[18]),
    .I1(address_acq[18]) 
);
defparam en_write_PP_s25.INIT=4'h9;
  LUT4 en_write_PP_s26 (
    .F(en_write_PP_30),
    .I0(n1001_6),
    .I1(en_write_PP_35),
    .I2(n1005_6),
    .I3(en_write_PP_36) 
);
defparam en_write_PP_s26.INIT=16'h708F;
  LUT2 en_write_PP_s27 (
    .F(en_write_PP_31),
    .I0(address_PP[11]),
    .I1(address_acq[11]) 
);
defparam en_write_PP_s27.INIT=4'h6;
  LUT4 en_write_PP_s28 (
    .F(en_write_PP_32),
    .I0(n1005_6),
    .I1(n1001_6),
    .I2(address_PP[9]),
    .I3(address_acq[9]) 
);
defparam en_write_PP_s28.INIT=16'h8778;
  LUT4 en_write_PP_s29 (
    .F(en_write_PP_33),
    .I0(n1006_6),
    .I1(en_write_PP_37),
    .I2(en_write_PP_38),
    .I3(en_write_PP_39) 
);
defparam en_write_PP_s29.INIT=16'h6000;
  LUT2 n1606_s16 (
    .F(n1606_21),
    .I0(address_PP[18]),
    .I1(address_PP[19]) 
);
defparam n1606_s16.INIT=4'h8;
  LUT3 n852_s5 (
    .F(n852_9),
    .I0(samples_after_Z[19]),
    .I1(samples_after_Z[20]),
    .I2(samples_after_Z[21]) 
);
defparam n852_s5.INIT=8'h01;
  LUT4 n852_s6 (
    .F(n852_10),
    .I0(samples_after_Z[14]),
    .I1(samples_after_Z[15]),
    .I2(samples_after_Z[16]),
    .I3(samples_after_Z[17]) 
);
defparam n852_s6.INIT=16'h0001;
  LUT4 n852_s7 (
    .F(n852_11),
    .I0(samples_after_Z[10]),
    .I1(samples_after_Z[11]),
    .I2(samples_after_Z[12]),
    .I3(samples_after_Z[13]) 
);
defparam n852_s7.INIT=16'h0001;
  LUT4 address_PP_22_s10 (
    .F(address_PP_22_14),
    .I0(buttons_pressed[1]),
    .I1(buttons_pressed[0]),
    .I2(trigger_Z[2]),
    .I3(trigger_Z[1]) 
);
defparam address_PP_22_s10.INIT=16'hFB0F;
  LUT4 address_PP_22_s11 (
    .F(address_PP_22_15),
    .I0(trigger_Z[3]),
    .I1(trigger_Z[5]),
    .I2(trigger_Z[7]),
    .I3(trigger_Z[6]) 
);
defparam address_PP_22_s11.INIT=16'h0100;
  LUT2 en_write_PP_s30 (
    .F(en_write_PP_34),
    .I0(address_PP[3]),
    .I1(i[2]) 
);
defparam en_write_PP_s30.INIT=4'h6;
  LUT4 en_write_PP_s31 (
    .F(en_write_PP_35),
    .I0(address_acq[12]),
    .I1(address_acq[11]),
    .I2(address_acq[10]),
    .I3(address_acq[9]) 
);
defparam en_write_PP_s31.INIT=16'h8000;
  LUT2 en_write_PP_s32 (
    .F(en_write_PP_36),
    .I0(address_PP[13]),
    .I1(address_acq[13]) 
);
defparam en_write_PP_s32.INIT=4'h9;
  LUT2 en_write_PP_s33 (
    .F(en_write_PP_37),
    .I0(address_PP[4]),
    .I1(i[3]) 
);
defparam en_write_PP_s33.INIT=4'h9;
  LUT4 en_write_PP_s34 (
    .F(en_write_PP_38),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(i[0]),
    .I3(address_PP[1]) 
);
defparam en_write_PP_s34.INIT=16'h0110;
  LUT4 en_write_PP_s35 (
    .F(en_write_PP_39),
    .I0(bypass),
    .I1(com_start),
    .I2(next_step),
    .I3(en_write_PP) 
);
defparam en_write_PP_s35.INIT=16'h4000;
  LUT4 en_read_PP_s6 (
    .F(en_read_PP_11),
    .I0(en_read_PP),
    .I1(write_pointer_6_11),
    .I2(en_write_PP),
    .I3(n1241_5) 
);
defparam en_read_PP_s6.INIT=16'h4500;
  LUT4 n1003_s4 (
    .F(n1003_9),
    .I0(n1005_6),
    .I1(address_acq[6]),
    .I2(i[4]),
    .I3(address_acq[7]) 
);
defparam n1003_s4.INIT=16'h807F;
  LUT3 n1610_s12 (
    .F(n1610_18),
    .I0(address_PP[17]),
    .I1(address_PP[18]),
    .I2(address_PP[19]) 
);
defparam n1610_s12.INIT=8'h80;
  LUT4 n1608_s12 (
    .F(n1608_18),
    .I0(address_PP[19]),
    .I1(address_PP[20]),
    .I2(address_PP[17]),
    .I3(address_PP[18]) 
);
defparam n1608_s12.INIT=16'h8000;
  LUT4 n1606_s17 (
    .F(n1606_23),
    .I0(address_PP[16]),
    .I1(n1618_16),
    .I2(address_PP[14]),
    .I3(address_PP[15]) 
);
defparam n1606_s17.INIT=16'h8000;
  LUT4 n350_s9 (
    .F(n350_16),
    .I0(n343_3),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n350_s9.INIT=16'hBAAE;
  LUT4 n989_s3 (
    .F(n989_8),
    .I0(address_acq[20]),
    .I1(address_acq[19]),
    .I2(address_acq[18]),
    .I3(address_acq[17]) 
);
defparam n989_s3.INIT=16'h8000;
  LUT4 n1606_s18 (
    .F(n1606_25),
    .I0(n1266_8),
    .I1(com_start),
    .I2(next_step),
    .I3(n1240_7) 
);
defparam n1606_s18.INIT=16'h8000;
  LUT4 address_PP_22_s12 (
    .F(address_PP_22_17),
    .I0(n1240_7),
    .I1(com_start),
    .I2(next_step),
    .I3(n1266_8) 
);
defparam address_PP_22_s12.INIT=16'h7F00;
  LUT3 n1266_s4 (
    .F(n1266_8),
    .I0(process[1]),
    .I1(process[0]),
    .I2(process[2]) 
);
defparam n1266_s4.INIT=8'h20;
  LUT4 fifo_rst_s5 (
    .F(fifo_rst_10),
    .I0(stop_PP_Z),
    .I1(rst_PP),
    .I2(n1266_8),
    .I3(bypass_7) 
);
defparam fifo_rst_s5.INIT=16'h2F00;
  LUT4 n1622_s11 (
    .F(n1622_17),
    .I0(n1606_19),
    .I1(address_PP[13]),
    .I2(n1624_16),
    .I3(address_PP[14]) 
);
defparam n1622_s11.INIT=16'h7F80;
  LUT3 n1263_s2 (
    .F(n1263_7),
    .I0(process[2]),
    .I1(process[0]),
    .I2(process[1]) 
);
defparam n1263_s2.INIT=8'h02;
  LUT3 n1240_s3 (
    .F(n1240_7),
    .I0(en_write_PP),
    .I1(rst_PP),
    .I2(stop_PP_Z) 
);
defparam n1240_s3.INIT=8'h02;
  LUT4 n1175_s2 (
    .F(n1175_6),
    .I0(send_uart),
    .I1(n2661_5),
    .I2(rst_PP),
    .I3(stop_PP_Z) 
);
defparam n1175_s2.INIT=16'h0008;
  LUT3 n1241_s3 (
    .F(n1241_7),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(n2661_5) 
);
defparam n1241_s3.INIT=8'hE0;
  LUT3 com_start_s4 (
    .F(com_start_9),
    .I0(process[2]),
    .I1(process[1]),
    .I2(process_1_12) 
);
defparam com_start_s4.INIT=8'hB0;
  LUT3 n1261_s4 (
    .F(n1261_8),
    .I0(process[0]),
    .I1(process[2]),
    .I2(process[1]) 
);
defparam n1261_s4.INIT=8'h20;
  LUT4 led_rgb_0_s9 (
    .F(led_rgb_0_13),
    .I0(led_rgb_0_11),
    .I1(process[2]),
    .I2(process[0]),
    .I3(qpi_on_Z) 
);
defparam led_rgb_0_s9.INIT=16'h1500;
  LUT4 n1002_s4 (
    .F(n1002_9),
    .I0(i[0]),
    .I1(i[2]),
    .I2(i[1]),
    .I3(n1002_7) 
);
defparam n1002_s4.INIT=16'h8000;
  LUT4 i_pivot_21_s5 (
    .F(i_pivot_21_10),
    .I0(address_PP_22_19),
    .I1(n1261_8),
    .I2(n1263_7),
    .I3(qpi_on_Z) 
);
defparam i_pivot_21_s5.INIT=16'h5400;
  LUT3 n1632_s11 (
    .F(n1632_17),
    .I0(address_PP[9]),
    .I1(address_PP[8]),
    .I2(n1634_16) 
);
defparam n1632_s11.INIT=8'h6A;
  LUT4 n1630_s11 (
    .F(n1630_17),
    .I0(address_PP[9]),
    .I1(address_PP[8]),
    .I2(n1634_16),
    .I3(address_PP[10]) 
);
defparam n1630_s11.INIT=16'h7F80;
  LUT4 n1624_s12 (
    .F(n1624_18),
    .I0(address_PP[8]),
    .I1(n1634_16),
    .I2(n1624_16),
    .I3(address_PP[13]) 
);
defparam n1624_s12.INIT=16'h7F80;
  LUT4 n1616_s11 (
    .F(n1616_17),
    .I0(address_PP[8]),
    .I1(n1634_16),
    .I2(n1606_23),
    .I3(address_PP[17]) 
);
defparam n1616_s11.INIT=16'h7F80;
  LUT4 n432_s2 (
    .F(n432_7),
    .I0(process[0]),
    .I1(data_out_3[15]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n432_s2.INIT=16'h0008;
  LUT4 n433_s2 (
    .F(n433_7),
    .I0(process[0]),
    .I1(data_out_3[14]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n433_s2.INIT=16'h0008;
  LUT4 n434_s2 (
    .F(n434_7),
    .I0(process[0]),
    .I1(data_out_3[13]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n434_s2.INIT=16'h0008;
  LUT4 n435_s2 (
    .F(n435_7),
    .I0(process[0]),
    .I1(data_out_3[12]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n435_s2.INIT=16'h0008;
  LUT4 n436_s2 (
    .F(n436_7),
    .I0(process[0]),
    .I1(data_out_3[11]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n436_s2.INIT=16'h0008;
  LUT4 n437_s2 (
    .F(n437_7),
    .I0(process[0]),
    .I1(data_out_3[10]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n437_s2.INIT=16'h0008;
  LUT4 n438_s2 (
    .F(n438_7),
    .I0(process[0]),
    .I1(data_out_3[9]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n438_s2.INIT=16'h0008;
  LUT4 n439_s2 (
    .F(n439_7),
    .I0(process[0]),
    .I1(data_out_3[8]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n439_s2.INIT=16'h0008;
  LUT4 n440_s2 (
    .F(n440_7),
    .I0(process[0]),
    .I1(data_out_3[7]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n440_s2.INIT=16'h0008;
  LUT4 n441_s2 (
    .F(n441_7),
    .I0(process[0]),
    .I1(data_out_3[6]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n441_s2.INIT=16'h0008;
  LUT4 n442_s2 (
    .F(n442_7),
    .I0(process[0]),
    .I1(data_out_3[5]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n442_s2.INIT=16'h0008;
  LUT4 n443_s2 (
    .F(n443_7),
    .I0(process[0]),
    .I1(data_out_3[4]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n443_s2.INIT=16'h0008;
  LUT4 n444_s2 (
    .F(n444_7),
    .I0(process[0]),
    .I1(data_out_3[3]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n444_s2.INIT=16'h0008;
  LUT4 n445_s2 (
    .F(n445_7),
    .I0(process[0]),
    .I1(data_out_3[2]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n445_s2.INIT=16'h0008;
  LUT4 n446_s2 (
    .F(n446_7),
    .I0(process[0]),
    .I1(data_out_3[1]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n446_s2.INIT=16'h0008;
  LUT4 n447_s2 (
    .F(n447_7),
    .I0(process[0]),
    .I1(data_out_3[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n447_s2.INIT=16'h0008;
  LUT4 n1653_s10 (
    .F(n1653_18),
    .I0(en_read_PP),
    .I1(n1266_8),
    .I2(en_read_PP_11),
    .I3(rst_PP_8) 
);
defparam n1653_s10.INIT=16'hC8AA;
  LUT4 n808_s2 (
    .F(n808_8),
    .I0(i[21]),
    .I1(i_pivot[21]),
    .I2(i_minus_i_pivot_20_3),
    .I3(n1263_7) 
);
defparam n808_s2.INIT=16'h6900;
  LUT4 n830_s2 (
    .F(n830_7),
    .I0(i_pivot[21]),
    .I1(n1263_7),
    .I2(samples_after_Z[23]),
    .I3(n777_3) 
);
defparam n830_s2.INIT=16'h8448;
  LUT4 n1240_s4 (
    .F(n1240_9),
    .I0(en_write_PP),
    .I1(rst_PP),
    .I2(stop_PP_Z),
    .I3(n2661_5) 
);
defparam n1240_s4.INIT=16'hFD00;
  LUT4 n1651_s10 (
    .F(n1651_15),
    .I0(n1263_7),
    .I1(stop_acquisition),
    .I2(com_start),
    .I3(next_step) 
);
defparam n1651_s10.INIT=16'h8000;
  LUT4 n2661_s1 (
    .F(n2661_5),
    .I0(qpi_on_Z),
    .I1(process[1]),
    .I2(process[0]),
    .I3(process[2]) 
);
defparam n2661_s1.INIT=16'h0800;
  LUT4 n851_s2 (
    .F(n851_7),
    .I0(n797_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n851_s2.INIT=16'h0008;
  LUT4 n850_s2 (
    .F(n850_7),
    .I0(n796_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n850_s2.INIT=16'h0008;
  LUT4 n849_s2 (
    .F(n849_7),
    .I0(n795_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n849_s2.INIT=16'h0008;
  LUT4 n848_s2 (
    .F(n848_7),
    .I0(n794_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n848_s2.INIT=16'h0008;
  LUT4 n847_s2 (
    .F(n847_7),
    .I0(n793_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n847_s2.INIT=16'h0008;
  LUT4 n846_s2 (
    .F(n846_7),
    .I0(n792_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n846_s2.INIT=16'h0008;
  LUT4 n845_s2 (
    .F(n845_7),
    .I0(n791_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n845_s2.INIT=16'h0008;
  LUT4 n844_s2 (
    .F(n844_7),
    .I0(n790_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n844_s2.INIT=16'h0008;
  LUT4 n843_s2 (
    .F(n843_7),
    .I0(n789_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n843_s2.INIT=16'h0008;
  LUT4 n842_s2 (
    .F(n842_7),
    .I0(n788_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n842_s2.INIT=16'h0008;
  LUT4 n841_s2 (
    .F(n841_7),
    .I0(n787_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n841_s2.INIT=16'h0008;
  LUT4 n840_s2 (
    .F(n840_7),
    .I0(n786_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n840_s2.INIT=16'h0008;
  LUT4 n839_s2 (
    .F(n839_7),
    .I0(n785_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n839_s2.INIT=16'h0008;
  LUT4 n838_s2 (
    .F(n838_7),
    .I0(n784_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n838_s2.INIT=16'h0008;
  LUT4 n837_s2 (
    .F(n837_7),
    .I0(n783_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n837_s2.INIT=16'h0008;
  LUT4 n836_s2 (
    .F(n836_7),
    .I0(n782_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n836_s2.INIT=16'h0008;
  LUT4 n835_s2 (
    .F(n835_7),
    .I0(n781_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n835_s2.INIT=16'h0008;
  LUT4 n834_s2 (
    .F(n834_7),
    .I0(n780_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n834_s2.INIT=16'h0008;
  LUT4 n833_s2 (
    .F(n833_7),
    .I0(n779_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n833_s2.INIT=16'h0008;
  LUT4 n832_s2 (
    .F(n832_7),
    .I0(n778_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n832_s2.INIT=16'h0008;
  LUT4 n831_s2 (
    .F(n831_7),
    .I0(n777_2),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n831_s2.INIT=16'h0008;
  LUT4 n829_s2 (
    .F(n829_7),
    .I0(i_minus_i_pivot[0]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n829_s2.INIT=16'h0008;
  LUT4 n828_s2 (
    .F(n828_7),
    .I0(i_minus_i_pivot[1]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n828_s2.INIT=16'h0008;
  LUT4 n827_s2 (
    .F(n827_7),
    .I0(i_minus_i_pivot[2]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n827_s2.INIT=16'h0008;
  LUT4 n826_s2 (
    .F(n826_7),
    .I0(i_minus_i_pivot[3]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n826_s2.INIT=16'h0008;
  LUT4 n825_s2 (
    .F(n825_7),
    .I0(i_minus_i_pivot[4]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n825_s2.INIT=16'h0008;
  LUT4 n824_s2 (
    .F(n824_7),
    .I0(i_minus_i_pivot[5]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n824_s2.INIT=16'h0008;
  LUT4 n823_s2 (
    .F(n823_7),
    .I0(i_minus_i_pivot[6]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n823_s2.INIT=16'h0008;
  LUT4 n822_s2 (
    .F(n822_7),
    .I0(i_minus_i_pivot[7]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n822_s2.INIT=16'h0008;
  LUT4 n821_s2 (
    .F(n821_7),
    .I0(i_minus_i_pivot[8]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n821_s2.INIT=16'h0008;
  LUT4 n820_s2 (
    .F(n820_7),
    .I0(i_minus_i_pivot[9]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n820_s2.INIT=16'h0008;
  LUT4 n819_s2 (
    .F(n819_7),
    .I0(i_minus_i_pivot[10]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n819_s2.INIT=16'h0008;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(i_minus_i_pivot[11]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n818_s2.INIT=16'h0008;
  LUT4 n817_s2 (
    .F(n817_7),
    .I0(i_minus_i_pivot[12]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n817_s2.INIT=16'h0008;
  LUT4 n816_s2 (
    .F(n816_7),
    .I0(i_minus_i_pivot[13]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n816_s2.INIT=16'h0008;
  LUT4 n815_s2 (
    .F(n815_7),
    .I0(i_minus_i_pivot[14]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n815_s2.INIT=16'h0008;
  LUT4 n814_s2 (
    .F(n814_7),
    .I0(i_minus_i_pivot[15]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n814_s2.INIT=16'h0008;
  LUT4 n813_s2 (
    .F(n813_7),
    .I0(i_minus_i_pivot[16]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n813_s2.INIT=16'h0008;
  LUT4 n812_s2 (
    .F(n812_7),
    .I0(i_minus_i_pivot[17]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n812_s2.INIT=16'h0008;
  LUT4 n811_s2 (
    .F(n811_7),
    .I0(i_minus_i_pivot[18]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n811_s2.INIT=16'h0008;
  LUT4 n810_s2 (
    .F(n810_7),
    .I0(i_minus_i_pivot[19]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n810_s2.INIT=16'h0008;
  LUT4 n809_s2 (
    .F(n809_7),
    .I0(i_minus_i_pivot[20]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n809_s2.INIT=16'h0008;
  LUT4 n660_s2 (
    .F(n660_7),
    .I0(i[0]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n660_s2.INIT=16'h0008;
  LUT4 n659_s2 (
    .F(n659_7),
    .I0(i[1]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n659_s2.INIT=16'h0008;
  LUT4 n658_s2 (
    .F(n658_7),
    .I0(i[2]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n658_s2.INIT=16'h0008;
  LUT4 n657_s2 (
    .F(n657_7),
    .I0(i[3]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n657_s2.INIT=16'h0008;
  LUT4 n656_s2 (
    .F(n656_7),
    .I0(i[4]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n656_s2.INIT=16'h0008;
  LUT4 n655_s2 (
    .F(n655_7),
    .I0(i[5]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n655_s2.INIT=16'h0008;
  LUT4 n654_s2 (
    .F(n654_7),
    .I0(i[6]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n654_s2.INIT=16'h0008;
  LUT4 n653_s2 (
    .F(n653_7),
    .I0(i[7]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n653_s2.INIT=16'h0008;
  LUT4 n652_s2 (
    .F(n652_7),
    .I0(i[8]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n652_s2.INIT=16'h0008;
  LUT4 n651_s2 (
    .F(n651_7),
    .I0(i[9]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n651_s2.INIT=16'h0008;
  LUT4 n650_s2 (
    .F(n650_7),
    .I0(i[10]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n650_s2.INIT=16'h0008;
  LUT4 n649_s2 (
    .F(n649_7),
    .I0(i[11]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n649_s2.INIT=16'h0008;
  LUT4 n648_s2 (
    .F(n648_7),
    .I0(i[12]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n648_s2.INIT=16'h0008;
  LUT4 n647_s2 (
    .F(n647_7),
    .I0(i[13]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n647_s2.INIT=16'h0008;
  LUT4 n646_s2 (
    .F(n646_7),
    .I0(i[14]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n646_s2.INIT=16'h0008;
  LUT4 n645_s2 (
    .F(n645_7),
    .I0(i[15]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n645_s2.INIT=16'h0008;
  LUT4 n644_s2 (
    .F(n644_7),
    .I0(i[16]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n644_s2.INIT=16'h0008;
  LUT4 n643_s2 (
    .F(n643_7),
    .I0(i[17]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n643_s2.INIT=16'h0008;
  LUT4 n642_s2 (
    .F(n642_7),
    .I0(i[18]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n642_s2.INIT=16'h0008;
  LUT4 n641_s2 (
    .F(n641_7),
    .I0(i[19]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n641_s2.INIT=16'h0008;
  LUT4 n640_s2 (
    .F(n640_7),
    .I0(i[20]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n640_s2.INIT=16'h0008;
  LUT4 n639_s2 (
    .F(n639_7),
    .I0(i[21]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n639_s2.INIT=16'h0008;
  LUT4 n1004_s3 (
    .F(n1004_8),
    .I0(process[2]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(n1004_6) 
);
defparam n1004_s3.INIT=16'h0002;
  LUT4 n1003_s5 (
    .F(n1003_11),
    .I0(process[2]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(n1003_9) 
);
defparam n1003_s5.INIT=16'h0002;
  LUT4 n988_s3 (
    .F(n988_8),
    .I0(process[2]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(n988_6) 
);
defparam n988_s3.INIT=16'h0002;
  LUT4 address_PP_22_s13 (
    .F(address_PP_22_19),
    .I0(address_PP_22_11),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam address_PP_22_s13.INIT=16'h0004;
  LUT4 n1606_s19 (
    .F(n1606_27),
    .I0(process[2]),
    .I1(process[0]),
    .I2(process[1]),
    .I3(address_PP_22_11) 
);
defparam n1606_s19.INIT=16'h0200;
  DFF d_com_start_s0 (
    .Q(d_com_start),
    .D(com_start),
    .CLK(clk_PSRAM) 
);
defparam d_com_start_s0.INIT=1'b0;
  DFFR start_acquisition_s0 (
    .Q(start_acquisition),
    .D(n333_5),
    .CLK(clk_PSRAM),
    .RESET(start_acquisition_7) 
);
defparam start_acquisition_s0.INIT=1'b0;
  DFF d_flag_acq_s0 (
    .Q(d_flag_acq),
    .D(flag_acq_Z),
    .CLK(clk_PSRAM) 
);
  DFFE com_start_s0 (
    .Q(com_start),
    .D(n1270_21),
    .CLK(clk_PSRAM),
    .CE(com_start_9) 
);
defparam com_start_s0.INIT=1'b0;
  DFFE process_2_s0 (
    .Q(process[2]),
    .D(n1274_19),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_2_s0.INIT=1'b0;
  DFFE process_1_s0 (
    .Q(process[1]),
    .D(n1275_22),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_1_s0.INIT=1'b0;
  DFFE process_0_s0 (
    .Q(process[0]),
    .D(n1276_22),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_0_s0.INIT=1'b0;
  DFFE read_15_s0 (
    .Q(read[15]),
    .D(n432_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_15_s0.INIT=1'b0;
  DFFE read_14_s0 (
    .Q(read[14]),
    .D(n433_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_14_s0.INIT=1'b0;
  DFFE read_13_s0 (
    .Q(read[13]),
    .D(n434_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_13_s0.INIT=1'b0;
  DFFE read_12_s0 (
    .Q(read[12]),
    .D(n435_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_12_s0.INIT=1'b0;
  DFFE read_11_s0 (
    .Q(read[11]),
    .D(n436_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_11_s0.INIT=1'b0;
  DFFE read_10_s0 (
    .Q(read[10]),
    .D(n437_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_10_s0.INIT=1'b0;
  DFFE read_9_s0 (
    .Q(read[9]),
    .D(n438_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_9_s0.INIT=1'b0;
  DFFE read_8_s0 (
    .Q(read[8]),
    .D(n439_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_8_s0.INIT=1'b0;
  DFFE read_7_s0 (
    .Q(read[7]),
    .D(n440_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_7_s0.INIT=1'b0;
  DFFE read_6_s0 (
    .Q(read[6]),
    .D(n441_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_6_s0.INIT=1'b0;
  DFFE read_5_s0 (
    .Q(read[5]),
    .D(n442_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_5_s0.INIT=1'b0;
  DFFE read_4_s0 (
    .Q(read[4]),
    .D(n443_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_4_s0.INIT=1'b0;
  DFFE read_3_s0 (
    .Q(read[3]),
    .D(n444_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_3_s0.INIT=1'b0;
  DFFE read_2_s0 (
    .Q(read[2]),
    .D(n445_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_2_s0.INIT=1'b0;
  DFFE read_1_s0 (
    .Q(read[1]),
    .D(n446_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_1_s0.INIT=1'b0;
  DFFE read_0_s0 (
    .Q(read[0]),
    .D(n447_7),
    .CLK(clk_PSRAM),
    .CE(read_15_7) 
);
defparam read_0_s0.INIT=1'b0;
  DFFE i_21_s0 (
    .Q(i[21]),
    .D(n966_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_20_s0 (
    .Q(i[20]),
    .D(n967_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_19_s0 (
    .Q(i[19]),
    .D(n968_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_18_s0 (
    .Q(i[18]),
    .D(n969_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_17_s0 (
    .Q(i[17]),
    .D(n970_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_16_s0 (
    .Q(i[16]),
    .D(n971_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_15_s0 (
    .Q(i[15]),
    .D(n972_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_14_s0 (
    .Q(i[14]),
    .D(n973_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_13_s0 (
    .Q(i[13]),
    .D(n974_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_12_s0 (
    .Q(i[12]),
    .D(n975_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_11_s0 (
    .Q(i[11]),
    .D(n976_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_10_s0 (
    .Q(i[10]),
    .D(n977_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_9_s0 (
    .Q(i[9]),
    .D(n978_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_8_s0 (
    .Q(i[8]),
    .D(n979_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_7_s0 (
    .Q(i[7]),
    .D(n980_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_6_s0 (
    .Q(i[6]),
    .D(n981_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_5_s0 (
    .Q(i[5]),
    .D(n982_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_4_s0 (
    .Q(i[4]),
    .D(n1005_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_3_s0 (
    .Q(i[3]),
    .D(n1006_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_2_s0 (
    .Q(i[2]),
    .D(n1007_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_1_s0 (
    .Q(i[1]),
    .D(n1008_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_0_s0 (
    .Q(i[0]),
    .D(n1403_10),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE address_acq_22_s0 (
    .Q(address_acq[22]),
    .D(n988_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_22_s0.INIT=1'b0;
  DFFE address_acq_21_s0 (
    .Q(address_acq[21]),
    .D(n989_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_21_s0.INIT=1'b0;
  DFFE address_acq_20_s0 (
    .Q(address_acq[20]),
    .D(n990_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_20_s0.INIT=1'b0;
  DFFE address_acq_19_s0 (
    .Q(address_acq[19]),
    .D(n991_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_19_s0.INIT=1'b0;
  DFFE address_acq_18_s0 (
    .Q(address_acq[18]),
    .D(n992_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_18_s0.INIT=1'b0;
  DFFE address_acq_17_s0 (
    .Q(address_acq[17]),
    .D(n993_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_17_s0.INIT=1'b0;
  DFFE address_acq_16_s0 (
    .Q(address_acq[16]),
    .D(n994_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_16_s0.INIT=1'b0;
  DFFE address_acq_15_s0 (
    .Q(address_acq[15]),
    .D(n995_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_15_s0.INIT=1'b0;
  DFFE address_acq_14_s0 (
    .Q(address_acq[14]),
    .D(n996_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_14_s0.INIT=1'b0;
  DFFE address_acq_13_s0 (
    .Q(address_acq[13]),
    .D(n997_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_13_s0.INIT=1'b0;
  DFFE address_acq_12_s0 (
    .Q(address_acq[12]),
    .D(n998_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_12_s0.INIT=1'b0;
  DFFE address_acq_11_s0 (
    .Q(address_acq[11]),
    .D(n999_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_11_s0.INIT=1'b0;
  DFFE address_acq_10_s0 (
    .Q(address_acq[10]),
    .D(n1000_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_10_s0.INIT=1'b0;
  DFFE address_acq_9_s0 (
    .Q(address_acq[9]),
    .D(n1001_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_9_s0.INIT=1'b0;
  DFFE address_acq_8_s0 (
    .Q(address_acq[8]),
    .D(n1002_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_8_s0.INIT=1'b0;
  DFFE address_acq_7_s0 (
    .Q(address_acq[7]),
    .D(n1003_11),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_7_s0.INIT=1'b0;
  DFFE address_acq_6_s0 (
    .Q(address_acq[6]),
    .D(n1004_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_6_s0.INIT=1'b0;
  DFFE buttons_pressed_1_s0 (
    .Q(buttons_pressed[1]),
    .D(n503_5),
    .CLK(clk_PSRAM),
    .CE(buttons_pressed_1_8) 
);
defparam buttons_pressed_1_s0.INIT=1'b0;
  DFFE buttons_pressed_0_s0 (
    .Q(buttons_pressed[0]),
    .D(n1408_10),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam buttons_pressed_0_s0.INIT=1'b0;
  DFFE i_pivot_21_s0 (
    .Q(i_pivot[21]),
    .D(n639_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_21_s0.INIT=1'b0;
  DFFE i_pivot_20_s0 (
    .Q(i_pivot[20]),
    .D(n640_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_20_s0.INIT=1'b0;
  DFFE i_pivot_19_s0 (
    .Q(i_pivot[19]),
    .D(n641_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_19_s0.INIT=1'b0;
  DFFE i_pivot_18_s0 (
    .Q(i_pivot[18]),
    .D(n642_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_18_s0.INIT=1'b0;
  DFFE i_pivot_17_s0 (
    .Q(i_pivot[17]),
    .D(n643_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_17_s0.INIT=1'b0;
  DFFE i_pivot_16_s0 (
    .Q(i_pivot[16]),
    .D(n644_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_16_s0.INIT=1'b0;
  DFFE i_pivot_15_s0 (
    .Q(i_pivot[15]),
    .D(n645_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_15_s0.INIT=1'b0;
  DFFE i_pivot_14_s0 (
    .Q(i_pivot[14]),
    .D(n646_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_14_s0.INIT=1'b0;
  DFFE i_pivot_13_s0 (
    .Q(i_pivot[13]),
    .D(n647_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_13_s0.INIT=1'b0;
  DFFE i_pivot_12_s0 (
    .Q(i_pivot[12]),
    .D(n648_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_12_s0.INIT=1'b0;
  DFFE i_pivot_11_s0 (
    .Q(i_pivot[11]),
    .D(n649_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_11_s0.INIT=1'b0;
  DFFE i_pivot_10_s0 (
    .Q(i_pivot[10]),
    .D(n650_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_10_s0.INIT=1'b0;
  DFFE i_pivot_9_s0 (
    .Q(i_pivot[9]),
    .D(n651_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_9_s0.INIT=1'b0;
  DFFE i_pivot_8_s0 (
    .Q(i_pivot[8]),
    .D(n652_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_8_s0.INIT=1'b0;
  DFFE i_pivot_7_s0 (
    .Q(i_pivot[7]),
    .D(n653_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_7_s0.INIT=1'b0;
  DFFE i_pivot_6_s0 (
    .Q(i_pivot[6]),
    .D(n654_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_6_s0.INIT=1'b0;
  DFFE i_pivot_5_s0 (
    .Q(i_pivot[5]),
    .D(n655_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_5_s0.INIT=1'b0;
  DFFE i_pivot_4_s0 (
    .Q(i_pivot[4]),
    .D(n656_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_4_s0.INIT=1'b0;
  DFFE i_pivot_3_s0 (
    .Q(i_pivot[3]),
    .D(n657_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_3_s0.INIT=1'b0;
  DFFE i_pivot_2_s0 (
    .Q(i_pivot[2]),
    .D(n658_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_2_s0.INIT=1'b0;
  DFFE i_pivot_1_s0 (
    .Q(i_pivot[1]),
    .D(n659_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_1_s0.INIT=1'b0;
  DFFE i_pivot_0_s0 (
    .Q(i_pivot[0]),
    .D(n660_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_0_s0.INIT=1'b0;
  DFFE i_pivot_valid_s0 (
    .Q(i_pivot_valid),
    .D(n1263_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_valid_s0.INIT=1'b0;
  DFFE stop_acquisition_s0 (
    .Q(stop_acquisition),
    .D(n855_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam stop_acquisition_s0.INIT=1'b0;
  DFFE condition1_reg_s0 (
    .Q(condition1_reg),
    .D(n852_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE condition2_reg_s0 (
    .Q(condition2_reg),
    .D(n853_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE condition3_reg_s0 (
    .Q(condition3_reg),
    .D(n854_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE i_minus_i_pivot_reg_21_s0 (
    .Q(i_minus_i_pivot_reg[21]),
    .D(n808_8),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_21_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_20_s0 (
    .Q(i_minus_i_pivot_reg[20]),
    .D(n809_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_20_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_19_s0 (
    .Q(i_minus_i_pivot_reg[19]),
    .D(n810_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_19_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_18_s0 (
    .Q(i_minus_i_pivot_reg[18]),
    .D(n811_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_18_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_17_s0 (
    .Q(i_minus_i_pivot_reg[17]),
    .D(n812_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_17_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_16_s0 (
    .Q(i_minus_i_pivot_reg[16]),
    .D(n813_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_16_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_15_s0 (
    .Q(i_minus_i_pivot_reg[15]),
    .D(n814_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_15_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_14_s0 (
    .Q(i_minus_i_pivot_reg[14]),
    .D(n815_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_14_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_13_s0 (
    .Q(i_minus_i_pivot_reg[13]),
    .D(n816_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_13_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_12_s0 (
    .Q(i_minus_i_pivot_reg[12]),
    .D(n817_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_12_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_11_s0 (
    .Q(i_minus_i_pivot_reg[11]),
    .D(n818_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_11_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_10_s0 (
    .Q(i_minus_i_pivot_reg[10]),
    .D(n819_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_10_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_9_s0 (
    .Q(i_minus_i_pivot_reg[9]),
    .D(n820_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_9_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_8_s0 (
    .Q(i_minus_i_pivot_reg[8]),
    .D(n821_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_8_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_7_s0 (
    .Q(i_minus_i_pivot_reg[7]),
    .D(n822_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_7_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_6_s0 (
    .Q(i_minus_i_pivot_reg[6]),
    .D(n823_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_6_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_5_s0 (
    .Q(i_minus_i_pivot_reg[5]),
    .D(n824_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_5_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_4_s0 (
    .Q(i_minus_i_pivot_reg[4]),
    .D(n825_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_4_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_3_s0 (
    .Q(i_minus_i_pivot_reg[3]),
    .D(n826_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_3_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_2_s0 (
    .Q(i_minus_i_pivot_reg[2]),
    .D(n827_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_2_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_1_s0 (
    .Q(i_minus_i_pivot_reg[1]),
    .D(n828_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_1_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_0_s0 (
    .Q(i_minus_i_pivot_reg[0]),
    .D(n829_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_0_s0.INIT=1'b0;
  DFFE samples_after_adjusted_21_s0 (
    .Q(samples_after_adjusted[21]),
    .D(n830_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_21_s0.INIT=1'b0;
  DFFE samples_after_adjusted_20_s0 (
    .Q(samples_after_adjusted[20]),
    .D(n831_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_20_s0.INIT=1'b0;
  DFFE samples_after_adjusted_19_s0 (
    .Q(samples_after_adjusted[19]),
    .D(n832_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_19_s0.INIT=1'b0;
  DFFE samples_after_adjusted_18_s0 (
    .Q(samples_after_adjusted[18]),
    .D(n833_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_18_s0.INIT=1'b0;
  DFFE samples_after_adjusted_17_s0 (
    .Q(samples_after_adjusted[17]),
    .D(n834_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_17_s0.INIT=1'b0;
  DFFE samples_after_adjusted_16_s0 (
    .Q(samples_after_adjusted[16]),
    .D(n835_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_16_s0.INIT=1'b0;
  DFFE samples_after_adjusted_15_s0 (
    .Q(samples_after_adjusted[15]),
    .D(n836_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_15_s0.INIT=1'b0;
  DFFE samples_after_adjusted_14_s0 (
    .Q(samples_after_adjusted[14]),
    .D(n837_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_14_s0.INIT=1'b0;
  DFFE samples_after_adjusted_13_s0 (
    .Q(samples_after_adjusted[13]),
    .D(n838_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_13_s0.INIT=1'b0;
  DFFE samples_after_adjusted_12_s0 (
    .Q(samples_after_adjusted[12]),
    .D(n839_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_12_s0.INIT=1'b0;
  DFFE samples_after_adjusted_11_s0 (
    .Q(samples_after_adjusted[11]),
    .D(n840_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_11_s0.INIT=1'b0;
  DFFE samples_after_adjusted_10_s0 (
    .Q(samples_after_adjusted[10]),
    .D(n841_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_10_s0.INIT=1'b0;
  DFFE samples_after_adjusted_9_s0 (
    .Q(samples_after_adjusted[9]),
    .D(n842_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_9_s0.INIT=1'b0;
  DFFE samples_after_adjusted_8_s0 (
    .Q(samples_after_adjusted[8]),
    .D(n843_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_8_s0.INIT=1'b0;
  DFFE samples_after_adjusted_7_s0 (
    .Q(samples_after_adjusted[7]),
    .D(n844_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_7_s0.INIT=1'b0;
  DFFE samples_after_adjusted_6_s0 (
    .Q(samples_after_adjusted[6]),
    .D(n845_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_6_s0.INIT=1'b0;
  DFFE samples_after_adjusted_5_s0 (
    .Q(samples_after_adjusted[5]),
    .D(n846_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_5_s0.INIT=1'b0;
  DFFE samples_after_adjusted_4_s0 (
    .Q(samples_after_adjusted[4]),
    .D(n847_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_4_s0.INIT=1'b0;
  DFFE samples_after_adjusted_3_s0 (
    .Q(samples_after_adjusted[3]),
    .D(n848_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_3_s0.INIT=1'b0;
  DFFE samples_after_adjusted_2_s0 (
    .Q(samples_after_adjusted[2]),
    .D(n849_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_2_s0.INIT=1'b0;
  DFFE samples_after_adjusted_1_s0 (
    .Q(samples_after_adjusted[1]),
    .D(n850_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_1_s0.INIT=1'b0;
  DFFE samples_after_adjusted_0_s0 (
    .Q(samples_after_adjusted[0]),
    .D(n851_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_0_s0.INIT=1'b0;
  DFFE bypass_s0 (
    .Q(bypass),
    .D(n1552_12),
    .CLK(clk_PSRAM),
    .CE(bypass_7) 
);
defparam bypass_s0.INIT=1'b0;
  DFFE fifo_rst_s0 (
    .Q(fifo_rst),
    .D(n1266_8),
    .CLK(clk_PSRAM),
    .CE(fifo_rst_10) 
);
  DFFE burst_mode_s0 (
    .Q(burst_mode),
    .D(n1261_8),
    .CLK(clk_PSRAM),
    .CE(burst_mode_8) 
);
defparam burst_mode_s0.INIT=1'b0;
  DFFE d_fifo_out_11_s0 (
    .Q(d_fifo_out[11]),
    .D(n1558_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_10_s0 (
    .Q(d_fifo_out[10]),
    .D(n1560_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_9_s0 (
    .Q(d_fifo_out[9]),
    .D(n1562_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_8_s0 (
    .Q(d_fifo_out[8]),
    .D(n1564_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_7_s0 (
    .Q(d_fifo_out[7]),
    .D(n1566_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_6_s0 (
    .Q(d_fifo_out[6]),
    .D(n1568_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_5_s0 (
    .Q(d_fifo_out[5]),
    .D(n1570_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_4_s0 (
    .Q(d_fifo_out[4]),
    .D(n1572_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_3_s0 (
    .Q(d_fifo_out[3]),
    .D(n1574_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_2_s0 (
    .Q(d_fifo_out[2]),
    .D(n1576_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_s0 (
    .Q(d_fifo_out[1]),
    .D(n1578_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_0_s0 (
    .Q(d_fifo_out[0]),
    .D(n1580_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_11_s0 (
    .Q(d_fifo_out_1[11]),
    .D(n1582_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_10_s0 (
    .Q(d_fifo_out_1[10]),
    .D(n1584_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_9_s0 (
    .Q(d_fifo_out_1[9]),
    .D(n1586_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_8_s0 (
    .Q(d_fifo_out_1[8]),
    .D(n1588_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_7_s0 (
    .Q(d_fifo_out_1[7]),
    .D(n1590_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_6_s0 (
    .Q(d_fifo_out_1[6]),
    .D(n1592_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_5_s0 (
    .Q(d_fifo_out_1[5]),
    .D(n1594_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_4_s0 (
    .Q(d_fifo_out_1[4]),
    .D(n1596_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_3_s0 (
    .Q(d_fifo_out_1[3]),
    .D(n1598_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_2_s0 (
    .Q(d_fifo_out_1[2]),
    .D(n1600_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_1_s0 (
    .Q(d_fifo_out_1[1]),
    .D(n1602_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_0_s0 (
    .Q(d_fifo_out_1[0]),
    .D(n1604_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE address_PP_22_s0 (
    .Q(address_PP[22]),
    .D(n1606_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_21_s0 (
    .Q(address_PP[21]),
    .D(n1608_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_20_s0 (
    .Q(address_PP[20]),
    .D(n1610_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_19_s0 (
    .Q(address_PP[19]),
    .D(n1612_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_18_s0 (
    .Q(address_PP[18]),
    .D(n1614_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_17_s0 (
    .Q(address_PP[17]),
    .D(n1616_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_16_s0 (
    .Q(address_PP[16]),
    .D(n1618_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_15_s0 (
    .Q(address_PP[15]),
    .D(n1620_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_14_s0 (
    .Q(address_PP[14]),
    .D(n1622_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_13_s0 (
    .Q(address_PP[13]),
    .D(n1624_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_12_s0 (
    .Q(address_PP[12]),
    .D(n1626_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_11_s0 (
    .Q(address_PP[11]),
    .D(n1628_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_10_s0 (
    .Q(address_PP[10]),
    .D(n1630_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_9_s0 (
    .Q(address_PP[9]),
    .D(n1632_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_8_s0 (
    .Q(address_PP[8]),
    .D(n1634_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_7_s0 (
    .Q(address_PP[7]),
    .D(n1636_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_6_s0 (
    .Q(address_PP[6]),
    .D(n1638_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_5_s0 (
    .Q(address_PP[5]),
    .D(n1640_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_4_s0 (
    .Q(address_PP[4]),
    .D(n1642_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_3_s0 (
    .Q(address_PP[3]),
    .D(n1644_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_2_s0 (
    .Q(address_PP[2]),
    .D(n1646_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_1_s0 (
    .Q(address_PP[1]),
    .D(n1648_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE en_write_PP_s0 (
    .Q(en_write_PP),
    .D(n1651_15),
    .CLK(clk_PSRAM),
    .CE(en_write_PP_8) 
);
  DFFE rst_PP_s0 (
    .Q(rst_PP),
    .D(n1263_7),
    .CLK(clk_PSRAM),
    .CE(rst_PP_8) 
);
  DFFRE write_clk_PP_s0 (
    .Q(write_clk_PP),
    .D(n1028_3),
    .CLK(clk_PSRAM),
    .CE(n2661_5),
    .RESET(n1240_9) 
);
  DFFRE read_clk_PP_s0 (
    .Q(read_clk_PP),
    .D(n1172_5),
    .CLK(clk_PSRAM),
    .CE(n2661_5),
    .RESET(n1241_7) 
);
  DFFE d_first_pong_s0 (
    .Q(d_first_pong),
    .D(en_read_PP),
    .CLK(clk_PSRAM),
    .CE(n2661_5) 
);
  DFFRE send_uart_s0 (
    .Q(send_uart),
    .D(read_cmp_Z),
    .CLK(clk_PSRAM),
    .CE(n2661_5),
    .RESET(n1241_7) 
);
defparam send_uart_s0.INIT=1'b0;
  DFFSE uart_start_s0 (
    .Q(uart_start),
    .D(GND),
    .CLK(clk_PSRAM),
    .CE(uart_start_6),
    .SET(n1175_6) 
);
  DFFR quad_start_mcu_s0 (
    .Q(quad_start_mcu),
    .D(n331_5),
    .CLK(clk_PSRAM),
    .RESET(quad_start_mcu_7) 
);
defparam quad_start_mcu_s0.INIT=1'b0;
  DFFSE led_rgb_0_s2 (
    .Q(led_rgb_d[0]),
    .D(n1314_15),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_13),
    .SET(GND) 
);
defparam led_rgb_0_s2.INIT=1'b1;
  DFFSE led_rgb_1_s2 (
    .Q(led_rgb_d[1]),
    .D(n1312_16),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_13),
    .SET(GND) 
);
defparam led_rgb_1_s2.INIT=1'b1;
  DFFSE led_rgb_2_s3 (
    .Q(led_rgb_d[2]),
    .D(n1310_15),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_13),
    .SET(GND) 
);
defparam led_rgb_2_s3.INIT=1'b1;
  DFFE read_write_1_s1 (
    .Q(read_write[1]),
    .D(n344_3),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam read_write_1_s1.INIT=1'b0;
  DFFE read_write_0_s1 (
    .Q(read_write[0]),
    .D(n343_3),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam read_write_0_s1.INIT=1'b0;
  DFFE address_22_s1 (
    .Q(address[22]),
    .D(n350_14),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_22_s1.INIT=1'b0;
  DFFE address_21_s1 (
    .Q(address[21]),
    .D(n352_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_21_s1.INIT=1'b0;
  DFFE address_20_s1 (
    .Q(address[20]),
    .D(n354_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_20_s1.INIT=1'b0;
  DFFE address_19_s1 (
    .Q(address[19]),
    .D(n356_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_19_s1.INIT=1'b0;
  DFFE address_18_s1 (
    .Q(address[18]),
    .D(n358_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_18_s1.INIT=1'b0;
  DFFE address_17_s1 (
    .Q(address[17]),
    .D(n360_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_17_s1.INIT=1'b0;
  DFFE address_16_s1 (
    .Q(address[16]),
    .D(n362_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_16_s1.INIT=1'b0;
  DFFE address_15_s1 (
    .Q(address[15]),
    .D(n364_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_15_s1.INIT=1'b0;
  DFFE address_14_s1 (
    .Q(address[14]),
    .D(n366_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_14_s1.INIT=1'b0;
  DFFE address_13_s1 (
    .Q(address[13]),
    .D(n368_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_13_s1.INIT=1'b0;
  DFFE address_12_s1 (
    .Q(address[12]),
    .D(n370_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_12_s1.INIT=1'b0;
  DFFE address_11_s1 (
    .Q(address[11]),
    .D(n372_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_11_s1.INIT=1'b0;
  DFFE address_10_s1 (
    .Q(address[10]),
    .D(n374_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_10_s1.INIT=1'b0;
  DFFE address_9_s1 (
    .Q(address[9]),
    .D(n376_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_9_s1.INIT=1'b0;
  DFFE address_8_s1 (
    .Q(address[8]),
    .D(n378_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_8_s1.INIT=1'b0;
  DFFE address_7_s1 (
    .Q(address[7]),
    .D(n380_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_7_s1.INIT=1'b0;
  DFFE address_6_s1 (
    .Q(address[6]),
    .D(n382_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_6_s1.INIT=1'b0;
  DFFE address_5_s1 (
    .Q(address[5]),
    .D(n384_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_5_s1.INIT=1'b0;
  DFFE address_4_s1 (
    .Q(address[4]),
    .D(n386_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_4_s1.INIT=1'b0;
  DFFE address_3_s1 (
    .Q(address[3]),
    .D(n388_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_3_s1.INIT=1'b0;
  DFFE address_2_s1 (
    .Q(address[2]),
    .D(n390_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_2_s1.INIT=1'b0;
  DFFE address_1_s1 (
    .Q(address[1]),
    .D(n392_13),
    .CLK(clk_PSRAM),
    .CE(n350_16) 
);
defparam address_1_s1.INIT=1'b0;
  DFFR next_step_s1 (
    .Q(next_step),
    .D(ended),
    .CLK(clk_PSRAM),
    .RESET(prev_ended) 
);
  DFF en_read_PP_s7 (
    .Q(en_read_PP),
    .D(n1653_18),
    .CLK(clk_PSRAM) 
);
defparam en_read_PP_s7.INIT=1'b0;
  ALU n516_s27 (
    .SUM(n516_28_SUM),
    .COUT(n516_32),
    .I0(VCC),
    .I1(fifo_out[0]),
    .I3(GND),
    .CIN(threshold_Z[0]) 
);
defparam n516_s27.ALU_MODE=1;
  ALU n516_s28 (
    .SUM(n516_29_SUM),
    .COUT(n516_34),
    .I0(threshold_Z[1]),
    .I1(fifo_out[1]),
    .I3(GND),
    .CIN(n516_32) 
);
defparam n516_s28.ALU_MODE=1;
  ALU n516_s29 (
    .SUM(n516_30_SUM),
    .COUT(n516_36),
    .I0(threshold_Z[2]),
    .I1(fifo_out[2]),
    .I3(GND),
    .CIN(n516_34) 
);
defparam n516_s29.ALU_MODE=1;
  ALU n516_s30 (
    .SUM(n516_31_SUM),
    .COUT(n516_38),
    .I0(threshold_Z[3]),
    .I1(fifo_out[3]),
    .I3(GND),
    .CIN(n516_36) 
);
defparam n516_s30.ALU_MODE=1;
  ALU n516_s31 (
    .SUM(n516_32_SUM),
    .COUT(n516_40),
    .I0(threshold_Z[4]),
    .I1(fifo_out[4]),
    .I3(GND),
    .CIN(n516_38) 
);
defparam n516_s31.ALU_MODE=1;
  ALU n516_s32 (
    .SUM(n516_33_SUM),
    .COUT(n516_42),
    .I0(threshold_Z[5]),
    .I1(fifo_out[5]),
    .I3(GND),
    .CIN(n516_40) 
);
defparam n516_s32.ALU_MODE=1;
  ALU n516_s33 (
    .SUM(n516_34_SUM),
    .COUT(n516_44),
    .I0(threshold_Z[6]),
    .I1(fifo_out[6]),
    .I3(GND),
    .CIN(n516_42) 
);
defparam n516_s33.ALU_MODE=1;
  ALU n516_s34 (
    .SUM(n516_35_SUM),
    .COUT(n516_46),
    .I0(threshold_Z[7]),
    .I1(fifo_out[7]),
    .I3(GND),
    .CIN(n516_44) 
);
defparam n516_s34.ALU_MODE=1;
  ALU n516_s35 (
    .SUM(n516_36_SUM),
    .COUT(n516_48),
    .I0(threshold_Z[8]),
    .I1(fifo_out[8]),
    .I3(GND),
    .CIN(n516_46) 
);
defparam n516_s35.ALU_MODE=1;
  ALU n516_s36 (
    .SUM(n516_37_SUM),
    .COUT(n516_50),
    .I0(threshold_Z[9]),
    .I1(fifo_out[9]),
    .I3(GND),
    .CIN(n516_48) 
);
defparam n516_s36.ALU_MODE=1;
  ALU n516_s37 (
    .SUM(n516_38_SUM),
    .COUT(n516_52),
    .I0(threshold_Z[10]),
    .I1(fifo_out[10]),
    .I3(GND),
    .CIN(n516_50) 
);
defparam n516_s37.ALU_MODE=1;
  ALU n516_s38 (
    .SUM(n516_39_SUM),
    .COUT(n516_54),
    .I0(threshold_Z[11]),
    .I1(fifo_out[11]),
    .I3(GND),
    .CIN(n516_52) 
);
defparam n516_s38.ALU_MODE=1;
  ALU n518_s26 (
    .SUM(n518_27_SUM),
    .COUT(n518_30),
    .I0(GND),
    .I1(threshold_Z[0]),
    .I3(GND),
    .CIN(d_fifo_out[0]) 
);
defparam n518_s26.ALU_MODE=1;
  ALU n518_s27 (
    .SUM(n518_28_SUM),
    .COUT(n518_32),
    .I0(d_fifo_out[1]),
    .I1(threshold_Z[1]),
    .I3(GND),
    .CIN(n518_30) 
);
defparam n518_s27.ALU_MODE=1;
  ALU n518_s28 (
    .SUM(n518_29_SUM),
    .COUT(n518_34),
    .I0(d_fifo_out[2]),
    .I1(threshold_Z[2]),
    .I3(GND),
    .CIN(n518_32) 
);
defparam n518_s28.ALU_MODE=1;
  ALU n518_s29 (
    .SUM(n518_30_SUM),
    .COUT(n518_36),
    .I0(d_fifo_out[3]),
    .I1(threshold_Z[3]),
    .I3(GND),
    .CIN(n518_34) 
);
defparam n518_s29.ALU_MODE=1;
  ALU n518_s30 (
    .SUM(n518_31_SUM),
    .COUT(n518_38),
    .I0(d_fifo_out[4]),
    .I1(threshold_Z[4]),
    .I3(GND),
    .CIN(n518_36) 
);
defparam n518_s30.ALU_MODE=1;
  ALU n518_s31 (
    .SUM(n518_32_SUM),
    .COUT(n518_40),
    .I0(d_fifo_out[5]),
    .I1(threshold_Z[5]),
    .I3(GND),
    .CIN(n518_38) 
);
defparam n518_s31.ALU_MODE=1;
  ALU n518_s32 (
    .SUM(n518_33_SUM),
    .COUT(n518_42),
    .I0(d_fifo_out[6]),
    .I1(threshold_Z[6]),
    .I3(GND),
    .CIN(n518_40) 
);
defparam n518_s32.ALU_MODE=1;
  ALU n518_s33 (
    .SUM(n518_34_SUM),
    .COUT(n518_44),
    .I0(d_fifo_out[7]),
    .I1(threshold_Z[7]),
    .I3(GND),
    .CIN(n518_42) 
);
defparam n518_s33.ALU_MODE=1;
  ALU n518_s34 (
    .SUM(n518_35_SUM),
    .COUT(n518_46),
    .I0(d_fifo_out[8]),
    .I1(threshold_Z[8]),
    .I3(GND),
    .CIN(n518_44) 
);
defparam n518_s34.ALU_MODE=1;
  ALU n518_s35 (
    .SUM(n518_36_SUM),
    .COUT(n518_48),
    .I0(d_fifo_out[9]),
    .I1(threshold_Z[9]),
    .I3(GND),
    .CIN(n518_46) 
);
defparam n518_s35.ALU_MODE=1;
  ALU n518_s36 (
    .SUM(n518_37_SUM),
    .COUT(n518_50),
    .I0(d_fifo_out[10]),
    .I1(threshold_Z[10]),
    .I3(GND),
    .CIN(n518_48) 
);
defparam n518_s36.ALU_MODE=1;
  ALU n518_s37 (
    .SUM(n518_38_SUM),
    .COUT(n518_52),
    .I0(d_fifo_out[11]),
    .I1(threshold_Z[11]),
    .I3(GND),
    .CIN(n518_50) 
);
defparam n518_s37.ALU_MODE=1;
  ALU n520_s26 (
    .SUM(n520_27_SUM),
    .COUT(n520_30),
    .I0(GND),
    .I1(threshold_Z[0]),
    .I3(GND),
    .CIN(d_fifo_out_1[0]) 
);
defparam n520_s26.ALU_MODE=1;
  ALU n520_s27 (
    .SUM(n520_28_SUM),
    .COUT(n520_32),
    .I0(d_fifo_out_1[1]),
    .I1(threshold_Z[1]),
    .I3(GND),
    .CIN(n520_30) 
);
defparam n520_s27.ALU_MODE=1;
  ALU n520_s28 (
    .SUM(n520_29_SUM),
    .COUT(n520_34),
    .I0(d_fifo_out_1[2]),
    .I1(threshold_Z[2]),
    .I3(GND),
    .CIN(n520_32) 
);
defparam n520_s28.ALU_MODE=1;
  ALU n520_s29 (
    .SUM(n520_30_SUM),
    .COUT(n520_36),
    .I0(d_fifo_out_1[3]),
    .I1(threshold_Z[3]),
    .I3(GND),
    .CIN(n520_34) 
);
defparam n520_s29.ALU_MODE=1;
  ALU n520_s30 (
    .SUM(n520_31_SUM),
    .COUT(n520_38),
    .I0(d_fifo_out_1[4]),
    .I1(threshold_Z[4]),
    .I3(GND),
    .CIN(n520_36) 
);
defparam n520_s30.ALU_MODE=1;
  ALU n520_s31 (
    .SUM(n520_32_SUM),
    .COUT(n520_40),
    .I0(d_fifo_out_1[5]),
    .I1(threshold_Z[5]),
    .I3(GND),
    .CIN(n520_38) 
);
defparam n520_s31.ALU_MODE=1;
  ALU n520_s32 (
    .SUM(n520_33_SUM),
    .COUT(n520_42),
    .I0(d_fifo_out_1[6]),
    .I1(threshold_Z[6]),
    .I3(GND),
    .CIN(n520_40) 
);
defparam n520_s32.ALU_MODE=1;
  ALU n520_s33 (
    .SUM(n520_34_SUM),
    .COUT(n520_44),
    .I0(d_fifo_out_1[7]),
    .I1(threshold_Z[7]),
    .I3(GND),
    .CIN(n520_42) 
);
defparam n520_s33.ALU_MODE=1;
  ALU n520_s34 (
    .SUM(n520_35_SUM),
    .COUT(n520_46),
    .I0(d_fifo_out_1[8]),
    .I1(threshold_Z[8]),
    .I3(GND),
    .CIN(n520_44) 
);
defparam n520_s34.ALU_MODE=1;
  ALU n520_s35 (
    .SUM(n520_36_SUM),
    .COUT(n520_48),
    .I0(d_fifo_out_1[9]),
    .I1(threshold_Z[9]),
    .I3(GND),
    .CIN(n520_46) 
);
defparam n520_s35.ALU_MODE=1;
  ALU n520_s36 (
    .SUM(n520_37_SUM),
    .COUT(n520_50),
    .I0(d_fifo_out_1[10]),
    .I1(threshold_Z[10]),
    .I3(GND),
    .CIN(n520_48) 
);
defparam n520_s36.ALU_MODE=1;
  ALU n520_s37 (
    .SUM(n520_38_SUM),
    .COUT(n520_52),
    .I0(d_fifo_out_1[11]),
    .I1(threshold_Z[11]),
    .I3(GND),
    .CIN(n520_50) 
);
defparam n520_s37.ALU_MODE=1;
  ALU n800_s44 (
    .SUM(n800_45_SUM),
    .COUT(n800_48),
    .I0(VCC),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n800_s44.ALU_MODE=1;
  ALU n800_s45 (
    .SUM(n800_46_SUM),
    .COUT(n800_50),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n800_48) 
);
defparam n800_s45.ALU_MODE=1;
  ALU n800_s46 (
    .SUM(n800_47_SUM),
    .COUT(n800_52),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n800_50) 
);
defparam n800_s46.ALU_MODE=1;
  ALU n800_s47 (
    .SUM(n800_48_SUM),
    .COUT(n800_54),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n800_52) 
);
defparam n800_s47.ALU_MODE=1;
  ALU n800_s48 (
    .SUM(n800_49_SUM),
    .COUT(n800_56),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n800_54) 
);
defparam n800_s48.ALU_MODE=1;
  ALU n800_s49 (
    .SUM(n800_50_SUM),
    .COUT(n800_58),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n800_56) 
);
defparam n800_s49.ALU_MODE=1;
  ALU n800_s50 (
    .SUM(n800_51_SUM),
    .COUT(n800_60),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n800_58) 
);
defparam n800_s50.ALU_MODE=1;
  ALU n800_s51 (
    .SUM(n800_52_SUM),
    .COUT(n800_62),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n800_60) 
);
defparam n800_s51.ALU_MODE=1;
  ALU n800_s52 (
    .SUM(n800_53_SUM),
    .COUT(n800_64),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n800_62) 
);
defparam n800_s52.ALU_MODE=1;
  ALU n800_s53 (
    .SUM(n800_54_SUM),
    .COUT(n800_66),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n800_64) 
);
defparam n800_s53.ALU_MODE=1;
  ALU n800_s54 (
    .SUM(n800_55_SUM),
    .COUT(n800_68),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n800_66) 
);
defparam n800_s54.ALU_MODE=1;
  ALU n800_s55 (
    .SUM(n800_56_SUM),
    .COUT(n800_70),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n800_68) 
);
defparam n800_s55.ALU_MODE=1;
  ALU n800_s56 (
    .SUM(n800_57_SUM),
    .COUT(n800_72),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n800_70) 
);
defparam n800_s56.ALU_MODE=1;
  ALU n800_s57 (
    .SUM(n800_58_SUM),
    .COUT(n800_74),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n800_72) 
);
defparam n800_s57.ALU_MODE=1;
  ALU n800_s58 (
    .SUM(n800_59_SUM),
    .COUT(n800_76),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n800_74) 
);
defparam n800_s58.ALU_MODE=1;
  ALU n800_s59 (
    .SUM(n800_60_SUM),
    .COUT(n800_78),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n800_76) 
);
defparam n800_s59.ALU_MODE=1;
  ALU n800_s60 (
    .SUM(n800_61_SUM),
    .COUT(n800_80),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n800_78) 
);
defparam n800_s60.ALU_MODE=1;
  ALU n800_s61 (
    .SUM(n800_62_SUM),
    .COUT(n800_82),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n800_80) 
);
defparam n800_s61.ALU_MODE=1;
  ALU n800_s62 (
    .SUM(n800_63_SUM),
    .COUT(n800_84),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n800_82) 
);
defparam n800_s62.ALU_MODE=1;
  ALU n800_s63 (
    .SUM(n800_64_SUM),
    .COUT(n800_86),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n800_84) 
);
defparam n800_s63.ALU_MODE=1;
  ALU n800_s64 (
    .SUM(n800_65_SUM),
    .COUT(n800_88),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n800_86) 
);
defparam n800_s64.ALU_MODE=1;
  ALU n801_s48 (
    .SUM(n801_49_SUM),
    .COUT(n801_52),
    .I0(VCC),
    .I1(samples_after_Z[0]),
    .I3(GND),
    .CIN(i_minus_i_pivot_reg[0]) 
);
defparam n801_s48.ALU_MODE=1;
  ALU n801_s49 (
    .SUM(n801_50_SUM),
    .COUT(n801_54),
    .I0(i_minus_i_pivot_reg[1]),
    .I1(samples_after_Z[1]),
    .I3(GND),
    .CIN(n801_52) 
);
defparam n801_s49.ALU_MODE=1;
  ALU n801_s50 (
    .SUM(n801_51_SUM),
    .COUT(n801_56),
    .I0(i_minus_i_pivot_reg[2]),
    .I1(samples_after_Z[2]),
    .I3(GND),
    .CIN(n801_54) 
);
defparam n801_s50.ALU_MODE=1;
  ALU n801_s51 (
    .SUM(n801_52_SUM),
    .COUT(n801_58),
    .I0(i_minus_i_pivot_reg[3]),
    .I1(samples_after_Z[3]),
    .I3(GND),
    .CIN(n801_56) 
);
defparam n801_s51.ALU_MODE=1;
  ALU n801_s52 (
    .SUM(n801_53_SUM),
    .COUT(n801_60),
    .I0(i_minus_i_pivot_reg[4]),
    .I1(samples_after_Z[4]),
    .I3(GND),
    .CIN(n801_58) 
);
defparam n801_s52.ALU_MODE=1;
  ALU n801_s53 (
    .SUM(n801_54_SUM),
    .COUT(n801_62),
    .I0(i_minus_i_pivot_reg[5]),
    .I1(samples_after_Z[5]),
    .I3(GND),
    .CIN(n801_60) 
);
defparam n801_s53.ALU_MODE=1;
  ALU n801_s54 (
    .SUM(n801_55_SUM),
    .COUT(n801_64),
    .I0(i_minus_i_pivot_reg[6]),
    .I1(samples_after_Z[6]),
    .I3(GND),
    .CIN(n801_62) 
);
defparam n801_s54.ALU_MODE=1;
  ALU n801_s55 (
    .SUM(n801_56_SUM),
    .COUT(n801_66),
    .I0(i_minus_i_pivot_reg[7]),
    .I1(samples_after_Z[7]),
    .I3(GND),
    .CIN(n801_64) 
);
defparam n801_s55.ALU_MODE=1;
  ALU n801_s56 (
    .SUM(n801_57_SUM),
    .COUT(n801_68),
    .I0(i_minus_i_pivot_reg[8]),
    .I1(samples_after_Z[8]),
    .I3(GND),
    .CIN(n801_66) 
);
defparam n801_s56.ALU_MODE=1;
  ALU n801_s57 (
    .SUM(n801_58_SUM),
    .COUT(n801_70),
    .I0(i_minus_i_pivot_reg[9]),
    .I1(samples_after_Z[9]),
    .I3(GND),
    .CIN(n801_68) 
);
defparam n801_s57.ALU_MODE=1;
  ALU n801_s58 (
    .SUM(n801_59_SUM),
    .COUT(n801_72),
    .I0(i_minus_i_pivot_reg[10]),
    .I1(samples_after_Z[10]),
    .I3(GND),
    .CIN(n801_70) 
);
defparam n801_s58.ALU_MODE=1;
  ALU n801_s59 (
    .SUM(n801_60_SUM),
    .COUT(n801_74),
    .I0(i_minus_i_pivot_reg[11]),
    .I1(samples_after_Z[11]),
    .I3(GND),
    .CIN(n801_72) 
);
defparam n801_s59.ALU_MODE=1;
  ALU n801_s60 (
    .SUM(n801_61_SUM),
    .COUT(n801_76),
    .I0(i_minus_i_pivot_reg[12]),
    .I1(samples_after_Z[12]),
    .I3(GND),
    .CIN(n801_74) 
);
defparam n801_s60.ALU_MODE=1;
  ALU n801_s61 (
    .SUM(n801_62_SUM),
    .COUT(n801_78),
    .I0(i_minus_i_pivot_reg[13]),
    .I1(samples_after_Z[13]),
    .I3(GND),
    .CIN(n801_76) 
);
defparam n801_s61.ALU_MODE=1;
  ALU n801_s62 (
    .SUM(n801_63_SUM),
    .COUT(n801_80),
    .I0(i_minus_i_pivot_reg[14]),
    .I1(samples_after_Z[14]),
    .I3(GND),
    .CIN(n801_78) 
);
defparam n801_s62.ALU_MODE=1;
  ALU n801_s63 (
    .SUM(n801_64_SUM),
    .COUT(n801_82),
    .I0(i_minus_i_pivot_reg[15]),
    .I1(samples_after_Z[15]),
    .I3(GND),
    .CIN(n801_80) 
);
defparam n801_s63.ALU_MODE=1;
  ALU n801_s64 (
    .SUM(n801_65_SUM),
    .COUT(n801_84),
    .I0(i_minus_i_pivot_reg[16]),
    .I1(samples_after_Z[16]),
    .I3(GND),
    .CIN(n801_82) 
);
defparam n801_s64.ALU_MODE=1;
  ALU n801_s65 (
    .SUM(n801_66_SUM),
    .COUT(n801_86),
    .I0(i_minus_i_pivot_reg[17]),
    .I1(samples_after_Z[17]),
    .I3(GND),
    .CIN(n801_84) 
);
defparam n801_s65.ALU_MODE=1;
  ALU n801_s66 (
    .SUM(n801_67_SUM),
    .COUT(n801_88),
    .I0(i_minus_i_pivot_reg[18]),
    .I1(samples_after_Z[18]),
    .I3(GND),
    .CIN(n801_86) 
);
defparam n801_s66.ALU_MODE=1;
  ALU n801_s67 (
    .SUM(n801_68_SUM),
    .COUT(n801_90),
    .I0(i_minus_i_pivot_reg[19]),
    .I1(samples_after_Z[19]),
    .I3(GND),
    .CIN(n801_88) 
);
defparam n801_s67.ALU_MODE=1;
  ALU n801_s68 (
    .SUM(n801_69_SUM),
    .COUT(n801_92),
    .I0(i_minus_i_pivot_reg[20]),
    .I1(samples_after_Z[20]),
    .I3(GND),
    .CIN(n801_90) 
);
defparam n801_s68.ALU_MODE=1;
  ALU n801_s69 (
    .SUM(n801_70_SUM),
    .COUT(n801_94),
    .I0(i_minus_i_pivot_reg[21]),
    .I1(samples_after_Z[21]),
    .I3(GND),
    .CIN(n801_92) 
);
defparam n801_s69.ALU_MODE=1;
  ALU n803_s44 (
    .SUM(n803_45_SUM),
    .COUT(n803_48),
    .I0(VCC),
    .I1(samples_after_adjusted[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n803_s44.ALU_MODE=1;
  ALU n803_s45 (
    .SUM(n803_46_SUM),
    .COUT(n803_50),
    .I0(i[1]),
    .I1(samples_after_adjusted[1]),
    .I3(GND),
    .CIN(n803_48) 
);
defparam n803_s45.ALU_MODE=1;
  ALU n803_s46 (
    .SUM(n803_47_SUM),
    .COUT(n803_52),
    .I0(i[2]),
    .I1(samples_after_adjusted[2]),
    .I3(GND),
    .CIN(n803_50) 
);
defparam n803_s46.ALU_MODE=1;
  ALU n803_s47 (
    .SUM(n803_48_SUM),
    .COUT(n803_54),
    .I0(i[3]),
    .I1(samples_after_adjusted[3]),
    .I3(GND),
    .CIN(n803_52) 
);
defparam n803_s47.ALU_MODE=1;
  ALU n803_s48 (
    .SUM(n803_49_SUM),
    .COUT(n803_56),
    .I0(i[4]),
    .I1(samples_after_adjusted[4]),
    .I3(GND),
    .CIN(n803_54) 
);
defparam n803_s48.ALU_MODE=1;
  ALU n803_s49 (
    .SUM(n803_50_SUM),
    .COUT(n803_58),
    .I0(i[5]),
    .I1(samples_after_adjusted[5]),
    .I3(GND),
    .CIN(n803_56) 
);
defparam n803_s49.ALU_MODE=1;
  ALU n803_s50 (
    .SUM(n803_51_SUM),
    .COUT(n803_60),
    .I0(i[6]),
    .I1(samples_after_adjusted[6]),
    .I3(GND),
    .CIN(n803_58) 
);
defparam n803_s50.ALU_MODE=1;
  ALU n803_s51 (
    .SUM(n803_52_SUM),
    .COUT(n803_62),
    .I0(i[7]),
    .I1(samples_after_adjusted[7]),
    .I3(GND),
    .CIN(n803_60) 
);
defparam n803_s51.ALU_MODE=1;
  ALU n803_s52 (
    .SUM(n803_53_SUM),
    .COUT(n803_64),
    .I0(i[8]),
    .I1(samples_after_adjusted[8]),
    .I3(GND),
    .CIN(n803_62) 
);
defparam n803_s52.ALU_MODE=1;
  ALU n803_s53 (
    .SUM(n803_54_SUM),
    .COUT(n803_66),
    .I0(i[9]),
    .I1(samples_after_adjusted[9]),
    .I3(GND),
    .CIN(n803_64) 
);
defparam n803_s53.ALU_MODE=1;
  ALU n803_s54 (
    .SUM(n803_55_SUM),
    .COUT(n803_68),
    .I0(i[10]),
    .I1(samples_after_adjusted[10]),
    .I3(GND),
    .CIN(n803_66) 
);
defparam n803_s54.ALU_MODE=1;
  ALU n803_s55 (
    .SUM(n803_56_SUM),
    .COUT(n803_70),
    .I0(i[11]),
    .I1(samples_after_adjusted[11]),
    .I3(GND),
    .CIN(n803_68) 
);
defparam n803_s55.ALU_MODE=1;
  ALU n803_s56 (
    .SUM(n803_57_SUM),
    .COUT(n803_72),
    .I0(i[12]),
    .I1(samples_after_adjusted[12]),
    .I3(GND),
    .CIN(n803_70) 
);
defparam n803_s56.ALU_MODE=1;
  ALU n803_s57 (
    .SUM(n803_58_SUM),
    .COUT(n803_74),
    .I0(i[13]),
    .I1(samples_after_adjusted[13]),
    .I3(GND),
    .CIN(n803_72) 
);
defparam n803_s57.ALU_MODE=1;
  ALU n803_s58 (
    .SUM(n803_59_SUM),
    .COUT(n803_76),
    .I0(i[14]),
    .I1(samples_after_adjusted[14]),
    .I3(GND),
    .CIN(n803_74) 
);
defparam n803_s58.ALU_MODE=1;
  ALU n803_s59 (
    .SUM(n803_60_SUM),
    .COUT(n803_78),
    .I0(i[15]),
    .I1(samples_after_adjusted[15]),
    .I3(GND),
    .CIN(n803_76) 
);
defparam n803_s59.ALU_MODE=1;
  ALU n803_s60 (
    .SUM(n803_61_SUM),
    .COUT(n803_80),
    .I0(i[16]),
    .I1(samples_after_adjusted[16]),
    .I3(GND),
    .CIN(n803_78) 
);
defparam n803_s60.ALU_MODE=1;
  ALU n803_s61 (
    .SUM(n803_62_SUM),
    .COUT(n803_82),
    .I0(i[17]),
    .I1(samples_after_adjusted[17]),
    .I3(GND),
    .CIN(n803_80) 
);
defparam n803_s61.ALU_MODE=1;
  ALU n803_s62 (
    .SUM(n803_63_SUM),
    .COUT(n803_84),
    .I0(i[18]),
    .I1(samples_after_adjusted[18]),
    .I3(GND),
    .CIN(n803_82) 
);
defparam n803_s62.ALU_MODE=1;
  ALU n803_s63 (
    .SUM(n803_64_SUM),
    .COUT(n803_86),
    .I0(i[19]),
    .I1(samples_after_adjusted[19]),
    .I3(GND),
    .CIN(n803_84) 
);
defparam n803_s63.ALU_MODE=1;
  ALU n803_s64 (
    .SUM(n803_65_SUM),
    .COUT(n803_88),
    .I0(i[20]),
    .I1(samples_after_adjusted[20]),
    .I3(GND),
    .CIN(n803_86) 
);
defparam n803_s64.ALU_MODE=1;
  ALU n803_s65 (
    .SUM(n803_66_SUM),
    .COUT(n803_90),
    .I0(i[21]),
    .I1(samples_after_adjusted[21]),
    .I3(GND),
    .CIN(n803_88) 
);
defparam n803_s65.ALU_MODE=1;
  ALU i_minus_i_pivot_0_s (
    .SUM(i_minus_i_pivot[0]),
    .COUT(i_minus_i_pivot_0_3),
    .I0(i[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam i_minus_i_pivot_0_s.ALU_MODE=1;
  ALU i_minus_i_pivot_1_s (
    .SUM(i_minus_i_pivot[1]),
    .COUT(i_minus_i_pivot_1_3),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(i_minus_i_pivot_0_3) 
);
defparam i_minus_i_pivot_1_s.ALU_MODE=1;
  ALU i_minus_i_pivot_2_s (
    .SUM(i_minus_i_pivot[2]),
    .COUT(i_minus_i_pivot_2_3),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(i_minus_i_pivot_1_3) 
);
defparam i_minus_i_pivot_2_s.ALU_MODE=1;
  ALU i_minus_i_pivot_3_s (
    .SUM(i_minus_i_pivot[3]),
    .COUT(i_minus_i_pivot_3_3),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(i_minus_i_pivot_2_3) 
);
defparam i_minus_i_pivot_3_s.ALU_MODE=1;
  ALU i_minus_i_pivot_4_s (
    .SUM(i_minus_i_pivot[4]),
    .COUT(i_minus_i_pivot_4_3),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(i_minus_i_pivot_3_3) 
);
defparam i_minus_i_pivot_4_s.ALU_MODE=1;
  ALU i_minus_i_pivot_5_s (
    .SUM(i_minus_i_pivot[5]),
    .COUT(i_minus_i_pivot_5_3),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(i_minus_i_pivot_4_3) 
);
defparam i_minus_i_pivot_5_s.ALU_MODE=1;
  ALU i_minus_i_pivot_6_s (
    .SUM(i_minus_i_pivot[6]),
    .COUT(i_minus_i_pivot_6_3),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(i_minus_i_pivot_5_3) 
);
defparam i_minus_i_pivot_6_s.ALU_MODE=1;
  ALU i_minus_i_pivot_7_s (
    .SUM(i_minus_i_pivot[7]),
    .COUT(i_minus_i_pivot_7_3),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(i_minus_i_pivot_6_3) 
);
defparam i_minus_i_pivot_7_s.ALU_MODE=1;
  ALU i_minus_i_pivot_8_s (
    .SUM(i_minus_i_pivot[8]),
    .COUT(i_minus_i_pivot_8_3),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(i_minus_i_pivot_7_3) 
);
defparam i_minus_i_pivot_8_s.ALU_MODE=1;
  ALU i_minus_i_pivot_9_s (
    .SUM(i_minus_i_pivot[9]),
    .COUT(i_minus_i_pivot_9_3),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(i_minus_i_pivot_8_3) 
);
defparam i_minus_i_pivot_9_s.ALU_MODE=1;
  ALU i_minus_i_pivot_10_s (
    .SUM(i_minus_i_pivot[10]),
    .COUT(i_minus_i_pivot_10_3),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(i_minus_i_pivot_9_3) 
);
defparam i_minus_i_pivot_10_s.ALU_MODE=1;
  ALU i_minus_i_pivot_11_s (
    .SUM(i_minus_i_pivot[11]),
    .COUT(i_minus_i_pivot_11_3),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(i_minus_i_pivot_10_3) 
);
defparam i_minus_i_pivot_11_s.ALU_MODE=1;
  ALU i_minus_i_pivot_12_s (
    .SUM(i_minus_i_pivot[12]),
    .COUT(i_minus_i_pivot_12_3),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(i_minus_i_pivot_11_3) 
);
defparam i_minus_i_pivot_12_s.ALU_MODE=1;
  ALU i_minus_i_pivot_13_s (
    .SUM(i_minus_i_pivot[13]),
    .COUT(i_minus_i_pivot_13_3),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(i_minus_i_pivot_12_3) 
);
defparam i_minus_i_pivot_13_s.ALU_MODE=1;
  ALU i_minus_i_pivot_14_s (
    .SUM(i_minus_i_pivot[14]),
    .COUT(i_minus_i_pivot_14_3),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(i_minus_i_pivot_13_3) 
);
defparam i_minus_i_pivot_14_s.ALU_MODE=1;
  ALU i_minus_i_pivot_15_s (
    .SUM(i_minus_i_pivot[15]),
    .COUT(i_minus_i_pivot_15_3),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(i_minus_i_pivot_14_3) 
);
defparam i_minus_i_pivot_15_s.ALU_MODE=1;
  ALU i_minus_i_pivot_16_s (
    .SUM(i_minus_i_pivot[16]),
    .COUT(i_minus_i_pivot_16_3),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(i_minus_i_pivot_15_3) 
);
defparam i_minus_i_pivot_16_s.ALU_MODE=1;
  ALU i_minus_i_pivot_17_s (
    .SUM(i_minus_i_pivot[17]),
    .COUT(i_minus_i_pivot_17_3),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(i_minus_i_pivot_16_3) 
);
defparam i_minus_i_pivot_17_s.ALU_MODE=1;
  ALU i_minus_i_pivot_18_s (
    .SUM(i_minus_i_pivot[18]),
    .COUT(i_minus_i_pivot_18_3),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(i_minus_i_pivot_17_3) 
);
defparam i_minus_i_pivot_18_s.ALU_MODE=1;
  ALU i_minus_i_pivot_19_s (
    .SUM(i_minus_i_pivot[19]),
    .COUT(i_minus_i_pivot_19_3),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(i_minus_i_pivot_18_3) 
);
defparam i_minus_i_pivot_19_s.ALU_MODE=1;
  ALU i_minus_i_pivot_20_s (
    .SUM(i_minus_i_pivot[20]),
    .COUT(i_minus_i_pivot_20_3),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(i_minus_i_pivot_19_3) 
);
defparam i_minus_i_pivot_20_s.ALU_MODE=1;
  ALU n568_s (
    .SUM(n568_2),
    .COUT(n568_3),
    .I0(i[0]),
    .I1(samples_before_Z[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n568_s.ALU_MODE=1;
  ALU n567_s (
    .SUM(n567_2),
    .COUT(n567_3),
    .I0(i[1]),
    .I1(samples_before_Z[3]),
    .I3(GND),
    .CIN(n568_3) 
);
defparam n567_s.ALU_MODE=1;
  ALU n566_s (
    .SUM(n566_2),
    .COUT(n566_3),
    .I0(i[2]),
    .I1(samples_before_Z[4]),
    .I3(GND),
    .CIN(n567_3) 
);
defparam n566_s.ALU_MODE=1;
  ALU n565_s (
    .SUM(n565_2),
    .COUT(n565_3),
    .I0(i[3]),
    .I1(samples_before_Z[5]),
    .I3(GND),
    .CIN(n566_3) 
);
defparam n565_s.ALU_MODE=1;
  ALU n564_s (
    .SUM(n564_2),
    .COUT(n564_3),
    .I0(i[4]),
    .I1(samples_before_Z[6]),
    .I3(GND),
    .CIN(n565_3) 
);
defparam n564_s.ALU_MODE=1;
  ALU n563_s (
    .SUM(n563_2),
    .COUT(n563_3),
    .I0(i[5]),
    .I1(samples_before_Z[7]),
    .I3(GND),
    .CIN(n564_3) 
);
defparam n563_s.ALU_MODE=1;
  ALU n562_s (
    .SUM(n562_2),
    .COUT(n562_3),
    .I0(i[6]),
    .I1(samples_before_Z[8]),
    .I3(GND),
    .CIN(n563_3) 
);
defparam n562_s.ALU_MODE=1;
  ALU n561_s (
    .SUM(n561_2),
    .COUT(n561_3),
    .I0(i[7]),
    .I1(samples_before_Z[9]),
    .I3(GND),
    .CIN(n562_3) 
);
defparam n561_s.ALU_MODE=1;
  ALU n560_s (
    .SUM(n560_2),
    .COUT(n560_3),
    .I0(i[8]),
    .I1(samples_before_Z[10]),
    .I3(GND),
    .CIN(n561_3) 
);
defparam n560_s.ALU_MODE=1;
  ALU n559_s (
    .SUM(n559_2),
    .COUT(n559_3),
    .I0(i[9]),
    .I1(samples_before_Z[11]),
    .I3(GND),
    .CIN(n560_3) 
);
defparam n559_s.ALU_MODE=1;
  ALU n558_s (
    .SUM(n558_2),
    .COUT(n558_3),
    .I0(i[10]),
    .I1(samples_before_Z[12]),
    .I3(GND),
    .CIN(n559_3) 
);
defparam n558_s.ALU_MODE=1;
  ALU n557_s (
    .SUM(n557_2),
    .COUT(n557_3),
    .I0(i[11]),
    .I1(samples_before_Z[13]),
    .I3(GND),
    .CIN(n558_3) 
);
defparam n557_s.ALU_MODE=1;
  ALU n556_s (
    .SUM(n556_2),
    .COUT(n556_3),
    .I0(i[12]),
    .I1(samples_before_Z[14]),
    .I3(GND),
    .CIN(n557_3) 
);
defparam n556_s.ALU_MODE=1;
  ALU n555_s (
    .SUM(n555_2),
    .COUT(n555_3),
    .I0(i[13]),
    .I1(samples_before_Z[15]),
    .I3(GND),
    .CIN(n556_3) 
);
defparam n555_s.ALU_MODE=1;
  ALU n554_s (
    .SUM(n554_2),
    .COUT(n554_3),
    .I0(i[14]),
    .I1(samples_before_Z[16]),
    .I3(GND),
    .CIN(n555_3) 
);
defparam n554_s.ALU_MODE=1;
  ALU n553_s (
    .SUM(n553_2),
    .COUT(n553_3),
    .I0(i[15]),
    .I1(samples_before_Z[17]),
    .I3(GND),
    .CIN(n554_3) 
);
defparam n553_s.ALU_MODE=1;
  ALU n552_s (
    .SUM(n552_2),
    .COUT(n552_3),
    .I0(i[16]),
    .I1(samples_before_Z[18]),
    .I3(GND),
    .CIN(n553_3) 
);
defparam n552_s.ALU_MODE=1;
  ALU n551_s (
    .SUM(n551_2),
    .COUT(n551_3),
    .I0(i[17]),
    .I1(samples_before_Z[19]),
    .I3(GND),
    .CIN(n552_3) 
);
defparam n551_s.ALU_MODE=1;
  ALU n550_s (
    .SUM(n550_2),
    .COUT(n550_3),
    .I0(i[18]),
    .I1(samples_before_Z[20]),
    .I3(GND),
    .CIN(n551_3) 
);
defparam n550_s.ALU_MODE=1;
  ALU n549_s (
    .SUM(n549_2),
    .COUT(n549_3),
    .I0(i[19]),
    .I1(samples_before_Z[21]),
    .I3(GND),
    .CIN(n550_3) 
);
defparam n549_s.ALU_MODE=1;
  ALU n548_s (
    .SUM(n548_2),
    .COUT(n548_3),
    .I0(i[20]),
    .I1(samples_before_Z[22]),
    .I3(GND),
    .CIN(n549_3) 
);
defparam n548_s.ALU_MODE=1;
  ALU n547_s (
    .SUM(n547_2),
    .COUT(n547_0_COUT),
    .I0(i[21]),
    .I1(samples_before_Z[23]),
    .I3(GND),
    .CIN(n548_3) 
);
defparam n547_s.ALU_MODE=1;
  ALU n797_s (
    .SUM(n797_2),
    .COUT(n797_3),
    .I0(samples_after_Z[2]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n797_s.ALU_MODE=0;
  ALU n796_s (
    .SUM(n796_2),
    .COUT(n796_3),
    .I0(samples_after_Z[3]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n797_3) 
);
defparam n796_s.ALU_MODE=0;
  ALU n795_s (
    .SUM(n795_2),
    .COUT(n795_3),
    .I0(samples_after_Z[4]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n796_3) 
);
defparam n795_s.ALU_MODE=0;
  ALU n794_s (
    .SUM(n794_2),
    .COUT(n794_3),
    .I0(samples_after_Z[5]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n795_3) 
);
defparam n794_s.ALU_MODE=0;
  ALU n793_s (
    .SUM(n793_2),
    .COUT(n793_3),
    .I0(samples_after_Z[6]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n794_3) 
);
defparam n793_s.ALU_MODE=0;
  ALU n792_s (
    .SUM(n792_2),
    .COUT(n792_3),
    .I0(samples_after_Z[7]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n793_3) 
);
defparam n792_s.ALU_MODE=0;
  ALU n791_s (
    .SUM(n791_2),
    .COUT(n791_3),
    .I0(samples_after_Z[8]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n792_3) 
);
defparam n791_s.ALU_MODE=0;
  ALU n790_s (
    .SUM(n790_2),
    .COUT(n790_3),
    .I0(samples_after_Z[9]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n791_3) 
);
defparam n790_s.ALU_MODE=0;
  ALU n789_s (
    .SUM(n789_2),
    .COUT(n789_3),
    .I0(samples_after_Z[10]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n790_3) 
);
defparam n789_s.ALU_MODE=0;
  ALU n788_s (
    .SUM(n788_2),
    .COUT(n788_3),
    .I0(samples_after_Z[11]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n789_3) 
);
defparam n788_s.ALU_MODE=0;
  ALU n787_s (
    .SUM(n787_2),
    .COUT(n787_3),
    .I0(samples_after_Z[12]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n788_3) 
);
defparam n787_s.ALU_MODE=0;
  ALU n786_s (
    .SUM(n786_2),
    .COUT(n786_3),
    .I0(samples_after_Z[13]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n787_3) 
);
defparam n786_s.ALU_MODE=0;
  ALU n785_s (
    .SUM(n785_2),
    .COUT(n785_3),
    .I0(samples_after_Z[14]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n786_3) 
);
defparam n785_s.ALU_MODE=0;
  ALU n784_s (
    .SUM(n784_2),
    .COUT(n784_3),
    .I0(samples_after_Z[15]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n785_3) 
);
defparam n784_s.ALU_MODE=0;
  ALU n783_s (
    .SUM(n783_2),
    .COUT(n783_3),
    .I0(samples_after_Z[16]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n784_3) 
);
defparam n783_s.ALU_MODE=0;
  ALU n782_s (
    .SUM(n782_2),
    .COUT(n782_3),
    .I0(samples_after_Z[17]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n783_3) 
);
defparam n782_s.ALU_MODE=0;
  ALU n781_s (
    .SUM(n781_2),
    .COUT(n781_3),
    .I0(samples_after_Z[18]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n782_3) 
);
defparam n781_s.ALU_MODE=0;
  ALU n780_s (
    .SUM(n780_2),
    .COUT(n780_3),
    .I0(samples_after_Z[19]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n781_3) 
);
defparam n780_s.ALU_MODE=0;
  ALU n779_s (
    .SUM(n779_2),
    .COUT(n779_3),
    .I0(samples_after_Z[20]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n780_3) 
);
defparam n779_s.ALU_MODE=0;
  ALU n778_s (
    .SUM(n778_2),
    .COUT(n778_3),
    .I0(samples_after_Z[21]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n779_3) 
);
defparam n778_s.ALU_MODE=0;
  ALU n777_s (
    .SUM(n777_2),
    .COUT(n777_3),
    .I0(samples_after_Z[22]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n778_3) 
);
defparam n777_s.ALU_MODE=0;
  INV n333_s2 (
    .O(n333_5),
    .I(d_flag_acq) 
);
  INV start_acquisition_s3 (
    .O(start_acquisition_7),
    .I(flag_acq_Z) 
);
  INV n331_s2 (
    .O(n331_5),
    .I(d_com_start) 
);
  INV quad_start_mcu_s3 (
    .O(quad_start_mcu_7),
    .I(com_start) 
);
  gowin_rpll clk2 (
    .sys_clk_d(sys_clk_d),
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d)
);
  psram initialize (
    .clk_PSRAM(clk_PSRAM),
    .quad_start_mcu(quad_start_mcu),
    .burst_mode(burst_mode),
    .stop_acquisition(stop_acquisition),
    .fifo_empty(fifo_empty),
    .address(address[22:1]),
    .read_write(read_write[1:0]),
    .mem_sio_3_in(mem_sio_3_in[3:0]),
    .qpi_on_Z(qpi_on_Z),
    .n196_13(n196_13),
    .mem_clk_enabled_d(mem_clk_enabled_d),
    .fifo_rd_Z(fifo_rd_Z),
    .next_write_Z(next_write_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .mem_sio_0_5(mem_sio_0_5),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .n29_8(n29_8),
    .mem_sio_0_5_2(mem_sio_0_5_12),
    .n28_6_3(n28_6_13),
    .n27_6_4(n27_6_14),
    .n26_6_5(n26_6_15),
    .n29_8_6(n29_8_16),
    .mem_sio_0_5_7(mem_sio_0_5_17),
    .n28_6_8(n28_6_18),
    .n27_6_9(n27_6_19),
    .n26_6_10(n26_6_20),
    .n29_8_11(n29_8_21),
    .data_out_3(data_out_3[15:0])
);
  uart UART1 (
    .uart_rx_d(uart_rx_d),
    .clk_PSRAM(clk_PSRAM),
    .send_uart(send_uart),
    .read(read[15:0]),
    .flag_acq_Z(flag_acq_Z),
    .UART_finished(UART_finished),
    .uart_tx_d(uart_tx_d),
    .trigger_Z(trigger_Z[7:0]),
    .threshold_Z(threshold_Z[12:0]),
    .samples_after_Z(samples_after_Z[23:0]),
    .samples_before_Z(samples_before_Z[23:2])
);
  ping_pong_buffer PP_post_process (
    .write_clk_PP(write_clk_PP),
    .clk_PSRAM(clk_PSRAM),
    .rst_PP(rst_PP),
    .read_clk_PP(read_clk_PP),
    .en_read_PP(en_read_PP),
    .en_write_PP(en_write_PP),
    .stop_PP_Z(stop_PP_Z),
    .read_cmp_Z(read_cmp_Z),
    .n464_4(n464_4),
    .write_pointer_6_11(write_pointer_6_11)
);
  adc_module ADC_submodule (
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d),
    .stop_acquisition(stop_acquisition),
    .adc_out_d(adc_out_d[11:0]),
    .process(process[2:0]),
    .fifo_wr(fifo_wr),
    .adc_data_Z(adc_data_Z[11:0])
);
  fifo_adc fifo_inst (
    .clk_PSRAM(clk_PSRAM),
    .fifo_wr(fifo_wr),
    .fifo_rst(fifo_rst),
    .fifo_rd_Z(fifo_rd_Z),
    .adc_data_Z(adc_data_Z[11:0]),
    .fifo_empty(fifo_empty),
    .fifo_out(fifo_out[11:0])
);
  sync_debouncer debuttonA (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TOP */
