#RUN: llc %s -mcpu=a64fx -ffj-swp -start-before=aarch64-swpipeliner -swpl-debug-dump-mir=8  -o /dev/null 2>&1 | FileCheck %s

#CHECK:** TransformedMIRInfo begin **
#CHECK:originalDoVReg:%2
#CHECK:originalDoInitVar:%8
#CHECK:doVReg:%44
#CHECK:iterationInterval:10
#CHECK:minimumIterationInterval:3
#CHECK:coefficient: 1
#CHECK:minConstant: 0
#CHECK:expansion: 5
#CHECK:nVersions: 3
#CHECK:nCopies: 5
#CHECK:requiredKernelIteration: 5
#CHECK:prologEndIndx: 160
#CHECK:kernelEndIndx: 400
#CHECK:epilogEndIndx: 560
#CHECK:isIterationCountConstant: 1
#CHECK:doVRegInitialValue: 5
#CHECK:originalKernelIteration: 5
#CHECK:transformedKernelIteration: 1
#CHECK:transformedModIteration: 0
#CHECK:updateDoVRegMI:%16:gpr64 = SUBSXri %2:gpr64sp, 1, 0, implicit-def $nzcv
#CHECK:branchDoVRegMI:Bcc 1, %bb.10, implicit $nzcv
#CHECK:branchDoVRegMIKernel:Bcc 10, %bb.2, implicit $nzcv
#CHECK:OrgPreHeader: %bb.0
#CHECK:Check1: %bb.5
#CHECK:Prolog: %bb.6
#CHECK:OrgBody: %bb.2
#CHECK:Epilog: %bb.7
#CHECK:NewPreHeader: %bb.9
#CHECK:Check2: %bb.8
#CHECK:NewBody: %bb.10
#CHECK:NewExit: %bb.11
#CHECK:OrgExit: %bb.1
#CHECK:mis:
#CHECK:** TransformedMIRInfo end   **
#CHECK:target loop:Loop at depth 1 containing: %bb.2<header><exiting>
#CHECK:LAST:
#CHECK:bb.0 (%ir-block.0):
#CHECK:  successors: %bb.6(0x80000000); %bb.6(100.00%)
#CHECK:  %7:fpr32 = FMOVS0
#CHECK:  %9:gpr64all = COPY $xzr
#CHECK:  %6:gpr64all = COPY %9:gpr64all
#CHECK:  %10:gpr32 = MOVi32imm 5
#CHECK:  %8:gpr64all = SUBREG_TO_REG 0, killed %10:gpr32, %subreg.sub_32
#CHECK:  %11:gpr64common = MOVaddr target-flags(aarch64-page) @B, target-flags(aarch64-pageoff, aarch64-nc) @B
#CHECK:  %14:gpr64common = MOVaddr target-flags(aarch64-page) @A, target-flags(aarch64-pageoff, aarch64-nc) @A
#CHECK:  B %bb.6
#CHECK:bb.1 (%ir-block.1):
#CHECK:; predecessors: %bb.11
#CHECK:  $s0 = COPY %52:fpr32
#CHECK:  RET_ReallyLR implicit $s0
#CHECK:bb.6 (%ir-block.2):
#CHECK:; predecessors: %bb.0
#CHECK:  successors: %bb.2(0x80000000); %bb.2(100.00%)
#CHECK:  %17:gpr64common = COPY %6:gpr64all
#CHECK:  %18:fpr32 = COPY %7:fpr32
#CHECK:  %19:gpr64sp = COPY %8:gpr64all
#CHECK:  %28:gpr64common = COPY %17:gpr64common
#CHECK:  %34:fpr32 = COPY %18:fpr32
#CHECK:  %42:gpr64sp = COPY %19:gpr64sp
#CHECK:  %27:fpr32 = LDRSroX %11:gpr64common, %28:gpr64common, 0, 0 :: (load (s32) from %ir.uglygep23, !tbaa !2)
#CHECK:  %37:gpr64sp = nuw nsw ADDXri %28:gpr64common, 4, 0
#CHECK:  %39:gpr64all = COPY %37:gpr64sp
#CHECK:  %31:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %27:fpr32, %27:fpr32
#CHECK:  %29:gpr64common = COPY %39:gpr64all
#CHECK:  %20:fpr32 = LDRSroX %11:gpr64common, %29:gpr64common, 0, 0 :: (load (s32) from %ir.uglygep23, !tbaa !2)
#CHECK:bb.2 (%ir-block.2):
#CHECK:; predecessors: %bb.6
#CHECK:  successors: %bb.7(0x04000000); %bb.7(3.12%)
#CHECK:  %82:gpr64common = PHI %28:gpr64common, %bb.6
#CHECK:  %92:fpr32 = PHI %31:fpr32, %bb.6
#CHECK:  %94:gpr64common = PHI %29:gpr64common, %bb.6
#CHECK:  %96:fpr32 = PHI %20:fpr32, %bb.6
#CHECK:  %100:gpr64sp = PHI %42:gpr64sp, %bb.6
#CHECK:  %102:fpr32 = PHI %34:fpr32, %bb.6
#CHECK:  %67:gpr64sp = nuw nsw ADDXri %94:gpr64common, 4, 0
#CHECK:  %68:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %92:fpr32, %102:fpr32
#CHECK:  %69:gpr64all = COPY %67:gpr64sp
#CHECK:  %70:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %96:fpr32, %96:fpr32
#CHECK:  %71:gpr64common = COPY %69:gpr64all
#CHECK:  %72:fpr32 = LDRSroX %11:gpr64common, %71:gpr64common, 0, 0 :: (load (s32) from %ir.uglygep23, !tbaa !2)
#CHECK:  %73:gpr64 = SUBSXri %100:gpr64sp, 1, 0, implicit-def $nzcv
#CHECK:  STRSroX %92:fpr32, %14:gpr64common, %82:gpr64common, 0, 0 :: (store (s32) into %ir.uglygep1, !tbaa !2)
#CHECK:  %74:gpr64all = COPY %73:gpr64
#CHECK:  %75:gpr64sp = COPY %74:gpr64all
#CHECK:  %76:fpr32 = COPY %68:fpr32
#CHECK:  %77:gpr64sp = nuw nsw ADDXri %71:gpr64common, 4, 0
#CHECK:  %78:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %70:fpr32, %76:fpr32
#CHECK:  %79:gpr64all = COPY %77:gpr64sp
#CHECK:  %80:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %72:fpr32, %72:fpr32
#CHECK:  %81:gpr64common = COPY %79:gpr64all
#CHECK:  %83:fpr32 = LDRSroX %11:gpr64common, %81:gpr64common, 0, 0 :: (load (s32) from %ir.uglygep23, !tbaa !2)
#CHECK:  %84:gpr64 = SUBSXri %75:gpr64sp, 1, 0, implicit-def $nzcv
#CHECK:  STRSroX %70:fpr32, %14:gpr64common, %94:gpr64common, 0, 0 :: (store (s32) into %ir.uglygep1, !tbaa !2)
#CHECK:  %85:gpr64all = COPY %84:gpr64
#CHECK:  %86:gpr64sp = COPY %85:gpr64all
#CHECK:  %87:fpr32 = COPY %78:fpr32
#CHECK:  %88:gpr64sp = nuw nsw ADDXri %81:gpr64common, 4, 0
#CHECK:  %89:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %80:fpr32, %87:fpr32
#CHECK:  %90:gpr64all = COPY %88:gpr64sp
#CHECK:  %91:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %83:fpr32, %83:fpr32
#CHECK:  %93:gpr64common = COPY %90:gpr64all
#CHECK:  %95:fpr32 = LDRSroX %11:gpr64common, %93:gpr64common, 0, 0 :: (load (s32) from %ir.uglygep23, !tbaa !2)
#CHECK:  %97:gpr64 = SUBSXri %86:gpr64sp, 1, 0, implicit-def $nzcv
#CHECK:  STRSroX %80:fpr32, %14:gpr64common, %71:gpr64common, 0, 0 :: (store (s32) into %ir.uglygep1, !tbaa !2)
#CHECK:  %98:gpr64all = COPY %97:gpr64
#CHECK:  %99:gpr64sp = COPY %98:gpr64all
#CHECK:  %101:fpr32 = COPY %89:fpr32
#CHECK:  %103:gpr64sp = COPY %97:gpr64
#CHECK:  $xzr = SUBSXri %103:gpr64sp, 5, 0, implicit-def $nzcv
#CHECK:bb.7 (%ir-block.2):
#CHECK:; predecessors: %bb.2
#CHECK:  successors: %bb.9(0x80000000); %bb.9(100.00%)
#CHECK:  %53:gpr64sp = nuw nsw ADDXri %93:gpr64common, 4, 0
#CHECK:  %54:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %91:fpr32, %101:fpr32
#CHECK:  %55:gpr64all = COPY %53:gpr64sp
#CHECK:  %56:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %95:fpr32, %95:fpr32
#CHECK:  %57:gpr64common = COPY %55:gpr64all
#CHECK:  %58:gpr64 = SUBSXri %99:gpr64sp, 1, 0, implicit-def $nzcv
#CHECK:  STRSroX %91:fpr32, %14:gpr64common, %81:gpr64common, 0, 0 :: (store (s32) into %ir.uglygep1, !tbaa !2)
#CHECK:  %59:gpr64all = COPY %58:gpr64
#CHECK:  %60:gpr64sp = COPY %59:gpr64all
#CHECK:  %61:fpr32 = COPY %54:fpr32
#CHECK:  %62:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %56:fpr32, %61:fpr32
#CHECK:  %63:gpr64 = SUBSXri %60:gpr64sp, 1, 0, implicit-def $nzcv
#CHECK:  STRSroX %56:fpr32, %14:gpr64common, %93:gpr64common, 0, 0 :: (store (s32) into %ir.uglygep1, !tbaa !2)
#CHECK:  %64:gpr64all = COPY %63:gpr64
#CHECK:  %65:gpr64sp = COPY %64:gpr64all
#CHECK:  %66:fpr32 = COPY %62:fpr32
#CHECK:bb.9 (%ir-block.2):
#CHECK:; predecessors: %bb.7
#CHECK:  successors: %bb.11(0x80000000); %bb.11(100.00%)
#CHECK:  %49:gpr64common = PHI %57:gpr64common, %bb.7
#CHECK:  %50:fpr32 = PHI %66:fpr32, %bb.7
#CHECK:  %51:gpr64sp = PHI %65:gpr64sp, %bb.7
#CHECK:bb.11 (%ir-block.2):
#CHECK:; predecessors: %bb.9
#CHECK:  successors: %bb.1(0x80000000); %bb.1(100.00%)
#CHECK:  %52:fpr32 = PHI %62:fpr32, %bb.9
#CHECK:  B %bb.1



--- |
  ; ModuleID = 'test3044-15.ll'
  source_filename = "test3044-15.c"
  target datalayout = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128"
  target triple = "aarch64-unknown-linux-gnu"
  
  @B = external dso_local local_unnamed_addr global [100 x float], align 4
  @A = external dso_local local_unnamed_addr global [100 x float], align 4
  
  ; Function Attrs: nofree norecurse nounwind
  define dso_local float @test3044() local_unnamed_addr #0 {
    call void @llvm.set.loop.iterations.i64(i64 5)
    br label %2
  
  1:                                                ; preds = %2
    ret float %7
  
  2:                                                ; preds = %2, %0
    %lsr.iv = phi i64 [ %lsr.iv.next, %2 ], [ 0, %0 ]
    %3 = phi float [ 0.000000e+00, %0 ], [ %7, %2 ]
    %4 = phi i64 [ 5, %0 ], [ %8, %2 ]
    %uglygep2 = getelementptr i8, i8* bitcast ([100 x float]* @B to i8*), i64 %lsr.iv
    %uglygep23 = bitcast i8* %uglygep2 to float*
    %5 = load float, float* %uglygep23, align 4, !tbaa !2
    %6 = fmul fast float %5, 2.000000e+00
    %uglygep = getelementptr i8, i8* bitcast ([100 x float]* @A to i8*), i64 %lsr.iv
    %uglygep1 = bitcast i8* %uglygep to float*
    store float %6, float* %uglygep1, align 4, !tbaa !2
    %7 = fadd fast float %6, %3
    %lsr.iv.next = add nuw nsw i64 %lsr.iv, 4
    %8 = call i64 @llvm.loop.decrement.reg.i64(i64 %4, i64 1)
    %9 = icmp ne i64 %8, 0
    br i1 %9, label %2, label %1, !llvm.loop !6
  }
  
  ; Function Attrs: noduplicate nounwind
  declare void @llvm.set.loop.iterations.i64(i64) #1
  
  ; Function Attrs: noduplicate nounwind
  declare i64 @llvm.loop.decrement.reg.i64(i64, i64) #1
  
  ; Function Attrs: nounwind
  declare void @llvm.stackprotector(i8*, i8**) #2
  
  attributes #0 = { nofree norecurse nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "frame-pointer"="non-leaf" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-infs-fp-math"="true" "no-jump-tables"="false" "no-nans-fp-math"="true" "no-signed-zeros-fp-math"="true" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="a64fx" "target-features"="+aes,+crc,+crypto,+fp-armv8,+fullfp16,+lse,+neon,+ras,+rdm,+sha2,+sve,+v8.2a" "unsafe-fp-math"="true" "use-soft-float"="false" }
  attributes #1 = { noduplicate nounwind }
  attributes #2 = { nounwind }
  
  !llvm.module.flags = !{!0}
  !llvm.ident = !{!1}
  
  !0 = !{i32 1, !"wchar_size", i32 4}
  !1 = !{!"clang version 11.0.0 "}
  !2 = !{!3, !3, i64 0}
  !3 = !{!"float", !4, i64 0}
  !4 = !{!"omnipotent char", !5, i64 0}
  !5 = !{!"Simple C/C++ TBAA"}
  !6 = distinct !{!6, !7}
  !7 = !{!"llvm.loop.unroll.disable"}

...
---
name:            test3044
alignment:       8
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
hasWinCFI:       false
registers:
  - { id: 0, class: gpr64common, preferred-register: '' }
  - { id: 1, class: fpr32, preferred-register: '' }
  - { id: 2, class: gpr64sp, preferred-register: '' }
  - { id: 3, class: fpr32, preferred-register: '' }
  - { id: 4, class: gpr64all, preferred-register: '' }
  - { id: 5, class: gpr64all, preferred-register: '' }
  - { id: 6, class: gpr64all, preferred-register: '' }
  - { id: 7, class: fpr32, preferred-register: '' }
  - { id: 8, class: gpr64all, preferred-register: '' }
  - { id: 9, class: gpr64all, preferred-register: '' }
  - { id: 10, class: gpr32, preferred-register: '' }
  - { id: 11, class: gpr64common, preferred-register: '' }
  - { id: 12, class: fpr32, preferred-register: '' }
  - { id: 13, class: fpr32, preferred-register: '' }
  - { id: 14, class: gpr64common, preferred-register: '' }
  - { id: 15, class: gpr64sp, preferred-register: '' }
  - { id: 16, class: gpr64, preferred-register: '' }
liveins:         []
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    1
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 0
  cvBytesOfCalleeSavedRegisters: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  localFrameSize:  0
  savePoint:       ''
  restorePoint:    ''
fixedStack:      []
stack:           []
callSites:       []
constants:       []
machineFunctionInfo: {}
body:             |
  bb.0 (%ir-block.0):
    successors: %bb.2(0x80000000)
  
    %7:fpr32 = FMOVS0
    %9:gpr64all = COPY $xzr
    %6:gpr64all = COPY %9
    %10:gpr32 = MOVi32imm 5
    %8:gpr64all = SUBREG_TO_REG 0, killed %10, %subreg.sub_32
    %11:gpr64common = MOVaddr target-flags(aarch64-page) @B, target-flags(aarch64-pageoff, aarch64-nc) @B
    %14:gpr64common = MOVaddr target-flags(aarch64-page) @A, target-flags(aarch64-pageoff, aarch64-nc) @A
    B %bb.2
  
  bb.1 (%ir-block.1):
    $s0 = COPY %3
    RET_ReallyLR implicit $s0
  
  bb.2 (%ir-block.2):
    successors: %bb.2(0x7c000000), %bb.1(0x04000000)
  
    %0:gpr64common = PHI %6, %bb.0, %4, %bb.2
    %1:fpr32 = PHI %7, %bb.0, %3, %bb.2
    %2:gpr64sp = PHI %8, %bb.0, %5, %bb.2
    %12:fpr32 = LDRSroX %11, %0, 0, 0 :: (load 4 from %ir.uglygep23, !tbaa !2)
    %13:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %12, %12
    STRSroX %13, %14, %0, 0, 0 :: (store 4 into %ir.uglygep1, !tbaa !2)
    %3:fpr32 = nnan ninf nsz arcp contract afn reassoc FADDSrr %13, %1
    %15:gpr64sp = nuw nsw ADDXri %0, 4, 0
    %4:gpr64all = COPY %15
    %16:gpr64 = SUBSXri %2, 1, 0, implicit-def $nzcv
    %5:gpr64all = COPY %16
    Bcc 1, %bb.2, implicit $nzcv
    B %bb.1

...
