{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554995549846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554995549855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 11:12:29 2019 " "Processing started: Thu Apr 11 11:12:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554995549855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554995549855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g90_lab3 -c g90_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g90_lab3 -c g90_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554995549855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554995551508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554995551508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_clock_divider-behaviour " "Found design unit 1: g90_clock_divider-behaviour" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554995569667 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_clock_divider " "Found entity 1: g90_clock_divider" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554995569667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554995569667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_lab1-behavioral " "Found design unit 1: g90_lab1-behavioral" {  } { { "g90_lab1.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_lab1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554995569683 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_lab1 " "Found entity 1: g90_lab1" {  } { { "g90_lab1.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_lab1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554995569683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554995569683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_multi_mode_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_multi_mode_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_multi_mode_counter-behaviour " "Found design unit 1: g90_multi_mode_counter-behaviour" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554995569694 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_multi_mode_counter " "Found entity 1: g90_multi_mode_counter" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554995569694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554995569694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_FSM-behaviour " "Found design unit 1: g90_FSM-behaviour" {  } { { "g90_FSM.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554995569703 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_FSM " "Found entity 1: g90_FSM" {  } { { "g90_FSM.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554995569703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554995569703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g90_multi_mode_counter " "Elaborating entity \"g90_multi_mode_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554995569774 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_clock g90_multi_mode_counter.vhd(50) " "VHDL Process Statement warning at g90_multi_mode_counter.vhd(50): inferring latch(es) for signal or variable \"enable_clock\", which holds its previous value in one or more paths through the process" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1554995569776 "|g90_multi_mode_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_clock g90_multi_mode_counter.vhd(50) " "Inferred latch for \"enable_clock\" at g90_multi_mode_counter.vhd(50)" {  } { { "g90_multi_mode_counter.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554995569777 "|g90_multi_mode_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g90_clock_divider g90_clock_divider:clock_divider " "Elaborating entity \"g90_clock_divider\" for hierarchy \"g90_clock_divider:clock_divider\"" {  } { { "g90_multi_mode_counter.vhd" "clock_divider" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554995569801 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[0\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[0\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569803 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[1\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[1\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[2\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[2\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[3\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[3\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[4\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[4\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[5\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[5\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[6\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[6\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[7\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[7\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[8\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[8\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[9\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[9\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[10\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[10\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[11\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[11\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[12\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[12\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[13\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[13\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[14\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[14\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[15\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[15\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[16\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[16\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[17\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[17\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "elapse\[18\] g90_clock_divider.vhd(33) " "Can't infer register for \"elapse\[18\]\" at g90_clock_divider.vhd(33) because it does not hold its value outside the clock edge" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1554995569805 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "g90_clock_divider:clock_divider " "Can't elaborate user hierarchy \"g90_clock_divider:clock_divider\"" {  } { { "g90_multi_mode_counter.vhd" "clock_divider" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_multi_mode_counter.vhd" 84 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554995569806 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554995570065 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 11 11:12:50 2019 " "Processing ended: Thu Apr 11 11:12:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554995570065 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554995570065 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554995570065 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554995570065 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554995570752 ""}
