
CANnon_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001348c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000093c  08013548  08013548  00014548  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013e84  08013e84  000152e4  2**0
                  CONTENTS
  4 .ARM          00000008  08013e84  08013e84  00014e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013e8c  08013e8c  000152e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013e8c  08013e8c  00014e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013e90  08013e90  00014e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e4  20000000  08013e94  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fc0  200002e4  08014178  000152e4  2**2
                  ALLOC
 10 ._user_heap_stack 00001404  200022a4  08014178  000162a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000152e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024301  00000000  00000000  0001530c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050a5  00000000  00000000  0003960d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ef8  00000000  00000000  0003e6b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001812  00000000  00000000  000405b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022ea2  00000000  00000000  00041dc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028547  00000000  00000000  00064c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce83b  00000000  00000000  0008d1ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015b9e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008490  00000000  00000000  0015ba2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00163ebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200002e4 	.word	0x200002e4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08013530 	.word	0x08013530

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200002e8 	.word	0x200002e8
 8000100:	08013530 	.word	0x08013530

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_uqi>:
 8000128:	b402      	push	{r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	5c09      	ldrb	r1, [r1, r0]
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	448e      	add	lr, r1
 8000136:	bc02      	pop	{r1}
 8000138:	4770      	bx	lr
 800013a:	46c0      	nop			@ (mov r8, r8)

0800013c <__gnu_thumb1_case_shi>:
 800013c:	b403      	push	{r0, r1}
 800013e:	4671      	mov	r1, lr
 8000140:	0849      	lsrs	r1, r1, #1
 8000142:	0040      	lsls	r0, r0, #1
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	5e09      	ldrsh	r1, [r1, r0]
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	448e      	add	lr, r1
 800014c:	bc03      	pop	{r0, r1}
 800014e:	4770      	bx	lr

08000150 <__udivsi3>:
 8000150:	2200      	movs	r2, #0
 8000152:	0843      	lsrs	r3, r0, #1
 8000154:	428b      	cmp	r3, r1
 8000156:	d374      	bcc.n	8000242 <__udivsi3+0xf2>
 8000158:	0903      	lsrs	r3, r0, #4
 800015a:	428b      	cmp	r3, r1
 800015c:	d35f      	bcc.n	800021e <__udivsi3+0xce>
 800015e:	0a03      	lsrs	r3, r0, #8
 8000160:	428b      	cmp	r3, r1
 8000162:	d344      	bcc.n	80001ee <__udivsi3+0x9e>
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d328      	bcc.n	80001bc <__udivsi3+0x6c>
 800016a:	0c03      	lsrs	r3, r0, #16
 800016c:	428b      	cmp	r3, r1
 800016e:	d30d      	bcc.n	800018c <__udivsi3+0x3c>
 8000170:	22ff      	movs	r2, #255	@ 0xff
 8000172:	0209      	lsls	r1, r1, #8
 8000174:	ba12      	rev	r2, r2
 8000176:	0c03      	lsrs	r3, r0, #16
 8000178:	428b      	cmp	r3, r1
 800017a:	d302      	bcc.n	8000182 <__udivsi3+0x32>
 800017c:	1212      	asrs	r2, r2, #8
 800017e:	0209      	lsls	r1, r1, #8
 8000180:	d065      	beq.n	800024e <__udivsi3+0xfe>
 8000182:	0b03      	lsrs	r3, r0, #12
 8000184:	428b      	cmp	r3, r1
 8000186:	d319      	bcc.n	80001bc <__udivsi3+0x6c>
 8000188:	e000      	b.n	800018c <__udivsi3+0x3c>
 800018a:	0a09      	lsrs	r1, r1, #8
 800018c:	0bc3      	lsrs	r3, r0, #15
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x46>
 8000192:	03cb      	lsls	r3, r1, #15
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b83      	lsrs	r3, r0, #14
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x52>
 800019e:	038b      	lsls	r3, r1, #14
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0b43      	lsrs	r3, r0, #13
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x5e>
 80001aa:	034b      	lsls	r3, r1, #13
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0b03      	lsrs	r3, r0, #12
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x6a>
 80001b6:	030b      	lsls	r3, r1, #12
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0ac3      	lsrs	r3, r0, #11
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x76>
 80001c2:	02cb      	lsls	r3, r1, #11
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a83      	lsrs	r3, r0, #10
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x82>
 80001ce:	028b      	lsls	r3, r1, #10
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	0a43      	lsrs	r3, r0, #9
 80001d6:	428b      	cmp	r3, r1
 80001d8:	d301      	bcc.n	80001de <__udivsi3+0x8e>
 80001da:	024b      	lsls	r3, r1, #9
 80001dc:	1ac0      	subs	r0, r0, r3
 80001de:	4152      	adcs	r2, r2
 80001e0:	0a03      	lsrs	r3, r0, #8
 80001e2:	428b      	cmp	r3, r1
 80001e4:	d301      	bcc.n	80001ea <__udivsi3+0x9a>
 80001e6:	020b      	lsls	r3, r1, #8
 80001e8:	1ac0      	subs	r0, r0, r3
 80001ea:	4152      	adcs	r2, r2
 80001ec:	d2cd      	bcs.n	800018a <__udivsi3+0x3a>
 80001ee:	09c3      	lsrs	r3, r0, #7
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xa8>
 80001f4:	01cb      	lsls	r3, r1, #7
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0983      	lsrs	r3, r0, #6
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xb4>
 8000200:	018b      	lsls	r3, r1, #6
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0943      	lsrs	r3, r0, #5
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xc0>
 800020c:	014b      	lsls	r3, r1, #5
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0903      	lsrs	r3, r0, #4
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xcc>
 8000218:	010b      	lsls	r3, r1, #4
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	08c3      	lsrs	r3, r0, #3
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xd8>
 8000224:	00cb      	lsls	r3, r1, #3
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	0883      	lsrs	r3, r0, #2
 800022c:	428b      	cmp	r3, r1
 800022e:	d301      	bcc.n	8000234 <__udivsi3+0xe4>
 8000230:	008b      	lsls	r3, r1, #2
 8000232:	1ac0      	subs	r0, r0, r3
 8000234:	4152      	adcs	r2, r2
 8000236:	0843      	lsrs	r3, r0, #1
 8000238:	428b      	cmp	r3, r1
 800023a:	d301      	bcc.n	8000240 <__udivsi3+0xf0>
 800023c:	004b      	lsls	r3, r1, #1
 800023e:	1ac0      	subs	r0, r0, r3
 8000240:	4152      	adcs	r2, r2
 8000242:	1a41      	subs	r1, r0, r1
 8000244:	d200      	bcs.n	8000248 <__udivsi3+0xf8>
 8000246:	4601      	mov	r1, r0
 8000248:	4152      	adcs	r2, r2
 800024a:	4610      	mov	r0, r2
 800024c:	4770      	bx	lr
 800024e:	e7ff      	b.n	8000250 <__udivsi3+0x100>
 8000250:	b501      	push	{r0, lr}
 8000252:	2000      	movs	r0, #0
 8000254:	f000 f8f0 	bl	8000438 <__aeabi_idiv0>
 8000258:	bd02      	pop	{r1, pc}
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__aeabi_uidivmod>:
 800025c:	2900      	cmp	r1, #0
 800025e:	d0f7      	beq.n	8000250 <__udivsi3+0x100>
 8000260:	e776      	b.n	8000150 <__udivsi3>
 8000262:	4770      	bx	lr

08000264 <__divsi3>:
 8000264:	4603      	mov	r3, r0
 8000266:	430b      	orrs	r3, r1
 8000268:	d47f      	bmi.n	800036a <__divsi3+0x106>
 800026a:	2200      	movs	r2, #0
 800026c:	0843      	lsrs	r3, r0, #1
 800026e:	428b      	cmp	r3, r1
 8000270:	d374      	bcc.n	800035c <__divsi3+0xf8>
 8000272:	0903      	lsrs	r3, r0, #4
 8000274:	428b      	cmp	r3, r1
 8000276:	d35f      	bcc.n	8000338 <__divsi3+0xd4>
 8000278:	0a03      	lsrs	r3, r0, #8
 800027a:	428b      	cmp	r3, r1
 800027c:	d344      	bcc.n	8000308 <__divsi3+0xa4>
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d328      	bcc.n	80002d6 <__divsi3+0x72>
 8000284:	0c03      	lsrs	r3, r0, #16
 8000286:	428b      	cmp	r3, r1
 8000288:	d30d      	bcc.n	80002a6 <__divsi3+0x42>
 800028a:	22ff      	movs	r2, #255	@ 0xff
 800028c:	0209      	lsls	r1, r1, #8
 800028e:	ba12      	rev	r2, r2
 8000290:	0c03      	lsrs	r3, r0, #16
 8000292:	428b      	cmp	r3, r1
 8000294:	d302      	bcc.n	800029c <__divsi3+0x38>
 8000296:	1212      	asrs	r2, r2, #8
 8000298:	0209      	lsls	r1, r1, #8
 800029a:	d065      	beq.n	8000368 <__divsi3+0x104>
 800029c:	0b03      	lsrs	r3, r0, #12
 800029e:	428b      	cmp	r3, r1
 80002a0:	d319      	bcc.n	80002d6 <__divsi3+0x72>
 80002a2:	e000      	b.n	80002a6 <__divsi3+0x42>
 80002a4:	0a09      	lsrs	r1, r1, #8
 80002a6:	0bc3      	lsrs	r3, r0, #15
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x4c>
 80002ac:	03cb      	lsls	r3, r1, #15
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b83      	lsrs	r3, r0, #14
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x58>
 80002b8:	038b      	lsls	r3, r1, #14
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0b43      	lsrs	r3, r0, #13
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x64>
 80002c4:	034b      	lsls	r3, r1, #13
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0b03      	lsrs	r3, r0, #12
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x70>
 80002d0:	030b      	lsls	r3, r1, #12
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0ac3      	lsrs	r3, r0, #11
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x7c>
 80002dc:	02cb      	lsls	r3, r1, #11
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a83      	lsrs	r3, r0, #10
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0x88>
 80002e8:	028b      	lsls	r3, r1, #10
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	0a43      	lsrs	r3, r0, #9
 80002f0:	428b      	cmp	r3, r1
 80002f2:	d301      	bcc.n	80002f8 <__divsi3+0x94>
 80002f4:	024b      	lsls	r3, r1, #9
 80002f6:	1ac0      	subs	r0, r0, r3
 80002f8:	4152      	adcs	r2, r2
 80002fa:	0a03      	lsrs	r3, r0, #8
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d301      	bcc.n	8000304 <__divsi3+0xa0>
 8000300:	020b      	lsls	r3, r1, #8
 8000302:	1ac0      	subs	r0, r0, r3
 8000304:	4152      	adcs	r2, r2
 8000306:	d2cd      	bcs.n	80002a4 <__divsi3+0x40>
 8000308:	09c3      	lsrs	r3, r0, #7
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xae>
 800030e:	01cb      	lsls	r3, r1, #7
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0983      	lsrs	r3, r0, #6
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xba>
 800031a:	018b      	lsls	r3, r1, #6
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0943      	lsrs	r3, r0, #5
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xc6>
 8000326:	014b      	lsls	r3, r1, #5
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xd2>
 8000332:	010b      	lsls	r3, r1, #4
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	08c3      	lsrs	r3, r0, #3
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xde>
 800033e:	00cb      	lsls	r3, r1, #3
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	0883      	lsrs	r3, r0, #2
 8000346:	428b      	cmp	r3, r1
 8000348:	d301      	bcc.n	800034e <__divsi3+0xea>
 800034a:	008b      	lsls	r3, r1, #2
 800034c:	1ac0      	subs	r0, r0, r3
 800034e:	4152      	adcs	r2, r2
 8000350:	0843      	lsrs	r3, r0, #1
 8000352:	428b      	cmp	r3, r1
 8000354:	d301      	bcc.n	800035a <__divsi3+0xf6>
 8000356:	004b      	lsls	r3, r1, #1
 8000358:	1ac0      	subs	r0, r0, r3
 800035a:	4152      	adcs	r2, r2
 800035c:	1a41      	subs	r1, r0, r1
 800035e:	d200      	bcs.n	8000362 <__divsi3+0xfe>
 8000360:	4601      	mov	r1, r0
 8000362:	4152      	adcs	r2, r2
 8000364:	4610      	mov	r0, r2
 8000366:	4770      	bx	lr
 8000368:	e05d      	b.n	8000426 <__divsi3+0x1c2>
 800036a:	0fca      	lsrs	r2, r1, #31
 800036c:	d000      	beq.n	8000370 <__divsi3+0x10c>
 800036e:	4249      	negs	r1, r1
 8000370:	1003      	asrs	r3, r0, #32
 8000372:	d300      	bcc.n	8000376 <__divsi3+0x112>
 8000374:	4240      	negs	r0, r0
 8000376:	4053      	eors	r3, r2
 8000378:	2200      	movs	r2, #0
 800037a:	469c      	mov	ip, r3
 800037c:	0903      	lsrs	r3, r0, #4
 800037e:	428b      	cmp	r3, r1
 8000380:	d32d      	bcc.n	80003de <__divsi3+0x17a>
 8000382:	0a03      	lsrs	r3, r0, #8
 8000384:	428b      	cmp	r3, r1
 8000386:	d312      	bcc.n	80003ae <__divsi3+0x14a>
 8000388:	22fc      	movs	r2, #252	@ 0xfc
 800038a:	0189      	lsls	r1, r1, #6
 800038c:	ba12      	rev	r2, r2
 800038e:	0a03      	lsrs	r3, r0, #8
 8000390:	428b      	cmp	r3, r1
 8000392:	d30c      	bcc.n	80003ae <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	1192      	asrs	r2, r2, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d308      	bcc.n	80003ae <__divsi3+0x14a>
 800039c:	0189      	lsls	r1, r1, #6
 800039e:	1192      	asrs	r2, r2, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d304      	bcc.n	80003ae <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	d03a      	beq.n	800041e <__divsi3+0x1ba>
 80003a8:	1192      	asrs	r2, r2, #6
 80003aa:	e000      	b.n	80003ae <__divsi3+0x14a>
 80003ac:	0989      	lsrs	r1, r1, #6
 80003ae:	09c3      	lsrs	r3, r0, #7
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x154>
 80003b4:	01cb      	lsls	r3, r1, #7
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0983      	lsrs	r3, r0, #6
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x160>
 80003c0:	018b      	lsls	r3, r1, #6
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0943      	lsrs	r3, r0, #5
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x16c>
 80003cc:	014b      	lsls	r3, r1, #5
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0903      	lsrs	r3, r0, #4
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x178>
 80003d8:	010b      	lsls	r3, r1, #4
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	08c3      	lsrs	r3, r0, #3
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d301      	bcc.n	80003e8 <__divsi3+0x184>
 80003e4:	00cb      	lsls	r3, r1, #3
 80003e6:	1ac0      	subs	r0, r0, r3
 80003e8:	4152      	adcs	r2, r2
 80003ea:	0883      	lsrs	r3, r0, #2
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x190>
 80003f0:	008b      	lsls	r3, r1, #2
 80003f2:	1ac0      	subs	r0, r0, r3
 80003f4:	4152      	adcs	r2, r2
 80003f6:	d2d9      	bcs.n	80003ac <__divsi3+0x148>
 80003f8:	0843      	lsrs	r3, r0, #1
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d301      	bcc.n	8000402 <__divsi3+0x19e>
 80003fe:	004b      	lsls	r3, r1, #1
 8000400:	1ac0      	subs	r0, r0, r3
 8000402:	4152      	adcs	r2, r2
 8000404:	1a41      	subs	r1, r0, r1
 8000406:	d200      	bcs.n	800040a <__divsi3+0x1a6>
 8000408:	4601      	mov	r1, r0
 800040a:	4663      	mov	r3, ip
 800040c:	4152      	adcs	r2, r2
 800040e:	105b      	asrs	r3, r3, #1
 8000410:	4610      	mov	r0, r2
 8000412:	d301      	bcc.n	8000418 <__divsi3+0x1b4>
 8000414:	4240      	negs	r0, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d500      	bpl.n	800041c <__divsi3+0x1b8>
 800041a:	4249      	negs	r1, r1
 800041c:	4770      	bx	lr
 800041e:	4663      	mov	r3, ip
 8000420:	105b      	asrs	r3, r3, #1
 8000422:	d300      	bcc.n	8000426 <__divsi3+0x1c2>
 8000424:	4240      	negs	r0, r0
 8000426:	b501      	push	{r0, lr}
 8000428:	2000      	movs	r0, #0
 800042a:	f000 f805 	bl	8000438 <__aeabi_idiv0>
 800042e:	bd02      	pop	{r1, pc}

08000430 <__aeabi_idivmod>:
 8000430:	2900      	cmp	r1, #0
 8000432:	d0f8      	beq.n	8000426 <__divsi3+0x1c2>
 8000434:	e716      	b.n	8000264 <__divsi3>
 8000436:	4770      	bx	lr

08000438 <__aeabi_idiv0>:
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdrcmple>:
 800043c:	4684      	mov	ip, r0
 800043e:	0010      	movs	r0, r2
 8000440:	4662      	mov	r2, ip
 8000442:	468c      	mov	ip, r1
 8000444:	0019      	movs	r1, r3
 8000446:	4663      	mov	r3, ip
 8000448:	e000      	b.n	800044c <__aeabi_cdcmpeq>
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <__aeabi_cdcmpeq>:
 800044c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044e:	f001 fc99 	bl	8001d84 <__ledf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	d401      	bmi.n	800045a <__aeabi_cdcmpeq+0xe>
 8000456:	2100      	movs	r1, #0
 8000458:	42c8      	cmn	r0, r1
 800045a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800045c <__aeabi_dcmpeq>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f001 fbd9 	bl	8001c14 <__eqdf2>
 8000462:	4240      	negs	r0, r0
 8000464:	3001      	adds	r0, #1
 8000466:	bd10      	pop	{r4, pc}

08000468 <__aeabi_dcmplt>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 fc8b 	bl	8001d84 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	db01      	blt.n	8000476 <__aeabi_dcmplt+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmple>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 fc81 	bl	8001d84 <__ledf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dd01      	ble.n	800048a <__aeabi_dcmple+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpgt>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fc03 	bl	8001c9c <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	dc01      	bgt.n	800049e <__aeabi_dcmpgt+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_dcmpge>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f001 fbf9 	bl	8001c9c <__gedf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	da01      	bge.n	80004b2 <__aeabi_dcmpge+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)

080004b8 <__aeabi_uldivmod>:
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d111      	bne.n	80004e0 <__aeabi_uldivmod+0x28>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	d10f      	bne.n	80004e0 <__aeabi_uldivmod+0x28>
 80004c0:	2900      	cmp	r1, #0
 80004c2:	d100      	bne.n	80004c6 <__aeabi_uldivmod+0xe>
 80004c4:	2800      	cmp	r0, #0
 80004c6:	d002      	beq.n	80004ce <__aeabi_uldivmod+0x16>
 80004c8:	2100      	movs	r1, #0
 80004ca:	43c9      	mvns	r1, r1
 80004cc:	0008      	movs	r0, r1
 80004ce:	b407      	push	{r0, r1, r2}
 80004d0:	4802      	ldr	r0, [pc, #8]	@ (80004dc <__aeabi_uldivmod+0x24>)
 80004d2:	a102      	add	r1, pc, #8	@ (adr r1, 80004dc <__aeabi_uldivmod+0x24>)
 80004d4:	1840      	adds	r0, r0, r1
 80004d6:	9002      	str	r0, [sp, #8]
 80004d8:	bd03      	pop	{r0, r1, pc}
 80004da:	46c0      	nop			@ (mov r8, r8)
 80004dc:	ffffff5d 	.word	0xffffff5d
 80004e0:	b403      	push	{r0, r1}
 80004e2:	4668      	mov	r0, sp
 80004e4:	b501      	push	{r0, lr}
 80004e6:	9802      	ldr	r0, [sp, #8]
 80004e8:	f000 f806 	bl	80004f8 <__udivmoddi4>
 80004ec:	9b01      	ldr	r3, [sp, #4]
 80004ee:	469e      	mov	lr, r3
 80004f0:	b002      	add	sp, #8
 80004f2:	bc0c      	pop	{r2, r3}
 80004f4:	4770      	bx	lr
 80004f6:	46c0      	nop			@ (mov r8, r8)

080004f8 <__udivmoddi4>:
 80004f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fa:	4657      	mov	r7, sl
 80004fc:	464e      	mov	r6, r9
 80004fe:	4645      	mov	r5, r8
 8000500:	46de      	mov	lr, fp
 8000502:	b5e0      	push	{r5, r6, r7, lr}
 8000504:	0004      	movs	r4, r0
 8000506:	000d      	movs	r5, r1
 8000508:	4692      	mov	sl, r2
 800050a:	4699      	mov	r9, r3
 800050c:	b083      	sub	sp, #12
 800050e:	428b      	cmp	r3, r1
 8000510:	d830      	bhi.n	8000574 <__udivmoddi4+0x7c>
 8000512:	d02d      	beq.n	8000570 <__udivmoddi4+0x78>
 8000514:	4649      	mov	r1, r9
 8000516:	4650      	mov	r0, sl
 8000518:	f002 fc20 	bl	8002d5c <__clzdi2>
 800051c:	0029      	movs	r1, r5
 800051e:	0006      	movs	r6, r0
 8000520:	0020      	movs	r0, r4
 8000522:	f002 fc1b 	bl	8002d5c <__clzdi2>
 8000526:	1a33      	subs	r3, r6, r0
 8000528:	4698      	mov	r8, r3
 800052a:	3b20      	subs	r3, #32
 800052c:	d434      	bmi.n	8000598 <__udivmoddi4+0xa0>
 800052e:	469b      	mov	fp, r3
 8000530:	4653      	mov	r3, sl
 8000532:	465a      	mov	r2, fp
 8000534:	4093      	lsls	r3, r2
 8000536:	4642      	mov	r2, r8
 8000538:	001f      	movs	r7, r3
 800053a:	4653      	mov	r3, sl
 800053c:	4093      	lsls	r3, r2
 800053e:	001e      	movs	r6, r3
 8000540:	42af      	cmp	r7, r5
 8000542:	d83b      	bhi.n	80005bc <__udivmoddi4+0xc4>
 8000544:	42af      	cmp	r7, r5
 8000546:	d100      	bne.n	800054a <__udivmoddi4+0x52>
 8000548:	e079      	b.n	800063e <__udivmoddi4+0x146>
 800054a:	465b      	mov	r3, fp
 800054c:	1ba4      	subs	r4, r4, r6
 800054e:	41bd      	sbcs	r5, r7
 8000550:	2b00      	cmp	r3, #0
 8000552:	da00      	bge.n	8000556 <__udivmoddi4+0x5e>
 8000554:	e076      	b.n	8000644 <__udivmoddi4+0x14c>
 8000556:	2200      	movs	r2, #0
 8000558:	2300      	movs	r3, #0
 800055a:	9200      	str	r2, [sp, #0]
 800055c:	9301      	str	r3, [sp, #4]
 800055e:	2301      	movs	r3, #1
 8000560:	465a      	mov	r2, fp
 8000562:	4093      	lsls	r3, r2
 8000564:	9301      	str	r3, [sp, #4]
 8000566:	2301      	movs	r3, #1
 8000568:	4642      	mov	r2, r8
 800056a:	4093      	lsls	r3, r2
 800056c:	9300      	str	r3, [sp, #0]
 800056e:	e029      	b.n	80005c4 <__udivmoddi4+0xcc>
 8000570:	4282      	cmp	r2, r0
 8000572:	d9cf      	bls.n	8000514 <__udivmoddi4+0x1c>
 8000574:	2200      	movs	r2, #0
 8000576:	2300      	movs	r3, #0
 8000578:	9200      	str	r2, [sp, #0]
 800057a:	9301      	str	r3, [sp, #4]
 800057c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <__udivmoddi4+0x8e>
 8000582:	601c      	str	r4, [r3, #0]
 8000584:	605d      	str	r5, [r3, #4]
 8000586:	9800      	ldr	r0, [sp, #0]
 8000588:	9901      	ldr	r1, [sp, #4]
 800058a:	b003      	add	sp, #12
 800058c:	bcf0      	pop	{r4, r5, r6, r7}
 800058e:	46bb      	mov	fp, r7
 8000590:	46b2      	mov	sl, r6
 8000592:	46a9      	mov	r9, r5
 8000594:	46a0      	mov	r8, r4
 8000596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000598:	4642      	mov	r2, r8
 800059a:	469b      	mov	fp, r3
 800059c:	2320      	movs	r3, #32
 800059e:	1a9b      	subs	r3, r3, r2
 80005a0:	4652      	mov	r2, sl
 80005a2:	40da      	lsrs	r2, r3
 80005a4:	4641      	mov	r1, r8
 80005a6:	0013      	movs	r3, r2
 80005a8:	464a      	mov	r2, r9
 80005aa:	408a      	lsls	r2, r1
 80005ac:	0017      	movs	r7, r2
 80005ae:	4642      	mov	r2, r8
 80005b0:	431f      	orrs	r7, r3
 80005b2:	4653      	mov	r3, sl
 80005b4:	4093      	lsls	r3, r2
 80005b6:	001e      	movs	r6, r3
 80005b8:	42af      	cmp	r7, r5
 80005ba:	d9c3      	bls.n	8000544 <__udivmoddi4+0x4c>
 80005bc:	2200      	movs	r2, #0
 80005be:	2300      	movs	r3, #0
 80005c0:	9200      	str	r2, [sp, #0]
 80005c2:	9301      	str	r3, [sp, #4]
 80005c4:	4643      	mov	r3, r8
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d0d8      	beq.n	800057c <__udivmoddi4+0x84>
 80005ca:	07fb      	lsls	r3, r7, #31
 80005cc:	0872      	lsrs	r2, r6, #1
 80005ce:	431a      	orrs	r2, r3
 80005d0:	4646      	mov	r6, r8
 80005d2:	087b      	lsrs	r3, r7, #1
 80005d4:	e00e      	b.n	80005f4 <__udivmoddi4+0xfc>
 80005d6:	42ab      	cmp	r3, r5
 80005d8:	d101      	bne.n	80005de <__udivmoddi4+0xe6>
 80005da:	42a2      	cmp	r2, r4
 80005dc:	d80c      	bhi.n	80005f8 <__udivmoddi4+0x100>
 80005de:	1aa4      	subs	r4, r4, r2
 80005e0:	419d      	sbcs	r5, r3
 80005e2:	2001      	movs	r0, #1
 80005e4:	1924      	adds	r4, r4, r4
 80005e6:	416d      	adcs	r5, r5
 80005e8:	2100      	movs	r1, #0
 80005ea:	3e01      	subs	r6, #1
 80005ec:	1824      	adds	r4, r4, r0
 80005ee:	414d      	adcs	r5, r1
 80005f0:	2e00      	cmp	r6, #0
 80005f2:	d006      	beq.n	8000602 <__udivmoddi4+0x10a>
 80005f4:	42ab      	cmp	r3, r5
 80005f6:	d9ee      	bls.n	80005d6 <__udivmoddi4+0xde>
 80005f8:	3e01      	subs	r6, #1
 80005fa:	1924      	adds	r4, r4, r4
 80005fc:	416d      	adcs	r5, r5
 80005fe:	2e00      	cmp	r6, #0
 8000600:	d1f8      	bne.n	80005f4 <__udivmoddi4+0xfc>
 8000602:	9800      	ldr	r0, [sp, #0]
 8000604:	9901      	ldr	r1, [sp, #4]
 8000606:	465b      	mov	r3, fp
 8000608:	1900      	adds	r0, r0, r4
 800060a:	4169      	adcs	r1, r5
 800060c:	2b00      	cmp	r3, #0
 800060e:	db24      	blt.n	800065a <__udivmoddi4+0x162>
 8000610:	002b      	movs	r3, r5
 8000612:	465a      	mov	r2, fp
 8000614:	4644      	mov	r4, r8
 8000616:	40d3      	lsrs	r3, r2
 8000618:	002a      	movs	r2, r5
 800061a:	40e2      	lsrs	r2, r4
 800061c:	001c      	movs	r4, r3
 800061e:	465b      	mov	r3, fp
 8000620:	0015      	movs	r5, r2
 8000622:	2b00      	cmp	r3, #0
 8000624:	db2a      	blt.n	800067c <__udivmoddi4+0x184>
 8000626:	0026      	movs	r6, r4
 8000628:	409e      	lsls	r6, r3
 800062a:	0033      	movs	r3, r6
 800062c:	0026      	movs	r6, r4
 800062e:	4647      	mov	r7, r8
 8000630:	40be      	lsls	r6, r7
 8000632:	0032      	movs	r2, r6
 8000634:	1a80      	subs	r0, r0, r2
 8000636:	4199      	sbcs	r1, r3
 8000638:	9000      	str	r0, [sp, #0]
 800063a:	9101      	str	r1, [sp, #4]
 800063c:	e79e      	b.n	800057c <__udivmoddi4+0x84>
 800063e:	42a3      	cmp	r3, r4
 8000640:	d8bc      	bhi.n	80005bc <__udivmoddi4+0xc4>
 8000642:	e782      	b.n	800054a <__udivmoddi4+0x52>
 8000644:	4642      	mov	r2, r8
 8000646:	2320      	movs	r3, #32
 8000648:	2100      	movs	r1, #0
 800064a:	1a9b      	subs	r3, r3, r2
 800064c:	2200      	movs	r2, #0
 800064e:	9100      	str	r1, [sp, #0]
 8000650:	9201      	str	r2, [sp, #4]
 8000652:	2201      	movs	r2, #1
 8000654:	40da      	lsrs	r2, r3
 8000656:	9201      	str	r2, [sp, #4]
 8000658:	e785      	b.n	8000566 <__udivmoddi4+0x6e>
 800065a:	4642      	mov	r2, r8
 800065c:	2320      	movs	r3, #32
 800065e:	1a9b      	subs	r3, r3, r2
 8000660:	002a      	movs	r2, r5
 8000662:	4646      	mov	r6, r8
 8000664:	409a      	lsls	r2, r3
 8000666:	0023      	movs	r3, r4
 8000668:	40f3      	lsrs	r3, r6
 800066a:	4644      	mov	r4, r8
 800066c:	4313      	orrs	r3, r2
 800066e:	002a      	movs	r2, r5
 8000670:	40e2      	lsrs	r2, r4
 8000672:	001c      	movs	r4, r3
 8000674:	465b      	mov	r3, fp
 8000676:	0015      	movs	r5, r2
 8000678:	2b00      	cmp	r3, #0
 800067a:	dad4      	bge.n	8000626 <__udivmoddi4+0x12e>
 800067c:	4642      	mov	r2, r8
 800067e:	002f      	movs	r7, r5
 8000680:	2320      	movs	r3, #32
 8000682:	0026      	movs	r6, r4
 8000684:	4097      	lsls	r7, r2
 8000686:	1a9b      	subs	r3, r3, r2
 8000688:	40de      	lsrs	r6, r3
 800068a:	003b      	movs	r3, r7
 800068c:	4333      	orrs	r3, r6
 800068e:	e7cd      	b.n	800062c <__udivmoddi4+0x134>

08000690 <__aeabi_fdiv>:
 8000690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000692:	464f      	mov	r7, r9
 8000694:	4646      	mov	r6, r8
 8000696:	46d6      	mov	lr, sl
 8000698:	0244      	lsls	r4, r0, #9
 800069a:	b5c0      	push	{r6, r7, lr}
 800069c:	0047      	lsls	r7, r0, #1
 800069e:	1c0e      	adds	r6, r1, #0
 80006a0:	0a64      	lsrs	r4, r4, #9
 80006a2:	0e3f      	lsrs	r7, r7, #24
 80006a4:	0fc5      	lsrs	r5, r0, #31
 80006a6:	2f00      	cmp	r7, #0
 80006a8:	d03c      	beq.n	8000724 <__aeabi_fdiv+0x94>
 80006aa:	2fff      	cmp	r7, #255	@ 0xff
 80006ac:	d042      	beq.n	8000734 <__aeabi_fdiv+0xa4>
 80006ae:	2300      	movs	r3, #0
 80006b0:	2280      	movs	r2, #128	@ 0x80
 80006b2:	4699      	mov	r9, r3
 80006b4:	469a      	mov	sl, r3
 80006b6:	00e4      	lsls	r4, r4, #3
 80006b8:	04d2      	lsls	r2, r2, #19
 80006ba:	4314      	orrs	r4, r2
 80006bc:	3f7f      	subs	r7, #127	@ 0x7f
 80006be:	0273      	lsls	r3, r6, #9
 80006c0:	0a5b      	lsrs	r3, r3, #9
 80006c2:	4698      	mov	r8, r3
 80006c4:	0073      	lsls	r3, r6, #1
 80006c6:	0e1b      	lsrs	r3, r3, #24
 80006c8:	0ff6      	lsrs	r6, r6, #31
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d01b      	beq.n	8000706 <__aeabi_fdiv+0x76>
 80006ce:	2bff      	cmp	r3, #255	@ 0xff
 80006d0:	d013      	beq.n	80006fa <__aeabi_fdiv+0x6a>
 80006d2:	4642      	mov	r2, r8
 80006d4:	2180      	movs	r1, #128	@ 0x80
 80006d6:	00d2      	lsls	r2, r2, #3
 80006d8:	04c9      	lsls	r1, r1, #19
 80006da:	4311      	orrs	r1, r2
 80006dc:	4688      	mov	r8, r1
 80006de:	2000      	movs	r0, #0
 80006e0:	3b7f      	subs	r3, #127	@ 0x7f
 80006e2:	0029      	movs	r1, r5
 80006e4:	1aff      	subs	r7, r7, r3
 80006e6:	464b      	mov	r3, r9
 80006e8:	4071      	eors	r1, r6
 80006ea:	b2c9      	uxtb	r1, r1
 80006ec:	2b0f      	cmp	r3, #15
 80006ee:	d900      	bls.n	80006f2 <__aeabi_fdiv+0x62>
 80006f0:	e0b5      	b.n	800085e <__aeabi_fdiv+0x1ce>
 80006f2:	4a74      	ldr	r2, [pc, #464]	@ (80008c4 <__aeabi_fdiv+0x234>)
 80006f4:	009b      	lsls	r3, r3, #2
 80006f6:	58d3      	ldr	r3, [r2, r3]
 80006f8:	469f      	mov	pc, r3
 80006fa:	4643      	mov	r3, r8
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d13f      	bne.n	8000780 <__aeabi_fdiv+0xf0>
 8000700:	3fff      	subs	r7, #255	@ 0xff
 8000702:	3302      	adds	r3, #2
 8000704:	e003      	b.n	800070e <__aeabi_fdiv+0x7e>
 8000706:	4643      	mov	r3, r8
 8000708:	2b00      	cmp	r3, #0
 800070a:	d12d      	bne.n	8000768 <__aeabi_fdiv+0xd8>
 800070c:	2301      	movs	r3, #1
 800070e:	0029      	movs	r1, r5
 8000710:	464a      	mov	r2, r9
 8000712:	4071      	eors	r1, r6
 8000714:	b2c9      	uxtb	r1, r1
 8000716:	431a      	orrs	r2, r3
 8000718:	2a0e      	cmp	r2, #14
 800071a:	d838      	bhi.n	800078e <__aeabi_fdiv+0xfe>
 800071c:	486a      	ldr	r0, [pc, #424]	@ (80008c8 <__aeabi_fdiv+0x238>)
 800071e:	0092      	lsls	r2, r2, #2
 8000720:	5882      	ldr	r2, [r0, r2]
 8000722:	4697      	mov	pc, r2
 8000724:	2c00      	cmp	r4, #0
 8000726:	d113      	bne.n	8000750 <__aeabi_fdiv+0xc0>
 8000728:	2304      	movs	r3, #4
 800072a:	4699      	mov	r9, r3
 800072c:	3b03      	subs	r3, #3
 800072e:	2700      	movs	r7, #0
 8000730:	469a      	mov	sl, r3
 8000732:	e7c4      	b.n	80006be <__aeabi_fdiv+0x2e>
 8000734:	2c00      	cmp	r4, #0
 8000736:	d105      	bne.n	8000744 <__aeabi_fdiv+0xb4>
 8000738:	2308      	movs	r3, #8
 800073a:	4699      	mov	r9, r3
 800073c:	3b06      	subs	r3, #6
 800073e:	27ff      	movs	r7, #255	@ 0xff
 8000740:	469a      	mov	sl, r3
 8000742:	e7bc      	b.n	80006be <__aeabi_fdiv+0x2e>
 8000744:	230c      	movs	r3, #12
 8000746:	4699      	mov	r9, r3
 8000748:	3b09      	subs	r3, #9
 800074a:	27ff      	movs	r7, #255	@ 0xff
 800074c:	469a      	mov	sl, r3
 800074e:	e7b6      	b.n	80006be <__aeabi_fdiv+0x2e>
 8000750:	0020      	movs	r0, r4
 8000752:	f002 fae5 	bl	8002d20 <__clzsi2>
 8000756:	2776      	movs	r7, #118	@ 0x76
 8000758:	1f43      	subs	r3, r0, #5
 800075a:	409c      	lsls	r4, r3
 800075c:	2300      	movs	r3, #0
 800075e:	427f      	negs	r7, r7
 8000760:	4699      	mov	r9, r3
 8000762:	469a      	mov	sl, r3
 8000764:	1a3f      	subs	r7, r7, r0
 8000766:	e7aa      	b.n	80006be <__aeabi_fdiv+0x2e>
 8000768:	4640      	mov	r0, r8
 800076a:	f002 fad9 	bl	8002d20 <__clzsi2>
 800076e:	4642      	mov	r2, r8
 8000770:	1f43      	subs	r3, r0, #5
 8000772:	409a      	lsls	r2, r3
 8000774:	2376      	movs	r3, #118	@ 0x76
 8000776:	425b      	negs	r3, r3
 8000778:	1a1b      	subs	r3, r3, r0
 800077a:	4690      	mov	r8, r2
 800077c:	2000      	movs	r0, #0
 800077e:	e7b0      	b.n	80006e2 <__aeabi_fdiv+0x52>
 8000780:	2303      	movs	r3, #3
 8000782:	464a      	mov	r2, r9
 8000784:	431a      	orrs	r2, r3
 8000786:	4691      	mov	r9, r2
 8000788:	2003      	movs	r0, #3
 800078a:	33fc      	adds	r3, #252	@ 0xfc
 800078c:	e7a9      	b.n	80006e2 <__aeabi_fdiv+0x52>
 800078e:	000d      	movs	r5, r1
 8000790:	20ff      	movs	r0, #255	@ 0xff
 8000792:	2200      	movs	r2, #0
 8000794:	05c0      	lsls	r0, r0, #23
 8000796:	07ed      	lsls	r5, r5, #31
 8000798:	4310      	orrs	r0, r2
 800079a:	4328      	orrs	r0, r5
 800079c:	bce0      	pop	{r5, r6, r7}
 800079e:	46ba      	mov	sl, r7
 80007a0:	46b1      	mov	r9, r6
 80007a2:	46a8      	mov	r8, r5
 80007a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007a6:	000d      	movs	r5, r1
 80007a8:	2000      	movs	r0, #0
 80007aa:	2200      	movs	r2, #0
 80007ac:	e7f2      	b.n	8000794 <__aeabi_fdiv+0x104>
 80007ae:	4653      	mov	r3, sl
 80007b0:	2b02      	cmp	r3, #2
 80007b2:	d0ed      	beq.n	8000790 <__aeabi_fdiv+0x100>
 80007b4:	2b03      	cmp	r3, #3
 80007b6:	d033      	beq.n	8000820 <__aeabi_fdiv+0x190>
 80007b8:	46a0      	mov	r8, r4
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	d105      	bne.n	80007ca <__aeabi_fdiv+0x13a>
 80007be:	2000      	movs	r0, #0
 80007c0:	2200      	movs	r2, #0
 80007c2:	e7e7      	b.n	8000794 <__aeabi_fdiv+0x104>
 80007c4:	0035      	movs	r5, r6
 80007c6:	2803      	cmp	r0, #3
 80007c8:	d07a      	beq.n	80008c0 <__aeabi_fdiv+0x230>
 80007ca:	003b      	movs	r3, r7
 80007cc:	337f      	adds	r3, #127	@ 0x7f
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	dd2d      	ble.n	800082e <__aeabi_fdiv+0x19e>
 80007d2:	4642      	mov	r2, r8
 80007d4:	0752      	lsls	r2, r2, #29
 80007d6:	d007      	beq.n	80007e8 <__aeabi_fdiv+0x158>
 80007d8:	220f      	movs	r2, #15
 80007da:	4641      	mov	r1, r8
 80007dc:	400a      	ands	r2, r1
 80007de:	2a04      	cmp	r2, #4
 80007e0:	d002      	beq.n	80007e8 <__aeabi_fdiv+0x158>
 80007e2:	2204      	movs	r2, #4
 80007e4:	4694      	mov	ip, r2
 80007e6:	44e0      	add	r8, ip
 80007e8:	4642      	mov	r2, r8
 80007ea:	0112      	lsls	r2, r2, #4
 80007ec:	d505      	bpl.n	80007fa <__aeabi_fdiv+0x16a>
 80007ee:	4642      	mov	r2, r8
 80007f0:	4b36      	ldr	r3, [pc, #216]	@ (80008cc <__aeabi_fdiv+0x23c>)
 80007f2:	401a      	ands	r2, r3
 80007f4:	003b      	movs	r3, r7
 80007f6:	4690      	mov	r8, r2
 80007f8:	3380      	adds	r3, #128	@ 0x80
 80007fa:	2bfe      	cmp	r3, #254	@ 0xfe
 80007fc:	dcc8      	bgt.n	8000790 <__aeabi_fdiv+0x100>
 80007fe:	4642      	mov	r2, r8
 8000800:	0192      	lsls	r2, r2, #6
 8000802:	0a52      	lsrs	r2, r2, #9
 8000804:	b2d8      	uxtb	r0, r3
 8000806:	e7c5      	b.n	8000794 <__aeabi_fdiv+0x104>
 8000808:	2280      	movs	r2, #128	@ 0x80
 800080a:	2500      	movs	r5, #0
 800080c:	20ff      	movs	r0, #255	@ 0xff
 800080e:	03d2      	lsls	r2, r2, #15
 8000810:	e7c0      	b.n	8000794 <__aeabi_fdiv+0x104>
 8000812:	2280      	movs	r2, #128	@ 0x80
 8000814:	03d2      	lsls	r2, r2, #15
 8000816:	4214      	tst	r4, r2
 8000818:	d002      	beq.n	8000820 <__aeabi_fdiv+0x190>
 800081a:	4643      	mov	r3, r8
 800081c:	4213      	tst	r3, r2
 800081e:	d049      	beq.n	80008b4 <__aeabi_fdiv+0x224>
 8000820:	2280      	movs	r2, #128	@ 0x80
 8000822:	03d2      	lsls	r2, r2, #15
 8000824:	4322      	orrs	r2, r4
 8000826:	0252      	lsls	r2, r2, #9
 8000828:	20ff      	movs	r0, #255	@ 0xff
 800082a:	0a52      	lsrs	r2, r2, #9
 800082c:	e7b2      	b.n	8000794 <__aeabi_fdiv+0x104>
 800082e:	2201      	movs	r2, #1
 8000830:	1ad3      	subs	r3, r2, r3
 8000832:	2b1b      	cmp	r3, #27
 8000834:	dcc3      	bgt.n	80007be <__aeabi_fdiv+0x12e>
 8000836:	4642      	mov	r2, r8
 8000838:	40da      	lsrs	r2, r3
 800083a:	4643      	mov	r3, r8
 800083c:	379e      	adds	r7, #158	@ 0x9e
 800083e:	40bb      	lsls	r3, r7
 8000840:	1e59      	subs	r1, r3, #1
 8000842:	418b      	sbcs	r3, r1
 8000844:	431a      	orrs	r2, r3
 8000846:	0753      	lsls	r3, r2, #29
 8000848:	d004      	beq.n	8000854 <__aeabi_fdiv+0x1c4>
 800084a:	230f      	movs	r3, #15
 800084c:	4013      	ands	r3, r2
 800084e:	2b04      	cmp	r3, #4
 8000850:	d000      	beq.n	8000854 <__aeabi_fdiv+0x1c4>
 8000852:	3204      	adds	r2, #4
 8000854:	0153      	lsls	r3, r2, #5
 8000856:	d529      	bpl.n	80008ac <__aeabi_fdiv+0x21c>
 8000858:	2001      	movs	r0, #1
 800085a:	2200      	movs	r2, #0
 800085c:	e79a      	b.n	8000794 <__aeabi_fdiv+0x104>
 800085e:	4642      	mov	r2, r8
 8000860:	0163      	lsls	r3, r4, #5
 8000862:	0155      	lsls	r5, r2, #5
 8000864:	42ab      	cmp	r3, r5
 8000866:	d215      	bcs.n	8000894 <__aeabi_fdiv+0x204>
 8000868:	201b      	movs	r0, #27
 800086a:	2200      	movs	r2, #0
 800086c:	3f01      	subs	r7, #1
 800086e:	2601      	movs	r6, #1
 8000870:	001c      	movs	r4, r3
 8000872:	0052      	lsls	r2, r2, #1
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	2c00      	cmp	r4, #0
 8000878:	db01      	blt.n	800087e <__aeabi_fdiv+0x1ee>
 800087a:	429d      	cmp	r5, r3
 800087c:	d801      	bhi.n	8000882 <__aeabi_fdiv+0x1f2>
 800087e:	1b5b      	subs	r3, r3, r5
 8000880:	4332      	orrs	r2, r6
 8000882:	3801      	subs	r0, #1
 8000884:	2800      	cmp	r0, #0
 8000886:	d1f3      	bne.n	8000870 <__aeabi_fdiv+0x1e0>
 8000888:	1e58      	subs	r0, r3, #1
 800088a:	4183      	sbcs	r3, r0
 800088c:	4313      	orrs	r3, r2
 800088e:	4698      	mov	r8, r3
 8000890:	000d      	movs	r5, r1
 8000892:	e79a      	b.n	80007ca <__aeabi_fdiv+0x13a>
 8000894:	201a      	movs	r0, #26
 8000896:	2201      	movs	r2, #1
 8000898:	1b5b      	subs	r3, r3, r5
 800089a:	e7e8      	b.n	800086e <__aeabi_fdiv+0x1de>
 800089c:	3b02      	subs	r3, #2
 800089e:	425a      	negs	r2, r3
 80008a0:	4153      	adcs	r3, r2
 80008a2:	425b      	negs	r3, r3
 80008a4:	0035      	movs	r5, r6
 80008a6:	2200      	movs	r2, #0
 80008a8:	b2d8      	uxtb	r0, r3
 80008aa:	e773      	b.n	8000794 <__aeabi_fdiv+0x104>
 80008ac:	0192      	lsls	r2, r2, #6
 80008ae:	2000      	movs	r0, #0
 80008b0:	0a52      	lsrs	r2, r2, #9
 80008b2:	e76f      	b.n	8000794 <__aeabi_fdiv+0x104>
 80008b4:	431a      	orrs	r2, r3
 80008b6:	0252      	lsls	r2, r2, #9
 80008b8:	0035      	movs	r5, r6
 80008ba:	20ff      	movs	r0, #255	@ 0xff
 80008bc:	0a52      	lsrs	r2, r2, #9
 80008be:	e769      	b.n	8000794 <__aeabi_fdiv+0x104>
 80008c0:	4644      	mov	r4, r8
 80008c2:	e7ad      	b.n	8000820 <__aeabi_fdiv+0x190>
 80008c4:	080137b8 	.word	0x080137b8
 80008c8:	080137f8 	.word	0x080137f8
 80008cc:	f7ffffff 	.word	0xf7ffffff

080008d0 <__aeabi_fmul>:
 80008d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008d2:	464f      	mov	r7, r9
 80008d4:	4646      	mov	r6, r8
 80008d6:	46d6      	mov	lr, sl
 80008d8:	0243      	lsls	r3, r0, #9
 80008da:	0a5b      	lsrs	r3, r3, #9
 80008dc:	0045      	lsls	r5, r0, #1
 80008de:	b5c0      	push	{r6, r7, lr}
 80008e0:	4699      	mov	r9, r3
 80008e2:	1c0f      	adds	r7, r1, #0
 80008e4:	0e2d      	lsrs	r5, r5, #24
 80008e6:	0fc6      	lsrs	r6, r0, #31
 80008e8:	2d00      	cmp	r5, #0
 80008ea:	d100      	bne.n	80008ee <__aeabi_fmul+0x1e>
 80008ec:	e088      	b.n	8000a00 <__aeabi_fmul+0x130>
 80008ee:	2dff      	cmp	r5, #255	@ 0xff
 80008f0:	d100      	bne.n	80008f4 <__aeabi_fmul+0x24>
 80008f2:	e08d      	b.n	8000a10 <__aeabi_fmul+0x140>
 80008f4:	2280      	movs	r2, #128	@ 0x80
 80008f6:	00db      	lsls	r3, r3, #3
 80008f8:	04d2      	lsls	r2, r2, #19
 80008fa:	431a      	orrs	r2, r3
 80008fc:	2300      	movs	r3, #0
 80008fe:	4691      	mov	r9, r2
 8000900:	4698      	mov	r8, r3
 8000902:	469a      	mov	sl, r3
 8000904:	3d7f      	subs	r5, #127	@ 0x7f
 8000906:	027c      	lsls	r4, r7, #9
 8000908:	007b      	lsls	r3, r7, #1
 800090a:	0a64      	lsrs	r4, r4, #9
 800090c:	0e1b      	lsrs	r3, r3, #24
 800090e:	0fff      	lsrs	r7, r7, #31
 8000910:	2b00      	cmp	r3, #0
 8000912:	d068      	beq.n	80009e6 <__aeabi_fmul+0x116>
 8000914:	2bff      	cmp	r3, #255	@ 0xff
 8000916:	d021      	beq.n	800095c <__aeabi_fmul+0x8c>
 8000918:	2280      	movs	r2, #128	@ 0x80
 800091a:	00e4      	lsls	r4, r4, #3
 800091c:	04d2      	lsls	r2, r2, #19
 800091e:	4314      	orrs	r4, r2
 8000920:	4642      	mov	r2, r8
 8000922:	3b7f      	subs	r3, #127	@ 0x7f
 8000924:	195b      	adds	r3, r3, r5
 8000926:	2100      	movs	r1, #0
 8000928:	1c5d      	adds	r5, r3, #1
 800092a:	2a0a      	cmp	r2, #10
 800092c:	dc2e      	bgt.n	800098c <__aeabi_fmul+0xbc>
 800092e:	407e      	eors	r6, r7
 8000930:	4642      	mov	r2, r8
 8000932:	2a02      	cmp	r2, #2
 8000934:	dc23      	bgt.n	800097e <__aeabi_fmul+0xae>
 8000936:	3a01      	subs	r2, #1
 8000938:	2a01      	cmp	r2, #1
 800093a:	d900      	bls.n	800093e <__aeabi_fmul+0x6e>
 800093c:	e0bd      	b.n	8000aba <__aeabi_fmul+0x1ea>
 800093e:	2902      	cmp	r1, #2
 8000940:	d06e      	beq.n	8000a20 <__aeabi_fmul+0x150>
 8000942:	2901      	cmp	r1, #1
 8000944:	d12c      	bne.n	80009a0 <__aeabi_fmul+0xd0>
 8000946:	2000      	movs	r0, #0
 8000948:	2200      	movs	r2, #0
 800094a:	05c0      	lsls	r0, r0, #23
 800094c:	07f6      	lsls	r6, r6, #31
 800094e:	4310      	orrs	r0, r2
 8000950:	4330      	orrs	r0, r6
 8000952:	bce0      	pop	{r5, r6, r7}
 8000954:	46ba      	mov	sl, r7
 8000956:	46b1      	mov	r9, r6
 8000958:	46a8      	mov	r8, r5
 800095a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800095c:	002b      	movs	r3, r5
 800095e:	33ff      	adds	r3, #255	@ 0xff
 8000960:	2c00      	cmp	r4, #0
 8000962:	d065      	beq.n	8000a30 <__aeabi_fmul+0x160>
 8000964:	2203      	movs	r2, #3
 8000966:	4641      	mov	r1, r8
 8000968:	4311      	orrs	r1, r2
 800096a:	0032      	movs	r2, r6
 800096c:	3501      	adds	r5, #1
 800096e:	4688      	mov	r8, r1
 8000970:	407a      	eors	r2, r7
 8000972:	35ff      	adds	r5, #255	@ 0xff
 8000974:	290a      	cmp	r1, #10
 8000976:	dd00      	ble.n	800097a <__aeabi_fmul+0xaa>
 8000978:	e0d8      	b.n	8000b2c <__aeabi_fmul+0x25c>
 800097a:	0016      	movs	r6, r2
 800097c:	2103      	movs	r1, #3
 800097e:	4640      	mov	r0, r8
 8000980:	2201      	movs	r2, #1
 8000982:	4082      	lsls	r2, r0
 8000984:	20a6      	movs	r0, #166	@ 0xa6
 8000986:	00c0      	lsls	r0, r0, #3
 8000988:	4202      	tst	r2, r0
 800098a:	d020      	beq.n	80009ce <__aeabi_fmul+0xfe>
 800098c:	4653      	mov	r3, sl
 800098e:	2b02      	cmp	r3, #2
 8000990:	d046      	beq.n	8000a20 <__aeabi_fmul+0x150>
 8000992:	2b03      	cmp	r3, #3
 8000994:	d100      	bne.n	8000998 <__aeabi_fmul+0xc8>
 8000996:	e0bb      	b.n	8000b10 <__aeabi_fmul+0x240>
 8000998:	4651      	mov	r1, sl
 800099a:	464c      	mov	r4, r9
 800099c:	2901      	cmp	r1, #1
 800099e:	d0d2      	beq.n	8000946 <__aeabi_fmul+0x76>
 80009a0:	002b      	movs	r3, r5
 80009a2:	337f      	adds	r3, #127	@ 0x7f
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	dd70      	ble.n	8000a8a <__aeabi_fmul+0x1ba>
 80009a8:	0762      	lsls	r2, r4, #29
 80009aa:	d004      	beq.n	80009b6 <__aeabi_fmul+0xe6>
 80009ac:	220f      	movs	r2, #15
 80009ae:	4022      	ands	r2, r4
 80009b0:	2a04      	cmp	r2, #4
 80009b2:	d000      	beq.n	80009b6 <__aeabi_fmul+0xe6>
 80009b4:	3404      	adds	r4, #4
 80009b6:	0122      	lsls	r2, r4, #4
 80009b8:	d503      	bpl.n	80009c2 <__aeabi_fmul+0xf2>
 80009ba:	4b63      	ldr	r3, [pc, #396]	@ (8000b48 <__aeabi_fmul+0x278>)
 80009bc:	401c      	ands	r4, r3
 80009be:	002b      	movs	r3, r5
 80009c0:	3380      	adds	r3, #128	@ 0x80
 80009c2:	2bfe      	cmp	r3, #254	@ 0xfe
 80009c4:	dc2c      	bgt.n	8000a20 <__aeabi_fmul+0x150>
 80009c6:	01a2      	lsls	r2, r4, #6
 80009c8:	0a52      	lsrs	r2, r2, #9
 80009ca:	b2d8      	uxtb	r0, r3
 80009cc:	e7bd      	b.n	800094a <__aeabi_fmul+0x7a>
 80009ce:	2090      	movs	r0, #144	@ 0x90
 80009d0:	0080      	lsls	r0, r0, #2
 80009d2:	4202      	tst	r2, r0
 80009d4:	d127      	bne.n	8000a26 <__aeabi_fmul+0x156>
 80009d6:	38b9      	subs	r0, #185	@ 0xb9
 80009d8:	38ff      	subs	r0, #255	@ 0xff
 80009da:	4210      	tst	r0, r2
 80009dc:	d06d      	beq.n	8000aba <__aeabi_fmul+0x1ea>
 80009de:	003e      	movs	r6, r7
 80009e0:	46a1      	mov	r9, r4
 80009e2:	468a      	mov	sl, r1
 80009e4:	e7d2      	b.n	800098c <__aeabi_fmul+0xbc>
 80009e6:	2c00      	cmp	r4, #0
 80009e8:	d141      	bne.n	8000a6e <__aeabi_fmul+0x19e>
 80009ea:	2301      	movs	r3, #1
 80009ec:	4642      	mov	r2, r8
 80009ee:	431a      	orrs	r2, r3
 80009f0:	4690      	mov	r8, r2
 80009f2:	002b      	movs	r3, r5
 80009f4:	4642      	mov	r2, r8
 80009f6:	2101      	movs	r1, #1
 80009f8:	1c5d      	adds	r5, r3, #1
 80009fa:	2a0a      	cmp	r2, #10
 80009fc:	dd97      	ble.n	800092e <__aeabi_fmul+0x5e>
 80009fe:	e7c5      	b.n	800098c <__aeabi_fmul+0xbc>
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d126      	bne.n	8000a52 <__aeabi_fmul+0x182>
 8000a04:	2304      	movs	r3, #4
 8000a06:	4698      	mov	r8, r3
 8000a08:	3b03      	subs	r3, #3
 8000a0a:	2500      	movs	r5, #0
 8000a0c:	469a      	mov	sl, r3
 8000a0e:	e77a      	b.n	8000906 <__aeabi_fmul+0x36>
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d118      	bne.n	8000a46 <__aeabi_fmul+0x176>
 8000a14:	2308      	movs	r3, #8
 8000a16:	4698      	mov	r8, r3
 8000a18:	3b06      	subs	r3, #6
 8000a1a:	25ff      	movs	r5, #255	@ 0xff
 8000a1c:	469a      	mov	sl, r3
 8000a1e:	e772      	b.n	8000906 <__aeabi_fmul+0x36>
 8000a20:	20ff      	movs	r0, #255	@ 0xff
 8000a22:	2200      	movs	r2, #0
 8000a24:	e791      	b.n	800094a <__aeabi_fmul+0x7a>
 8000a26:	2280      	movs	r2, #128	@ 0x80
 8000a28:	2600      	movs	r6, #0
 8000a2a:	20ff      	movs	r0, #255	@ 0xff
 8000a2c:	03d2      	lsls	r2, r2, #15
 8000a2e:	e78c      	b.n	800094a <__aeabi_fmul+0x7a>
 8000a30:	4641      	mov	r1, r8
 8000a32:	2202      	movs	r2, #2
 8000a34:	3501      	adds	r5, #1
 8000a36:	4311      	orrs	r1, r2
 8000a38:	4688      	mov	r8, r1
 8000a3a:	35ff      	adds	r5, #255	@ 0xff
 8000a3c:	290a      	cmp	r1, #10
 8000a3e:	dca5      	bgt.n	800098c <__aeabi_fmul+0xbc>
 8000a40:	2102      	movs	r1, #2
 8000a42:	407e      	eors	r6, r7
 8000a44:	e774      	b.n	8000930 <__aeabi_fmul+0x60>
 8000a46:	230c      	movs	r3, #12
 8000a48:	4698      	mov	r8, r3
 8000a4a:	3b09      	subs	r3, #9
 8000a4c:	25ff      	movs	r5, #255	@ 0xff
 8000a4e:	469a      	mov	sl, r3
 8000a50:	e759      	b.n	8000906 <__aeabi_fmul+0x36>
 8000a52:	0018      	movs	r0, r3
 8000a54:	f002 f964 	bl	8002d20 <__clzsi2>
 8000a58:	464a      	mov	r2, r9
 8000a5a:	1f43      	subs	r3, r0, #5
 8000a5c:	2576      	movs	r5, #118	@ 0x76
 8000a5e:	409a      	lsls	r2, r3
 8000a60:	2300      	movs	r3, #0
 8000a62:	426d      	negs	r5, r5
 8000a64:	4691      	mov	r9, r2
 8000a66:	4698      	mov	r8, r3
 8000a68:	469a      	mov	sl, r3
 8000a6a:	1a2d      	subs	r5, r5, r0
 8000a6c:	e74b      	b.n	8000906 <__aeabi_fmul+0x36>
 8000a6e:	0020      	movs	r0, r4
 8000a70:	f002 f956 	bl	8002d20 <__clzsi2>
 8000a74:	4642      	mov	r2, r8
 8000a76:	1f43      	subs	r3, r0, #5
 8000a78:	409c      	lsls	r4, r3
 8000a7a:	1a2b      	subs	r3, r5, r0
 8000a7c:	3b76      	subs	r3, #118	@ 0x76
 8000a7e:	2100      	movs	r1, #0
 8000a80:	1c5d      	adds	r5, r3, #1
 8000a82:	2a0a      	cmp	r2, #10
 8000a84:	dc00      	bgt.n	8000a88 <__aeabi_fmul+0x1b8>
 8000a86:	e752      	b.n	800092e <__aeabi_fmul+0x5e>
 8000a88:	e780      	b.n	800098c <__aeabi_fmul+0xbc>
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	2b1b      	cmp	r3, #27
 8000a90:	dd00      	ble.n	8000a94 <__aeabi_fmul+0x1c4>
 8000a92:	e758      	b.n	8000946 <__aeabi_fmul+0x76>
 8000a94:	359e      	adds	r5, #158	@ 0x9e
 8000a96:	0022      	movs	r2, r4
 8000a98:	40ac      	lsls	r4, r5
 8000a9a:	40da      	lsrs	r2, r3
 8000a9c:	1e63      	subs	r3, r4, #1
 8000a9e:	419c      	sbcs	r4, r3
 8000aa0:	4322      	orrs	r2, r4
 8000aa2:	0753      	lsls	r3, r2, #29
 8000aa4:	d004      	beq.n	8000ab0 <__aeabi_fmul+0x1e0>
 8000aa6:	230f      	movs	r3, #15
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	2b04      	cmp	r3, #4
 8000aac:	d000      	beq.n	8000ab0 <__aeabi_fmul+0x1e0>
 8000aae:	3204      	adds	r2, #4
 8000ab0:	0153      	lsls	r3, r2, #5
 8000ab2:	d537      	bpl.n	8000b24 <__aeabi_fmul+0x254>
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	e747      	b.n	800094a <__aeabi_fmul+0x7a>
 8000aba:	0c21      	lsrs	r1, r4, #16
 8000abc:	464a      	mov	r2, r9
 8000abe:	0424      	lsls	r4, r4, #16
 8000ac0:	0c24      	lsrs	r4, r4, #16
 8000ac2:	0027      	movs	r7, r4
 8000ac4:	0c10      	lsrs	r0, r2, #16
 8000ac6:	0412      	lsls	r2, r2, #16
 8000ac8:	0c12      	lsrs	r2, r2, #16
 8000aca:	4344      	muls	r4, r0
 8000acc:	4357      	muls	r7, r2
 8000ace:	4348      	muls	r0, r1
 8000ad0:	4351      	muls	r1, r2
 8000ad2:	0c3a      	lsrs	r2, r7, #16
 8000ad4:	1909      	adds	r1, r1, r4
 8000ad6:	1852      	adds	r2, r2, r1
 8000ad8:	4294      	cmp	r4, r2
 8000ada:	d903      	bls.n	8000ae4 <__aeabi_fmul+0x214>
 8000adc:	2180      	movs	r1, #128	@ 0x80
 8000ade:	0249      	lsls	r1, r1, #9
 8000ae0:	468c      	mov	ip, r1
 8000ae2:	4460      	add	r0, ip
 8000ae4:	043f      	lsls	r7, r7, #16
 8000ae6:	0411      	lsls	r1, r2, #16
 8000ae8:	0c3f      	lsrs	r7, r7, #16
 8000aea:	19c9      	adds	r1, r1, r7
 8000aec:	018c      	lsls	r4, r1, #6
 8000aee:	1e67      	subs	r7, r4, #1
 8000af0:	41bc      	sbcs	r4, r7
 8000af2:	0c12      	lsrs	r2, r2, #16
 8000af4:	0e89      	lsrs	r1, r1, #26
 8000af6:	1812      	adds	r2, r2, r0
 8000af8:	430c      	orrs	r4, r1
 8000afa:	0192      	lsls	r2, r2, #6
 8000afc:	4314      	orrs	r4, r2
 8000afe:	0112      	lsls	r2, r2, #4
 8000b00:	d50e      	bpl.n	8000b20 <__aeabi_fmul+0x250>
 8000b02:	2301      	movs	r3, #1
 8000b04:	0862      	lsrs	r2, r4, #1
 8000b06:	401c      	ands	r4, r3
 8000b08:	4314      	orrs	r4, r2
 8000b0a:	e749      	b.n	80009a0 <__aeabi_fmul+0xd0>
 8000b0c:	003e      	movs	r6, r7
 8000b0e:	46a1      	mov	r9, r4
 8000b10:	2280      	movs	r2, #128	@ 0x80
 8000b12:	464b      	mov	r3, r9
 8000b14:	03d2      	lsls	r2, r2, #15
 8000b16:	431a      	orrs	r2, r3
 8000b18:	0252      	lsls	r2, r2, #9
 8000b1a:	20ff      	movs	r0, #255	@ 0xff
 8000b1c:	0a52      	lsrs	r2, r2, #9
 8000b1e:	e714      	b.n	800094a <__aeabi_fmul+0x7a>
 8000b20:	001d      	movs	r5, r3
 8000b22:	e73d      	b.n	80009a0 <__aeabi_fmul+0xd0>
 8000b24:	0192      	lsls	r2, r2, #6
 8000b26:	2000      	movs	r0, #0
 8000b28:	0a52      	lsrs	r2, r2, #9
 8000b2a:	e70e      	b.n	800094a <__aeabi_fmul+0x7a>
 8000b2c:	290f      	cmp	r1, #15
 8000b2e:	d1ed      	bne.n	8000b0c <__aeabi_fmul+0x23c>
 8000b30:	2280      	movs	r2, #128	@ 0x80
 8000b32:	464b      	mov	r3, r9
 8000b34:	03d2      	lsls	r2, r2, #15
 8000b36:	4213      	tst	r3, r2
 8000b38:	d0ea      	beq.n	8000b10 <__aeabi_fmul+0x240>
 8000b3a:	4214      	tst	r4, r2
 8000b3c:	d1e8      	bne.n	8000b10 <__aeabi_fmul+0x240>
 8000b3e:	003e      	movs	r6, r7
 8000b40:	20ff      	movs	r0, #255	@ 0xff
 8000b42:	4322      	orrs	r2, r4
 8000b44:	e701      	b.n	800094a <__aeabi_fmul+0x7a>
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	f7ffffff 	.word	0xf7ffffff

08000b4c <__aeabi_fsub>:
 8000b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b4e:	4647      	mov	r7, r8
 8000b50:	46ce      	mov	lr, r9
 8000b52:	024e      	lsls	r6, r1, #9
 8000b54:	0243      	lsls	r3, r0, #9
 8000b56:	0045      	lsls	r5, r0, #1
 8000b58:	0a72      	lsrs	r2, r6, #9
 8000b5a:	0fc4      	lsrs	r4, r0, #31
 8000b5c:	0048      	lsls	r0, r1, #1
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	4694      	mov	ip, r2
 8000b62:	0a5f      	lsrs	r7, r3, #9
 8000b64:	0e2d      	lsrs	r5, r5, #24
 8000b66:	099b      	lsrs	r3, r3, #6
 8000b68:	0e00      	lsrs	r0, r0, #24
 8000b6a:	0fc9      	lsrs	r1, r1, #31
 8000b6c:	09b6      	lsrs	r6, r6, #6
 8000b6e:	28ff      	cmp	r0, #255	@ 0xff
 8000b70:	d024      	beq.n	8000bbc <__aeabi_fsub+0x70>
 8000b72:	2201      	movs	r2, #1
 8000b74:	4051      	eors	r1, r2
 8000b76:	1a2a      	subs	r2, r5, r0
 8000b78:	428c      	cmp	r4, r1
 8000b7a:	d00f      	beq.n	8000b9c <__aeabi_fsub+0x50>
 8000b7c:	2a00      	cmp	r2, #0
 8000b7e:	dc00      	bgt.n	8000b82 <__aeabi_fsub+0x36>
 8000b80:	e16a      	b.n	8000e58 <__aeabi_fsub+0x30c>
 8000b82:	2800      	cmp	r0, #0
 8000b84:	d135      	bne.n	8000bf2 <__aeabi_fsub+0xa6>
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	d100      	bne.n	8000b8c <__aeabi_fsub+0x40>
 8000b8a:	e0a2      	b.n	8000cd2 <__aeabi_fsub+0x186>
 8000b8c:	1e51      	subs	r1, r2, #1
 8000b8e:	2a01      	cmp	r2, #1
 8000b90:	d100      	bne.n	8000b94 <__aeabi_fsub+0x48>
 8000b92:	e124      	b.n	8000dde <__aeabi_fsub+0x292>
 8000b94:	2aff      	cmp	r2, #255	@ 0xff
 8000b96:	d021      	beq.n	8000bdc <__aeabi_fsub+0x90>
 8000b98:	000a      	movs	r2, r1
 8000b9a:	e02f      	b.n	8000bfc <__aeabi_fsub+0xb0>
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	dc00      	bgt.n	8000ba2 <__aeabi_fsub+0x56>
 8000ba0:	e167      	b.n	8000e72 <__aeabi_fsub+0x326>
 8000ba2:	2800      	cmp	r0, #0
 8000ba4:	d05e      	beq.n	8000c64 <__aeabi_fsub+0x118>
 8000ba6:	2dff      	cmp	r5, #255	@ 0xff
 8000ba8:	d018      	beq.n	8000bdc <__aeabi_fsub+0x90>
 8000baa:	2180      	movs	r1, #128	@ 0x80
 8000bac:	04c9      	lsls	r1, r1, #19
 8000bae:	430e      	orrs	r6, r1
 8000bb0:	2a1b      	cmp	r2, #27
 8000bb2:	dc00      	bgt.n	8000bb6 <__aeabi_fsub+0x6a>
 8000bb4:	e076      	b.n	8000ca4 <__aeabi_fsub+0x158>
 8000bb6:	002a      	movs	r2, r5
 8000bb8:	3301      	adds	r3, #1
 8000bba:	e032      	b.n	8000c22 <__aeabi_fsub+0xd6>
 8000bbc:	002a      	movs	r2, r5
 8000bbe:	3aff      	subs	r2, #255	@ 0xff
 8000bc0:	4691      	mov	r9, r2
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	d042      	beq.n	8000c4c <__aeabi_fsub+0x100>
 8000bc6:	428c      	cmp	r4, r1
 8000bc8:	d055      	beq.n	8000c76 <__aeabi_fsub+0x12a>
 8000bca:	464a      	mov	r2, r9
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	d100      	bne.n	8000bd2 <__aeabi_fsub+0x86>
 8000bd0:	e09c      	b.n	8000d0c <__aeabi_fsub+0x1c0>
 8000bd2:	2d00      	cmp	r5, #0
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_fsub+0x8c>
 8000bd6:	e077      	b.n	8000cc8 <__aeabi_fsub+0x17c>
 8000bd8:	000c      	movs	r4, r1
 8000bda:	0033      	movs	r3, r6
 8000bdc:	08db      	lsrs	r3, r3, #3
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d100      	bne.n	8000be4 <__aeabi_fsub+0x98>
 8000be2:	e06e      	b.n	8000cc2 <__aeabi_fsub+0x176>
 8000be4:	2280      	movs	r2, #128	@ 0x80
 8000be6:	03d2      	lsls	r2, r2, #15
 8000be8:	4313      	orrs	r3, r2
 8000bea:	025b      	lsls	r3, r3, #9
 8000bec:	20ff      	movs	r0, #255	@ 0xff
 8000bee:	0a5b      	lsrs	r3, r3, #9
 8000bf0:	e024      	b.n	8000c3c <__aeabi_fsub+0xf0>
 8000bf2:	2dff      	cmp	r5, #255	@ 0xff
 8000bf4:	d0f2      	beq.n	8000bdc <__aeabi_fsub+0x90>
 8000bf6:	2180      	movs	r1, #128	@ 0x80
 8000bf8:	04c9      	lsls	r1, r1, #19
 8000bfa:	430e      	orrs	r6, r1
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	2a1b      	cmp	r2, #27
 8000c00:	dc08      	bgt.n	8000c14 <__aeabi_fsub+0xc8>
 8000c02:	0031      	movs	r1, r6
 8000c04:	2020      	movs	r0, #32
 8000c06:	40d1      	lsrs	r1, r2
 8000c08:	1a82      	subs	r2, r0, r2
 8000c0a:	4096      	lsls	r6, r2
 8000c0c:	0032      	movs	r2, r6
 8000c0e:	1e50      	subs	r0, r2, #1
 8000c10:	4182      	sbcs	r2, r0
 8000c12:	4311      	orrs	r1, r2
 8000c14:	1a5b      	subs	r3, r3, r1
 8000c16:	015a      	lsls	r2, r3, #5
 8000c18:	d460      	bmi.n	8000cdc <__aeabi_fsub+0x190>
 8000c1a:	2107      	movs	r1, #7
 8000c1c:	002a      	movs	r2, r5
 8000c1e:	4019      	ands	r1, r3
 8000c20:	d057      	beq.n	8000cd2 <__aeabi_fsub+0x186>
 8000c22:	210f      	movs	r1, #15
 8000c24:	4019      	ands	r1, r3
 8000c26:	2904      	cmp	r1, #4
 8000c28:	d000      	beq.n	8000c2c <__aeabi_fsub+0xe0>
 8000c2a:	3304      	adds	r3, #4
 8000c2c:	0159      	lsls	r1, r3, #5
 8000c2e:	d550      	bpl.n	8000cd2 <__aeabi_fsub+0x186>
 8000c30:	1c50      	adds	r0, r2, #1
 8000c32:	2afe      	cmp	r2, #254	@ 0xfe
 8000c34:	d045      	beq.n	8000cc2 <__aeabi_fsub+0x176>
 8000c36:	019b      	lsls	r3, r3, #6
 8000c38:	b2c0      	uxtb	r0, r0
 8000c3a:	0a5b      	lsrs	r3, r3, #9
 8000c3c:	05c0      	lsls	r0, r0, #23
 8000c3e:	4318      	orrs	r0, r3
 8000c40:	07e4      	lsls	r4, r4, #31
 8000c42:	4320      	orrs	r0, r4
 8000c44:	bcc0      	pop	{r6, r7}
 8000c46:	46b9      	mov	r9, r7
 8000c48:	46b0      	mov	r8, r6
 8000c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	4051      	eors	r1, r2
 8000c50:	428c      	cmp	r4, r1
 8000c52:	d1ba      	bne.n	8000bca <__aeabi_fsub+0x7e>
 8000c54:	464a      	mov	r2, r9
 8000c56:	2a00      	cmp	r2, #0
 8000c58:	d010      	beq.n	8000c7c <__aeabi_fsub+0x130>
 8000c5a:	2d00      	cmp	r5, #0
 8000c5c:	d100      	bne.n	8000c60 <__aeabi_fsub+0x114>
 8000c5e:	e098      	b.n	8000d92 <__aeabi_fsub+0x246>
 8000c60:	2300      	movs	r3, #0
 8000c62:	e7bb      	b.n	8000bdc <__aeabi_fsub+0x90>
 8000c64:	2e00      	cmp	r6, #0
 8000c66:	d034      	beq.n	8000cd2 <__aeabi_fsub+0x186>
 8000c68:	1e51      	subs	r1, r2, #1
 8000c6a:	2a01      	cmp	r2, #1
 8000c6c:	d06e      	beq.n	8000d4c <__aeabi_fsub+0x200>
 8000c6e:	2aff      	cmp	r2, #255	@ 0xff
 8000c70:	d0b4      	beq.n	8000bdc <__aeabi_fsub+0x90>
 8000c72:	000a      	movs	r2, r1
 8000c74:	e79c      	b.n	8000bb0 <__aeabi_fsub+0x64>
 8000c76:	2a00      	cmp	r2, #0
 8000c78:	d000      	beq.n	8000c7c <__aeabi_fsub+0x130>
 8000c7a:	e088      	b.n	8000d8e <__aeabi_fsub+0x242>
 8000c7c:	20fe      	movs	r0, #254	@ 0xfe
 8000c7e:	1c6a      	adds	r2, r5, #1
 8000c80:	4210      	tst	r0, r2
 8000c82:	d000      	beq.n	8000c86 <__aeabi_fsub+0x13a>
 8000c84:	e092      	b.n	8000dac <__aeabi_fsub+0x260>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	d000      	beq.n	8000c8c <__aeabi_fsub+0x140>
 8000c8a:	e0a4      	b.n	8000dd6 <__aeabi_fsub+0x28a>
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d100      	bne.n	8000c92 <__aeabi_fsub+0x146>
 8000c90:	e0cb      	b.n	8000e2a <__aeabi_fsub+0x2de>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	d000      	beq.n	8000c98 <__aeabi_fsub+0x14c>
 8000c96:	e0ca      	b.n	8000e2e <__aeabi_fsub+0x2e2>
 8000c98:	2200      	movs	r2, #0
 8000c9a:	08db      	lsrs	r3, r3, #3
 8000c9c:	025b      	lsls	r3, r3, #9
 8000c9e:	0a5b      	lsrs	r3, r3, #9
 8000ca0:	b2d0      	uxtb	r0, r2
 8000ca2:	e7cb      	b.n	8000c3c <__aeabi_fsub+0xf0>
 8000ca4:	0031      	movs	r1, r6
 8000ca6:	2020      	movs	r0, #32
 8000ca8:	40d1      	lsrs	r1, r2
 8000caa:	1a82      	subs	r2, r0, r2
 8000cac:	4096      	lsls	r6, r2
 8000cae:	0032      	movs	r2, r6
 8000cb0:	1e50      	subs	r0, r2, #1
 8000cb2:	4182      	sbcs	r2, r0
 8000cb4:	430a      	orrs	r2, r1
 8000cb6:	189b      	adds	r3, r3, r2
 8000cb8:	015a      	lsls	r2, r3, #5
 8000cba:	d5ae      	bpl.n	8000c1a <__aeabi_fsub+0xce>
 8000cbc:	1c6a      	adds	r2, r5, #1
 8000cbe:	2dfe      	cmp	r5, #254	@ 0xfe
 8000cc0:	d14a      	bne.n	8000d58 <__aeabi_fsub+0x20c>
 8000cc2:	20ff      	movs	r0, #255	@ 0xff
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e7b9      	b.n	8000c3c <__aeabi_fsub+0xf0>
 8000cc8:	22ff      	movs	r2, #255	@ 0xff
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d14b      	bne.n	8000d66 <__aeabi_fsub+0x21a>
 8000cce:	000c      	movs	r4, r1
 8000cd0:	0033      	movs	r3, r6
 8000cd2:	08db      	lsrs	r3, r3, #3
 8000cd4:	2aff      	cmp	r2, #255	@ 0xff
 8000cd6:	d100      	bne.n	8000cda <__aeabi_fsub+0x18e>
 8000cd8:	e781      	b.n	8000bde <__aeabi_fsub+0x92>
 8000cda:	e7df      	b.n	8000c9c <__aeabi_fsub+0x150>
 8000cdc:	019f      	lsls	r7, r3, #6
 8000cde:	09bf      	lsrs	r7, r7, #6
 8000ce0:	0038      	movs	r0, r7
 8000ce2:	f002 f81d 	bl	8002d20 <__clzsi2>
 8000ce6:	3805      	subs	r0, #5
 8000ce8:	4087      	lsls	r7, r0
 8000cea:	4285      	cmp	r5, r0
 8000cec:	dc21      	bgt.n	8000d32 <__aeabi_fsub+0x1e6>
 8000cee:	003b      	movs	r3, r7
 8000cf0:	2120      	movs	r1, #32
 8000cf2:	1b42      	subs	r2, r0, r5
 8000cf4:	3201      	adds	r2, #1
 8000cf6:	40d3      	lsrs	r3, r2
 8000cf8:	1a8a      	subs	r2, r1, r2
 8000cfa:	4097      	lsls	r7, r2
 8000cfc:	1e7a      	subs	r2, r7, #1
 8000cfe:	4197      	sbcs	r7, r2
 8000d00:	2200      	movs	r2, #0
 8000d02:	433b      	orrs	r3, r7
 8000d04:	0759      	lsls	r1, r3, #29
 8000d06:	d000      	beq.n	8000d0a <__aeabi_fsub+0x1be>
 8000d08:	e78b      	b.n	8000c22 <__aeabi_fsub+0xd6>
 8000d0a:	e78f      	b.n	8000c2c <__aeabi_fsub+0xe0>
 8000d0c:	20fe      	movs	r0, #254	@ 0xfe
 8000d0e:	1c6a      	adds	r2, r5, #1
 8000d10:	4210      	tst	r0, r2
 8000d12:	d112      	bne.n	8000d3a <__aeabi_fsub+0x1ee>
 8000d14:	2d00      	cmp	r5, #0
 8000d16:	d152      	bne.n	8000dbe <__aeabi_fsub+0x272>
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d07c      	beq.n	8000e16 <__aeabi_fsub+0x2ca>
 8000d1c:	2e00      	cmp	r6, #0
 8000d1e:	d0bb      	beq.n	8000c98 <__aeabi_fsub+0x14c>
 8000d20:	1b9a      	subs	r2, r3, r6
 8000d22:	0150      	lsls	r0, r2, #5
 8000d24:	d400      	bmi.n	8000d28 <__aeabi_fsub+0x1dc>
 8000d26:	e08b      	b.n	8000e40 <__aeabi_fsub+0x2f4>
 8000d28:	2401      	movs	r4, #1
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	1af3      	subs	r3, r6, r3
 8000d2e:	400c      	ands	r4, r1
 8000d30:	e7e8      	b.n	8000d04 <__aeabi_fsub+0x1b8>
 8000d32:	4b56      	ldr	r3, [pc, #344]	@ (8000e8c <__aeabi_fsub+0x340>)
 8000d34:	1a2a      	subs	r2, r5, r0
 8000d36:	403b      	ands	r3, r7
 8000d38:	e7e4      	b.n	8000d04 <__aeabi_fsub+0x1b8>
 8000d3a:	1b9f      	subs	r7, r3, r6
 8000d3c:	017a      	lsls	r2, r7, #5
 8000d3e:	d446      	bmi.n	8000dce <__aeabi_fsub+0x282>
 8000d40:	2f00      	cmp	r7, #0
 8000d42:	d1cd      	bne.n	8000ce0 <__aeabi_fsub+0x194>
 8000d44:	2400      	movs	r4, #0
 8000d46:	2000      	movs	r0, #0
 8000d48:	2300      	movs	r3, #0
 8000d4a:	e777      	b.n	8000c3c <__aeabi_fsub+0xf0>
 8000d4c:	199b      	adds	r3, r3, r6
 8000d4e:	2501      	movs	r5, #1
 8000d50:	3201      	adds	r2, #1
 8000d52:	0159      	lsls	r1, r3, #5
 8000d54:	d400      	bmi.n	8000d58 <__aeabi_fsub+0x20c>
 8000d56:	e760      	b.n	8000c1a <__aeabi_fsub+0xce>
 8000d58:	2101      	movs	r1, #1
 8000d5a:	484d      	ldr	r0, [pc, #308]	@ (8000e90 <__aeabi_fsub+0x344>)
 8000d5c:	4019      	ands	r1, r3
 8000d5e:	085b      	lsrs	r3, r3, #1
 8000d60:	4003      	ands	r3, r0
 8000d62:	430b      	orrs	r3, r1
 8000d64:	e7ce      	b.n	8000d04 <__aeabi_fsub+0x1b8>
 8000d66:	1e57      	subs	r7, r2, #1
 8000d68:	2a01      	cmp	r2, #1
 8000d6a:	d05a      	beq.n	8000e22 <__aeabi_fsub+0x2d6>
 8000d6c:	000c      	movs	r4, r1
 8000d6e:	2aff      	cmp	r2, #255	@ 0xff
 8000d70:	d033      	beq.n	8000dda <__aeabi_fsub+0x28e>
 8000d72:	2201      	movs	r2, #1
 8000d74:	2f1b      	cmp	r7, #27
 8000d76:	dc07      	bgt.n	8000d88 <__aeabi_fsub+0x23c>
 8000d78:	2120      	movs	r1, #32
 8000d7a:	1bc9      	subs	r1, r1, r7
 8000d7c:	001a      	movs	r2, r3
 8000d7e:	408b      	lsls	r3, r1
 8000d80:	40fa      	lsrs	r2, r7
 8000d82:	1e59      	subs	r1, r3, #1
 8000d84:	418b      	sbcs	r3, r1
 8000d86:	431a      	orrs	r2, r3
 8000d88:	0005      	movs	r5, r0
 8000d8a:	1ab3      	subs	r3, r6, r2
 8000d8c:	e743      	b.n	8000c16 <__aeabi_fsub+0xca>
 8000d8e:	2d00      	cmp	r5, #0
 8000d90:	d123      	bne.n	8000dda <__aeabi_fsub+0x28e>
 8000d92:	22ff      	movs	r2, #255	@ 0xff
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d09b      	beq.n	8000cd0 <__aeabi_fsub+0x184>
 8000d98:	1e51      	subs	r1, r2, #1
 8000d9a:	2a01      	cmp	r2, #1
 8000d9c:	d0d6      	beq.n	8000d4c <__aeabi_fsub+0x200>
 8000d9e:	2aff      	cmp	r2, #255	@ 0xff
 8000da0:	d01b      	beq.n	8000dda <__aeabi_fsub+0x28e>
 8000da2:	291b      	cmp	r1, #27
 8000da4:	dd2c      	ble.n	8000e00 <__aeabi_fsub+0x2b4>
 8000da6:	0002      	movs	r2, r0
 8000da8:	1c73      	adds	r3, r6, #1
 8000daa:	e73a      	b.n	8000c22 <__aeabi_fsub+0xd6>
 8000dac:	2aff      	cmp	r2, #255	@ 0xff
 8000dae:	d088      	beq.n	8000cc2 <__aeabi_fsub+0x176>
 8000db0:	199b      	adds	r3, r3, r6
 8000db2:	085b      	lsrs	r3, r3, #1
 8000db4:	0759      	lsls	r1, r3, #29
 8000db6:	d000      	beq.n	8000dba <__aeabi_fsub+0x26e>
 8000db8:	e733      	b.n	8000c22 <__aeabi_fsub+0xd6>
 8000dba:	08db      	lsrs	r3, r3, #3
 8000dbc:	e76e      	b.n	8000c9c <__aeabi_fsub+0x150>
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d110      	bne.n	8000de4 <__aeabi_fsub+0x298>
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d043      	beq.n	8000e4e <__aeabi_fsub+0x302>
 8000dc6:	2401      	movs	r4, #1
 8000dc8:	0033      	movs	r3, r6
 8000dca:	400c      	ands	r4, r1
 8000dcc:	e706      	b.n	8000bdc <__aeabi_fsub+0x90>
 8000dce:	2401      	movs	r4, #1
 8000dd0:	1af7      	subs	r7, r6, r3
 8000dd2:	400c      	ands	r4, r1
 8000dd4:	e784      	b.n	8000ce0 <__aeabi_fsub+0x194>
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d104      	bne.n	8000de4 <__aeabi_fsub+0x298>
 8000dda:	0033      	movs	r3, r6
 8000ddc:	e6fe      	b.n	8000bdc <__aeabi_fsub+0x90>
 8000dde:	2501      	movs	r5, #1
 8000de0:	1b9b      	subs	r3, r3, r6
 8000de2:	e718      	b.n	8000c16 <__aeabi_fsub+0xca>
 8000de4:	2e00      	cmp	r6, #0
 8000de6:	d100      	bne.n	8000dea <__aeabi_fsub+0x29e>
 8000de8:	e6f8      	b.n	8000bdc <__aeabi_fsub+0x90>
 8000dea:	2280      	movs	r2, #128	@ 0x80
 8000dec:	03d2      	lsls	r2, r2, #15
 8000dee:	4297      	cmp	r7, r2
 8000df0:	d304      	bcc.n	8000dfc <__aeabi_fsub+0x2b0>
 8000df2:	4594      	cmp	ip, r2
 8000df4:	d202      	bcs.n	8000dfc <__aeabi_fsub+0x2b0>
 8000df6:	2401      	movs	r4, #1
 8000df8:	0033      	movs	r3, r6
 8000dfa:	400c      	ands	r4, r1
 8000dfc:	08db      	lsrs	r3, r3, #3
 8000dfe:	e6f1      	b.n	8000be4 <__aeabi_fsub+0x98>
 8000e00:	001a      	movs	r2, r3
 8000e02:	2520      	movs	r5, #32
 8000e04:	40ca      	lsrs	r2, r1
 8000e06:	1a69      	subs	r1, r5, r1
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	1e59      	subs	r1, r3, #1
 8000e0c:	418b      	sbcs	r3, r1
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	0005      	movs	r5, r0
 8000e12:	199b      	adds	r3, r3, r6
 8000e14:	e750      	b.n	8000cb8 <__aeabi_fsub+0x16c>
 8000e16:	2e00      	cmp	r6, #0
 8000e18:	d094      	beq.n	8000d44 <__aeabi_fsub+0x1f8>
 8000e1a:	2401      	movs	r4, #1
 8000e1c:	0033      	movs	r3, r6
 8000e1e:	400c      	ands	r4, r1
 8000e20:	e73a      	b.n	8000c98 <__aeabi_fsub+0x14c>
 8000e22:	000c      	movs	r4, r1
 8000e24:	2501      	movs	r5, #1
 8000e26:	1af3      	subs	r3, r6, r3
 8000e28:	e6f5      	b.n	8000c16 <__aeabi_fsub+0xca>
 8000e2a:	0033      	movs	r3, r6
 8000e2c:	e734      	b.n	8000c98 <__aeabi_fsub+0x14c>
 8000e2e:	199b      	adds	r3, r3, r6
 8000e30:	2200      	movs	r2, #0
 8000e32:	0159      	lsls	r1, r3, #5
 8000e34:	d5c1      	bpl.n	8000dba <__aeabi_fsub+0x26e>
 8000e36:	4a15      	ldr	r2, [pc, #84]	@ (8000e8c <__aeabi_fsub+0x340>)
 8000e38:	4013      	ands	r3, r2
 8000e3a:	08db      	lsrs	r3, r3, #3
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	e72d      	b.n	8000c9c <__aeabi_fsub+0x150>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	d100      	bne.n	8000e46 <__aeabi_fsub+0x2fa>
 8000e44:	e77e      	b.n	8000d44 <__aeabi_fsub+0x1f8>
 8000e46:	0013      	movs	r3, r2
 8000e48:	2200      	movs	r2, #0
 8000e4a:	08db      	lsrs	r3, r3, #3
 8000e4c:	e726      	b.n	8000c9c <__aeabi_fsub+0x150>
 8000e4e:	2380      	movs	r3, #128	@ 0x80
 8000e50:	2400      	movs	r4, #0
 8000e52:	20ff      	movs	r0, #255	@ 0xff
 8000e54:	03db      	lsls	r3, r3, #15
 8000e56:	e6f1      	b.n	8000c3c <__aeabi_fsub+0xf0>
 8000e58:	2a00      	cmp	r2, #0
 8000e5a:	d100      	bne.n	8000e5e <__aeabi_fsub+0x312>
 8000e5c:	e756      	b.n	8000d0c <__aeabi_fsub+0x1c0>
 8000e5e:	1b47      	subs	r7, r0, r5
 8000e60:	003a      	movs	r2, r7
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d100      	bne.n	8000e68 <__aeabi_fsub+0x31c>
 8000e66:	e730      	b.n	8000cca <__aeabi_fsub+0x17e>
 8000e68:	2280      	movs	r2, #128	@ 0x80
 8000e6a:	04d2      	lsls	r2, r2, #19
 8000e6c:	000c      	movs	r4, r1
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	e77f      	b.n	8000d72 <__aeabi_fsub+0x226>
 8000e72:	2a00      	cmp	r2, #0
 8000e74:	d100      	bne.n	8000e78 <__aeabi_fsub+0x32c>
 8000e76:	e701      	b.n	8000c7c <__aeabi_fsub+0x130>
 8000e78:	1b41      	subs	r1, r0, r5
 8000e7a:	2d00      	cmp	r5, #0
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fsub+0x336>
 8000e7e:	000a      	movs	r2, r1
 8000e80:	e788      	b.n	8000d94 <__aeabi_fsub+0x248>
 8000e82:	2280      	movs	r2, #128	@ 0x80
 8000e84:	04d2      	lsls	r2, r2, #19
 8000e86:	4313      	orrs	r3, r2
 8000e88:	e78b      	b.n	8000da2 <__aeabi_fsub+0x256>
 8000e8a:	46c0      	nop			@ (mov r8, r8)
 8000e8c:	fbffffff 	.word	0xfbffffff
 8000e90:	7dffffff 	.word	0x7dffffff

08000e94 <__aeabi_ui2f>:
 8000e94:	b570      	push	{r4, r5, r6, lr}
 8000e96:	1e04      	subs	r4, r0, #0
 8000e98:	d00e      	beq.n	8000eb8 <__aeabi_ui2f+0x24>
 8000e9a:	f001 ff41 	bl	8002d20 <__clzsi2>
 8000e9e:	239e      	movs	r3, #158	@ 0x9e
 8000ea0:	0001      	movs	r1, r0
 8000ea2:	1a1b      	subs	r3, r3, r0
 8000ea4:	2b96      	cmp	r3, #150	@ 0x96
 8000ea6:	dc0c      	bgt.n	8000ec2 <__aeabi_ui2f+0x2e>
 8000ea8:	2808      	cmp	r0, #8
 8000eaa:	d02f      	beq.n	8000f0c <__aeabi_ui2f+0x78>
 8000eac:	3908      	subs	r1, #8
 8000eae:	408c      	lsls	r4, r1
 8000eb0:	0264      	lsls	r4, r4, #9
 8000eb2:	0a64      	lsrs	r4, r4, #9
 8000eb4:	b2d8      	uxtb	r0, r3
 8000eb6:	e001      	b.n	8000ebc <__aeabi_ui2f+0x28>
 8000eb8:	2000      	movs	r0, #0
 8000eba:	2400      	movs	r4, #0
 8000ebc:	05c0      	lsls	r0, r0, #23
 8000ebe:	4320      	orrs	r0, r4
 8000ec0:	bd70      	pop	{r4, r5, r6, pc}
 8000ec2:	2b99      	cmp	r3, #153	@ 0x99
 8000ec4:	dc16      	bgt.n	8000ef4 <__aeabi_ui2f+0x60>
 8000ec6:	1f42      	subs	r2, r0, #5
 8000ec8:	2805      	cmp	r0, #5
 8000eca:	d000      	beq.n	8000ece <__aeabi_ui2f+0x3a>
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	0022      	movs	r2, r4
 8000ed0:	4810      	ldr	r0, [pc, #64]	@ (8000f14 <__aeabi_ui2f+0x80>)
 8000ed2:	4002      	ands	r2, r0
 8000ed4:	0765      	lsls	r5, r4, #29
 8000ed6:	d009      	beq.n	8000eec <__aeabi_ui2f+0x58>
 8000ed8:	250f      	movs	r5, #15
 8000eda:	402c      	ands	r4, r5
 8000edc:	2c04      	cmp	r4, #4
 8000ede:	d005      	beq.n	8000eec <__aeabi_ui2f+0x58>
 8000ee0:	3204      	adds	r2, #4
 8000ee2:	0154      	lsls	r4, r2, #5
 8000ee4:	d502      	bpl.n	8000eec <__aeabi_ui2f+0x58>
 8000ee6:	239f      	movs	r3, #159	@ 0x9f
 8000ee8:	4002      	ands	r2, r0
 8000eea:	1a5b      	subs	r3, r3, r1
 8000eec:	0192      	lsls	r2, r2, #6
 8000eee:	0a54      	lsrs	r4, r2, #9
 8000ef0:	b2d8      	uxtb	r0, r3
 8000ef2:	e7e3      	b.n	8000ebc <__aeabi_ui2f+0x28>
 8000ef4:	0002      	movs	r2, r0
 8000ef6:	0020      	movs	r0, r4
 8000ef8:	321b      	adds	r2, #27
 8000efa:	4090      	lsls	r0, r2
 8000efc:	0002      	movs	r2, r0
 8000efe:	1e50      	subs	r0, r2, #1
 8000f00:	4182      	sbcs	r2, r0
 8000f02:	2005      	movs	r0, #5
 8000f04:	1a40      	subs	r0, r0, r1
 8000f06:	40c4      	lsrs	r4, r0
 8000f08:	4314      	orrs	r4, r2
 8000f0a:	e7e0      	b.n	8000ece <__aeabi_ui2f+0x3a>
 8000f0c:	0264      	lsls	r4, r4, #9
 8000f0e:	2096      	movs	r0, #150	@ 0x96
 8000f10:	0a64      	lsrs	r4, r4, #9
 8000f12:	e7d3      	b.n	8000ebc <__aeabi_ui2f+0x28>
 8000f14:	fbffffff 	.word	0xfbffffff

08000f18 <__aeabi_dadd>:
 8000f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f1a:	4657      	mov	r7, sl
 8000f1c:	464e      	mov	r6, r9
 8000f1e:	4645      	mov	r5, r8
 8000f20:	46de      	mov	lr, fp
 8000f22:	b5e0      	push	{r5, r6, r7, lr}
 8000f24:	b083      	sub	sp, #12
 8000f26:	9000      	str	r0, [sp, #0]
 8000f28:	9101      	str	r1, [sp, #4]
 8000f2a:	030c      	lsls	r4, r1, #12
 8000f2c:	004f      	lsls	r7, r1, #1
 8000f2e:	0fce      	lsrs	r6, r1, #31
 8000f30:	0a61      	lsrs	r1, r4, #9
 8000f32:	9c00      	ldr	r4, [sp, #0]
 8000f34:	031d      	lsls	r5, r3, #12
 8000f36:	0f64      	lsrs	r4, r4, #29
 8000f38:	430c      	orrs	r4, r1
 8000f3a:	9900      	ldr	r1, [sp, #0]
 8000f3c:	9200      	str	r2, [sp, #0]
 8000f3e:	9301      	str	r3, [sp, #4]
 8000f40:	00c8      	lsls	r0, r1, #3
 8000f42:	0059      	lsls	r1, r3, #1
 8000f44:	0d4b      	lsrs	r3, r1, #21
 8000f46:	4699      	mov	r9, r3
 8000f48:	9a00      	ldr	r2, [sp, #0]
 8000f4a:	9b01      	ldr	r3, [sp, #4]
 8000f4c:	0a6d      	lsrs	r5, r5, #9
 8000f4e:	0fd9      	lsrs	r1, r3, #31
 8000f50:	0f53      	lsrs	r3, r2, #29
 8000f52:	432b      	orrs	r3, r5
 8000f54:	469a      	mov	sl, r3
 8000f56:	9b00      	ldr	r3, [sp, #0]
 8000f58:	0d7f      	lsrs	r7, r7, #21
 8000f5a:	00da      	lsls	r2, r3, #3
 8000f5c:	4694      	mov	ip, r2
 8000f5e:	464a      	mov	r2, r9
 8000f60:	46b0      	mov	r8, r6
 8000f62:	1aba      	subs	r2, r7, r2
 8000f64:	428e      	cmp	r6, r1
 8000f66:	d100      	bne.n	8000f6a <__aeabi_dadd+0x52>
 8000f68:	e0b0      	b.n	80010cc <__aeabi_dadd+0x1b4>
 8000f6a:	2a00      	cmp	r2, #0
 8000f6c:	dc00      	bgt.n	8000f70 <__aeabi_dadd+0x58>
 8000f6e:	e078      	b.n	8001062 <__aeabi_dadd+0x14a>
 8000f70:	4649      	mov	r1, r9
 8000f72:	2900      	cmp	r1, #0
 8000f74:	d100      	bne.n	8000f78 <__aeabi_dadd+0x60>
 8000f76:	e0e9      	b.n	800114c <__aeabi_dadd+0x234>
 8000f78:	49c9      	ldr	r1, [pc, #804]	@ (80012a0 <__aeabi_dadd+0x388>)
 8000f7a:	428f      	cmp	r7, r1
 8000f7c:	d100      	bne.n	8000f80 <__aeabi_dadd+0x68>
 8000f7e:	e195      	b.n	80012ac <__aeabi_dadd+0x394>
 8000f80:	2501      	movs	r5, #1
 8000f82:	2a38      	cmp	r2, #56	@ 0x38
 8000f84:	dc16      	bgt.n	8000fb4 <__aeabi_dadd+0x9c>
 8000f86:	2180      	movs	r1, #128	@ 0x80
 8000f88:	4653      	mov	r3, sl
 8000f8a:	0409      	lsls	r1, r1, #16
 8000f8c:	430b      	orrs	r3, r1
 8000f8e:	469a      	mov	sl, r3
 8000f90:	2a1f      	cmp	r2, #31
 8000f92:	dd00      	ble.n	8000f96 <__aeabi_dadd+0x7e>
 8000f94:	e1e7      	b.n	8001366 <__aeabi_dadd+0x44e>
 8000f96:	2120      	movs	r1, #32
 8000f98:	4655      	mov	r5, sl
 8000f9a:	1a8b      	subs	r3, r1, r2
 8000f9c:	4661      	mov	r1, ip
 8000f9e:	409d      	lsls	r5, r3
 8000fa0:	40d1      	lsrs	r1, r2
 8000fa2:	430d      	orrs	r5, r1
 8000fa4:	4661      	mov	r1, ip
 8000fa6:	4099      	lsls	r1, r3
 8000fa8:	1e4b      	subs	r3, r1, #1
 8000faa:	4199      	sbcs	r1, r3
 8000fac:	4653      	mov	r3, sl
 8000fae:	40d3      	lsrs	r3, r2
 8000fb0:	430d      	orrs	r5, r1
 8000fb2:	1ae4      	subs	r4, r4, r3
 8000fb4:	1b45      	subs	r5, r0, r5
 8000fb6:	42a8      	cmp	r0, r5
 8000fb8:	4180      	sbcs	r0, r0
 8000fba:	4240      	negs	r0, r0
 8000fbc:	1a24      	subs	r4, r4, r0
 8000fbe:	0223      	lsls	r3, r4, #8
 8000fc0:	d400      	bmi.n	8000fc4 <__aeabi_dadd+0xac>
 8000fc2:	e10f      	b.n	80011e4 <__aeabi_dadd+0x2cc>
 8000fc4:	0264      	lsls	r4, r4, #9
 8000fc6:	0a64      	lsrs	r4, r4, #9
 8000fc8:	2c00      	cmp	r4, #0
 8000fca:	d100      	bne.n	8000fce <__aeabi_dadd+0xb6>
 8000fcc:	e139      	b.n	8001242 <__aeabi_dadd+0x32a>
 8000fce:	0020      	movs	r0, r4
 8000fd0:	f001 fea6 	bl	8002d20 <__clzsi2>
 8000fd4:	0003      	movs	r3, r0
 8000fd6:	3b08      	subs	r3, #8
 8000fd8:	2120      	movs	r1, #32
 8000fda:	0028      	movs	r0, r5
 8000fdc:	1aca      	subs	r2, r1, r3
 8000fde:	40d0      	lsrs	r0, r2
 8000fe0:	409c      	lsls	r4, r3
 8000fe2:	0002      	movs	r2, r0
 8000fe4:	409d      	lsls	r5, r3
 8000fe6:	4322      	orrs	r2, r4
 8000fe8:	429f      	cmp	r7, r3
 8000fea:	dd00      	ble.n	8000fee <__aeabi_dadd+0xd6>
 8000fec:	e173      	b.n	80012d6 <__aeabi_dadd+0x3be>
 8000fee:	1bd8      	subs	r0, r3, r7
 8000ff0:	3001      	adds	r0, #1
 8000ff2:	1a09      	subs	r1, r1, r0
 8000ff4:	002c      	movs	r4, r5
 8000ff6:	408d      	lsls	r5, r1
 8000ff8:	40c4      	lsrs	r4, r0
 8000ffa:	1e6b      	subs	r3, r5, #1
 8000ffc:	419d      	sbcs	r5, r3
 8000ffe:	0013      	movs	r3, r2
 8001000:	40c2      	lsrs	r2, r0
 8001002:	408b      	lsls	r3, r1
 8001004:	4325      	orrs	r5, r4
 8001006:	2700      	movs	r7, #0
 8001008:	0014      	movs	r4, r2
 800100a:	431d      	orrs	r5, r3
 800100c:	076b      	lsls	r3, r5, #29
 800100e:	d009      	beq.n	8001024 <__aeabi_dadd+0x10c>
 8001010:	230f      	movs	r3, #15
 8001012:	402b      	ands	r3, r5
 8001014:	2b04      	cmp	r3, #4
 8001016:	d005      	beq.n	8001024 <__aeabi_dadd+0x10c>
 8001018:	1d2b      	adds	r3, r5, #4
 800101a:	42ab      	cmp	r3, r5
 800101c:	41ad      	sbcs	r5, r5
 800101e:	426d      	negs	r5, r5
 8001020:	1964      	adds	r4, r4, r5
 8001022:	001d      	movs	r5, r3
 8001024:	0223      	lsls	r3, r4, #8
 8001026:	d400      	bmi.n	800102a <__aeabi_dadd+0x112>
 8001028:	e12d      	b.n	8001286 <__aeabi_dadd+0x36e>
 800102a:	4a9d      	ldr	r2, [pc, #628]	@ (80012a0 <__aeabi_dadd+0x388>)
 800102c:	3701      	adds	r7, #1
 800102e:	4297      	cmp	r7, r2
 8001030:	d100      	bne.n	8001034 <__aeabi_dadd+0x11c>
 8001032:	e0d3      	b.n	80011dc <__aeabi_dadd+0x2c4>
 8001034:	4646      	mov	r6, r8
 8001036:	499b      	ldr	r1, [pc, #620]	@ (80012a4 <__aeabi_dadd+0x38c>)
 8001038:	08ed      	lsrs	r5, r5, #3
 800103a:	4021      	ands	r1, r4
 800103c:	074a      	lsls	r2, r1, #29
 800103e:	432a      	orrs	r2, r5
 8001040:	057c      	lsls	r4, r7, #21
 8001042:	024d      	lsls	r5, r1, #9
 8001044:	0b2d      	lsrs	r5, r5, #12
 8001046:	0d64      	lsrs	r4, r4, #21
 8001048:	0524      	lsls	r4, r4, #20
 800104a:	432c      	orrs	r4, r5
 800104c:	07f6      	lsls	r6, r6, #31
 800104e:	4334      	orrs	r4, r6
 8001050:	0010      	movs	r0, r2
 8001052:	0021      	movs	r1, r4
 8001054:	b003      	add	sp, #12
 8001056:	bcf0      	pop	{r4, r5, r6, r7}
 8001058:	46bb      	mov	fp, r7
 800105a:	46b2      	mov	sl, r6
 800105c:	46a9      	mov	r9, r5
 800105e:	46a0      	mov	r8, r4
 8001060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001062:	2a00      	cmp	r2, #0
 8001064:	d100      	bne.n	8001068 <__aeabi_dadd+0x150>
 8001066:	e084      	b.n	8001172 <__aeabi_dadd+0x25a>
 8001068:	464a      	mov	r2, r9
 800106a:	1bd2      	subs	r2, r2, r7
 800106c:	2f00      	cmp	r7, #0
 800106e:	d000      	beq.n	8001072 <__aeabi_dadd+0x15a>
 8001070:	e16d      	b.n	800134e <__aeabi_dadd+0x436>
 8001072:	0025      	movs	r5, r4
 8001074:	4305      	orrs	r5, r0
 8001076:	d100      	bne.n	800107a <__aeabi_dadd+0x162>
 8001078:	e127      	b.n	80012ca <__aeabi_dadd+0x3b2>
 800107a:	1e56      	subs	r6, r2, #1
 800107c:	2a01      	cmp	r2, #1
 800107e:	d100      	bne.n	8001082 <__aeabi_dadd+0x16a>
 8001080:	e23b      	b.n	80014fa <__aeabi_dadd+0x5e2>
 8001082:	4d87      	ldr	r5, [pc, #540]	@ (80012a0 <__aeabi_dadd+0x388>)
 8001084:	42aa      	cmp	r2, r5
 8001086:	d100      	bne.n	800108a <__aeabi_dadd+0x172>
 8001088:	e26a      	b.n	8001560 <__aeabi_dadd+0x648>
 800108a:	2501      	movs	r5, #1
 800108c:	2e38      	cmp	r6, #56	@ 0x38
 800108e:	dc12      	bgt.n	80010b6 <__aeabi_dadd+0x19e>
 8001090:	0032      	movs	r2, r6
 8001092:	2a1f      	cmp	r2, #31
 8001094:	dd00      	ble.n	8001098 <__aeabi_dadd+0x180>
 8001096:	e1f8      	b.n	800148a <__aeabi_dadd+0x572>
 8001098:	2620      	movs	r6, #32
 800109a:	0025      	movs	r5, r4
 800109c:	1ab6      	subs	r6, r6, r2
 800109e:	0007      	movs	r7, r0
 80010a0:	4653      	mov	r3, sl
 80010a2:	40b0      	lsls	r0, r6
 80010a4:	40d4      	lsrs	r4, r2
 80010a6:	40b5      	lsls	r5, r6
 80010a8:	40d7      	lsrs	r7, r2
 80010aa:	1e46      	subs	r6, r0, #1
 80010ac:	41b0      	sbcs	r0, r6
 80010ae:	1b1b      	subs	r3, r3, r4
 80010b0:	469a      	mov	sl, r3
 80010b2:	433d      	orrs	r5, r7
 80010b4:	4305      	orrs	r5, r0
 80010b6:	4662      	mov	r2, ip
 80010b8:	1b55      	subs	r5, r2, r5
 80010ba:	45ac      	cmp	ip, r5
 80010bc:	4192      	sbcs	r2, r2
 80010be:	4653      	mov	r3, sl
 80010c0:	4252      	negs	r2, r2
 80010c2:	000e      	movs	r6, r1
 80010c4:	464f      	mov	r7, r9
 80010c6:	4688      	mov	r8, r1
 80010c8:	1a9c      	subs	r4, r3, r2
 80010ca:	e778      	b.n	8000fbe <__aeabi_dadd+0xa6>
 80010cc:	2a00      	cmp	r2, #0
 80010ce:	dc00      	bgt.n	80010d2 <__aeabi_dadd+0x1ba>
 80010d0:	e08e      	b.n	80011f0 <__aeabi_dadd+0x2d8>
 80010d2:	4649      	mov	r1, r9
 80010d4:	2900      	cmp	r1, #0
 80010d6:	d175      	bne.n	80011c4 <__aeabi_dadd+0x2ac>
 80010d8:	4661      	mov	r1, ip
 80010da:	4653      	mov	r3, sl
 80010dc:	4319      	orrs	r1, r3
 80010de:	d100      	bne.n	80010e2 <__aeabi_dadd+0x1ca>
 80010e0:	e0f6      	b.n	80012d0 <__aeabi_dadd+0x3b8>
 80010e2:	1e51      	subs	r1, r2, #1
 80010e4:	2a01      	cmp	r2, #1
 80010e6:	d100      	bne.n	80010ea <__aeabi_dadd+0x1d2>
 80010e8:	e191      	b.n	800140e <__aeabi_dadd+0x4f6>
 80010ea:	4d6d      	ldr	r5, [pc, #436]	@ (80012a0 <__aeabi_dadd+0x388>)
 80010ec:	42aa      	cmp	r2, r5
 80010ee:	d100      	bne.n	80010f2 <__aeabi_dadd+0x1da>
 80010f0:	e0dc      	b.n	80012ac <__aeabi_dadd+0x394>
 80010f2:	2501      	movs	r5, #1
 80010f4:	2938      	cmp	r1, #56	@ 0x38
 80010f6:	dc14      	bgt.n	8001122 <__aeabi_dadd+0x20a>
 80010f8:	000a      	movs	r2, r1
 80010fa:	2a1f      	cmp	r2, #31
 80010fc:	dd00      	ble.n	8001100 <__aeabi_dadd+0x1e8>
 80010fe:	e1a2      	b.n	8001446 <__aeabi_dadd+0x52e>
 8001100:	2120      	movs	r1, #32
 8001102:	4653      	mov	r3, sl
 8001104:	1a89      	subs	r1, r1, r2
 8001106:	408b      	lsls	r3, r1
 8001108:	001d      	movs	r5, r3
 800110a:	4663      	mov	r3, ip
 800110c:	40d3      	lsrs	r3, r2
 800110e:	431d      	orrs	r5, r3
 8001110:	4663      	mov	r3, ip
 8001112:	408b      	lsls	r3, r1
 8001114:	0019      	movs	r1, r3
 8001116:	1e4b      	subs	r3, r1, #1
 8001118:	4199      	sbcs	r1, r3
 800111a:	4653      	mov	r3, sl
 800111c:	40d3      	lsrs	r3, r2
 800111e:	430d      	orrs	r5, r1
 8001120:	18e4      	adds	r4, r4, r3
 8001122:	182d      	adds	r5, r5, r0
 8001124:	4285      	cmp	r5, r0
 8001126:	4180      	sbcs	r0, r0
 8001128:	4240      	negs	r0, r0
 800112a:	1824      	adds	r4, r4, r0
 800112c:	0223      	lsls	r3, r4, #8
 800112e:	d559      	bpl.n	80011e4 <__aeabi_dadd+0x2cc>
 8001130:	4b5b      	ldr	r3, [pc, #364]	@ (80012a0 <__aeabi_dadd+0x388>)
 8001132:	3701      	adds	r7, #1
 8001134:	429f      	cmp	r7, r3
 8001136:	d051      	beq.n	80011dc <__aeabi_dadd+0x2c4>
 8001138:	2101      	movs	r1, #1
 800113a:	4b5a      	ldr	r3, [pc, #360]	@ (80012a4 <__aeabi_dadd+0x38c>)
 800113c:	086a      	lsrs	r2, r5, #1
 800113e:	401c      	ands	r4, r3
 8001140:	4029      	ands	r1, r5
 8001142:	430a      	orrs	r2, r1
 8001144:	07e5      	lsls	r5, r4, #31
 8001146:	4315      	orrs	r5, r2
 8001148:	0864      	lsrs	r4, r4, #1
 800114a:	e75f      	b.n	800100c <__aeabi_dadd+0xf4>
 800114c:	4661      	mov	r1, ip
 800114e:	4653      	mov	r3, sl
 8001150:	4319      	orrs	r1, r3
 8001152:	d100      	bne.n	8001156 <__aeabi_dadd+0x23e>
 8001154:	e0bc      	b.n	80012d0 <__aeabi_dadd+0x3b8>
 8001156:	1e51      	subs	r1, r2, #1
 8001158:	2a01      	cmp	r2, #1
 800115a:	d100      	bne.n	800115e <__aeabi_dadd+0x246>
 800115c:	e164      	b.n	8001428 <__aeabi_dadd+0x510>
 800115e:	4d50      	ldr	r5, [pc, #320]	@ (80012a0 <__aeabi_dadd+0x388>)
 8001160:	42aa      	cmp	r2, r5
 8001162:	d100      	bne.n	8001166 <__aeabi_dadd+0x24e>
 8001164:	e16a      	b.n	800143c <__aeabi_dadd+0x524>
 8001166:	2501      	movs	r5, #1
 8001168:	2938      	cmp	r1, #56	@ 0x38
 800116a:	dd00      	ble.n	800116e <__aeabi_dadd+0x256>
 800116c:	e722      	b.n	8000fb4 <__aeabi_dadd+0x9c>
 800116e:	000a      	movs	r2, r1
 8001170:	e70e      	b.n	8000f90 <__aeabi_dadd+0x78>
 8001172:	4a4d      	ldr	r2, [pc, #308]	@ (80012a8 <__aeabi_dadd+0x390>)
 8001174:	1c7d      	adds	r5, r7, #1
 8001176:	4215      	tst	r5, r2
 8001178:	d000      	beq.n	800117c <__aeabi_dadd+0x264>
 800117a:	e0d0      	b.n	800131e <__aeabi_dadd+0x406>
 800117c:	0025      	movs	r5, r4
 800117e:	4662      	mov	r2, ip
 8001180:	4653      	mov	r3, sl
 8001182:	4305      	orrs	r5, r0
 8001184:	431a      	orrs	r2, r3
 8001186:	2f00      	cmp	r7, #0
 8001188:	d000      	beq.n	800118c <__aeabi_dadd+0x274>
 800118a:	e137      	b.n	80013fc <__aeabi_dadd+0x4e4>
 800118c:	2d00      	cmp	r5, #0
 800118e:	d100      	bne.n	8001192 <__aeabi_dadd+0x27a>
 8001190:	e1a8      	b.n	80014e4 <__aeabi_dadd+0x5cc>
 8001192:	2a00      	cmp	r2, #0
 8001194:	d100      	bne.n	8001198 <__aeabi_dadd+0x280>
 8001196:	e16a      	b.n	800146e <__aeabi_dadd+0x556>
 8001198:	4663      	mov	r3, ip
 800119a:	1ac5      	subs	r5, r0, r3
 800119c:	4653      	mov	r3, sl
 800119e:	1ae2      	subs	r2, r4, r3
 80011a0:	42a8      	cmp	r0, r5
 80011a2:	419b      	sbcs	r3, r3
 80011a4:	425b      	negs	r3, r3
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	021a      	lsls	r2, r3, #8
 80011aa:	d400      	bmi.n	80011ae <__aeabi_dadd+0x296>
 80011ac:	e203      	b.n	80015b6 <__aeabi_dadd+0x69e>
 80011ae:	4663      	mov	r3, ip
 80011b0:	1a1d      	subs	r5, r3, r0
 80011b2:	45ac      	cmp	ip, r5
 80011b4:	4192      	sbcs	r2, r2
 80011b6:	4653      	mov	r3, sl
 80011b8:	4252      	negs	r2, r2
 80011ba:	1b1c      	subs	r4, r3, r4
 80011bc:	000e      	movs	r6, r1
 80011be:	4688      	mov	r8, r1
 80011c0:	1aa4      	subs	r4, r4, r2
 80011c2:	e723      	b.n	800100c <__aeabi_dadd+0xf4>
 80011c4:	4936      	ldr	r1, [pc, #216]	@ (80012a0 <__aeabi_dadd+0x388>)
 80011c6:	428f      	cmp	r7, r1
 80011c8:	d070      	beq.n	80012ac <__aeabi_dadd+0x394>
 80011ca:	2501      	movs	r5, #1
 80011cc:	2a38      	cmp	r2, #56	@ 0x38
 80011ce:	dca8      	bgt.n	8001122 <__aeabi_dadd+0x20a>
 80011d0:	2180      	movs	r1, #128	@ 0x80
 80011d2:	4653      	mov	r3, sl
 80011d4:	0409      	lsls	r1, r1, #16
 80011d6:	430b      	orrs	r3, r1
 80011d8:	469a      	mov	sl, r3
 80011da:	e78e      	b.n	80010fa <__aeabi_dadd+0x1e2>
 80011dc:	003c      	movs	r4, r7
 80011de:	2500      	movs	r5, #0
 80011e0:	2200      	movs	r2, #0
 80011e2:	e731      	b.n	8001048 <__aeabi_dadd+0x130>
 80011e4:	2307      	movs	r3, #7
 80011e6:	402b      	ands	r3, r5
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d000      	beq.n	80011ee <__aeabi_dadd+0x2d6>
 80011ec:	e710      	b.n	8001010 <__aeabi_dadd+0xf8>
 80011ee:	e093      	b.n	8001318 <__aeabi_dadd+0x400>
 80011f0:	2a00      	cmp	r2, #0
 80011f2:	d074      	beq.n	80012de <__aeabi_dadd+0x3c6>
 80011f4:	464a      	mov	r2, r9
 80011f6:	1bd2      	subs	r2, r2, r7
 80011f8:	2f00      	cmp	r7, #0
 80011fa:	d100      	bne.n	80011fe <__aeabi_dadd+0x2e6>
 80011fc:	e0c7      	b.n	800138e <__aeabi_dadd+0x476>
 80011fe:	4928      	ldr	r1, [pc, #160]	@ (80012a0 <__aeabi_dadd+0x388>)
 8001200:	4589      	cmp	r9, r1
 8001202:	d100      	bne.n	8001206 <__aeabi_dadd+0x2ee>
 8001204:	e185      	b.n	8001512 <__aeabi_dadd+0x5fa>
 8001206:	2501      	movs	r5, #1
 8001208:	2a38      	cmp	r2, #56	@ 0x38
 800120a:	dc12      	bgt.n	8001232 <__aeabi_dadd+0x31a>
 800120c:	2180      	movs	r1, #128	@ 0x80
 800120e:	0409      	lsls	r1, r1, #16
 8001210:	430c      	orrs	r4, r1
 8001212:	2a1f      	cmp	r2, #31
 8001214:	dd00      	ble.n	8001218 <__aeabi_dadd+0x300>
 8001216:	e1ab      	b.n	8001570 <__aeabi_dadd+0x658>
 8001218:	2120      	movs	r1, #32
 800121a:	0025      	movs	r5, r4
 800121c:	1a89      	subs	r1, r1, r2
 800121e:	0007      	movs	r7, r0
 8001220:	4088      	lsls	r0, r1
 8001222:	408d      	lsls	r5, r1
 8001224:	40d7      	lsrs	r7, r2
 8001226:	1e41      	subs	r1, r0, #1
 8001228:	4188      	sbcs	r0, r1
 800122a:	40d4      	lsrs	r4, r2
 800122c:	433d      	orrs	r5, r7
 800122e:	4305      	orrs	r5, r0
 8001230:	44a2      	add	sl, r4
 8001232:	4465      	add	r5, ip
 8001234:	4565      	cmp	r5, ip
 8001236:	4192      	sbcs	r2, r2
 8001238:	4252      	negs	r2, r2
 800123a:	4452      	add	r2, sl
 800123c:	0014      	movs	r4, r2
 800123e:	464f      	mov	r7, r9
 8001240:	e774      	b.n	800112c <__aeabi_dadd+0x214>
 8001242:	0028      	movs	r0, r5
 8001244:	f001 fd6c 	bl	8002d20 <__clzsi2>
 8001248:	0003      	movs	r3, r0
 800124a:	3318      	adds	r3, #24
 800124c:	2b1f      	cmp	r3, #31
 800124e:	dc00      	bgt.n	8001252 <__aeabi_dadd+0x33a>
 8001250:	e6c2      	b.n	8000fd8 <__aeabi_dadd+0xc0>
 8001252:	002a      	movs	r2, r5
 8001254:	3808      	subs	r0, #8
 8001256:	4082      	lsls	r2, r0
 8001258:	429f      	cmp	r7, r3
 800125a:	dd00      	ble.n	800125e <__aeabi_dadd+0x346>
 800125c:	e0a9      	b.n	80013b2 <__aeabi_dadd+0x49a>
 800125e:	1bdb      	subs	r3, r3, r7
 8001260:	1c58      	adds	r0, r3, #1
 8001262:	281f      	cmp	r0, #31
 8001264:	dc00      	bgt.n	8001268 <__aeabi_dadd+0x350>
 8001266:	e1ac      	b.n	80015c2 <__aeabi_dadd+0x6aa>
 8001268:	0015      	movs	r5, r2
 800126a:	3b1f      	subs	r3, #31
 800126c:	40dd      	lsrs	r5, r3
 800126e:	2820      	cmp	r0, #32
 8001270:	d005      	beq.n	800127e <__aeabi_dadd+0x366>
 8001272:	2340      	movs	r3, #64	@ 0x40
 8001274:	1a1b      	subs	r3, r3, r0
 8001276:	409a      	lsls	r2, r3
 8001278:	1e53      	subs	r3, r2, #1
 800127a:	419a      	sbcs	r2, r3
 800127c:	4315      	orrs	r5, r2
 800127e:	2307      	movs	r3, #7
 8001280:	2700      	movs	r7, #0
 8001282:	402b      	ands	r3, r5
 8001284:	e7b0      	b.n	80011e8 <__aeabi_dadd+0x2d0>
 8001286:	08ed      	lsrs	r5, r5, #3
 8001288:	4b05      	ldr	r3, [pc, #20]	@ (80012a0 <__aeabi_dadd+0x388>)
 800128a:	0762      	lsls	r2, r4, #29
 800128c:	432a      	orrs	r2, r5
 800128e:	08e4      	lsrs	r4, r4, #3
 8001290:	429f      	cmp	r7, r3
 8001292:	d00f      	beq.n	80012b4 <__aeabi_dadd+0x39c>
 8001294:	0324      	lsls	r4, r4, #12
 8001296:	0b25      	lsrs	r5, r4, #12
 8001298:	057c      	lsls	r4, r7, #21
 800129a:	0d64      	lsrs	r4, r4, #21
 800129c:	e6d4      	b.n	8001048 <__aeabi_dadd+0x130>
 800129e:	46c0      	nop			@ (mov r8, r8)
 80012a0:	000007ff 	.word	0x000007ff
 80012a4:	ff7fffff 	.word	0xff7fffff
 80012a8:	000007fe 	.word	0x000007fe
 80012ac:	08c0      	lsrs	r0, r0, #3
 80012ae:	0762      	lsls	r2, r4, #29
 80012b0:	4302      	orrs	r2, r0
 80012b2:	08e4      	lsrs	r4, r4, #3
 80012b4:	0013      	movs	r3, r2
 80012b6:	4323      	orrs	r3, r4
 80012b8:	d100      	bne.n	80012bc <__aeabi_dadd+0x3a4>
 80012ba:	e186      	b.n	80015ca <__aeabi_dadd+0x6b2>
 80012bc:	2580      	movs	r5, #128	@ 0x80
 80012be:	032d      	lsls	r5, r5, #12
 80012c0:	4325      	orrs	r5, r4
 80012c2:	032d      	lsls	r5, r5, #12
 80012c4:	4cc3      	ldr	r4, [pc, #780]	@ (80015d4 <__aeabi_dadd+0x6bc>)
 80012c6:	0b2d      	lsrs	r5, r5, #12
 80012c8:	e6be      	b.n	8001048 <__aeabi_dadd+0x130>
 80012ca:	4660      	mov	r0, ip
 80012cc:	4654      	mov	r4, sl
 80012ce:	000e      	movs	r6, r1
 80012d0:	0017      	movs	r7, r2
 80012d2:	08c5      	lsrs	r5, r0, #3
 80012d4:	e7d8      	b.n	8001288 <__aeabi_dadd+0x370>
 80012d6:	4cc0      	ldr	r4, [pc, #768]	@ (80015d8 <__aeabi_dadd+0x6c0>)
 80012d8:	1aff      	subs	r7, r7, r3
 80012da:	4014      	ands	r4, r2
 80012dc:	e696      	b.n	800100c <__aeabi_dadd+0xf4>
 80012de:	4abf      	ldr	r2, [pc, #764]	@ (80015dc <__aeabi_dadd+0x6c4>)
 80012e0:	1c79      	adds	r1, r7, #1
 80012e2:	4211      	tst	r1, r2
 80012e4:	d16b      	bne.n	80013be <__aeabi_dadd+0x4a6>
 80012e6:	0022      	movs	r2, r4
 80012e8:	4302      	orrs	r2, r0
 80012ea:	2f00      	cmp	r7, #0
 80012ec:	d000      	beq.n	80012f0 <__aeabi_dadd+0x3d8>
 80012ee:	e0db      	b.n	80014a8 <__aeabi_dadd+0x590>
 80012f0:	2a00      	cmp	r2, #0
 80012f2:	d100      	bne.n	80012f6 <__aeabi_dadd+0x3de>
 80012f4:	e12d      	b.n	8001552 <__aeabi_dadd+0x63a>
 80012f6:	4662      	mov	r2, ip
 80012f8:	4653      	mov	r3, sl
 80012fa:	431a      	orrs	r2, r3
 80012fc:	d100      	bne.n	8001300 <__aeabi_dadd+0x3e8>
 80012fe:	e0b6      	b.n	800146e <__aeabi_dadd+0x556>
 8001300:	4663      	mov	r3, ip
 8001302:	18c5      	adds	r5, r0, r3
 8001304:	4285      	cmp	r5, r0
 8001306:	4180      	sbcs	r0, r0
 8001308:	4454      	add	r4, sl
 800130a:	4240      	negs	r0, r0
 800130c:	1824      	adds	r4, r4, r0
 800130e:	0223      	lsls	r3, r4, #8
 8001310:	d502      	bpl.n	8001318 <__aeabi_dadd+0x400>
 8001312:	000f      	movs	r7, r1
 8001314:	4bb0      	ldr	r3, [pc, #704]	@ (80015d8 <__aeabi_dadd+0x6c0>)
 8001316:	401c      	ands	r4, r3
 8001318:	003a      	movs	r2, r7
 800131a:	0028      	movs	r0, r5
 800131c:	e7d8      	b.n	80012d0 <__aeabi_dadd+0x3b8>
 800131e:	4662      	mov	r2, ip
 8001320:	1a85      	subs	r5, r0, r2
 8001322:	42a8      	cmp	r0, r5
 8001324:	4192      	sbcs	r2, r2
 8001326:	4653      	mov	r3, sl
 8001328:	4252      	negs	r2, r2
 800132a:	4691      	mov	r9, r2
 800132c:	1ae3      	subs	r3, r4, r3
 800132e:	001a      	movs	r2, r3
 8001330:	464b      	mov	r3, r9
 8001332:	1ad2      	subs	r2, r2, r3
 8001334:	0013      	movs	r3, r2
 8001336:	4691      	mov	r9, r2
 8001338:	021a      	lsls	r2, r3, #8
 800133a:	d454      	bmi.n	80013e6 <__aeabi_dadd+0x4ce>
 800133c:	464a      	mov	r2, r9
 800133e:	464c      	mov	r4, r9
 8001340:	432a      	orrs	r2, r5
 8001342:	d000      	beq.n	8001346 <__aeabi_dadd+0x42e>
 8001344:	e640      	b.n	8000fc8 <__aeabi_dadd+0xb0>
 8001346:	2600      	movs	r6, #0
 8001348:	2400      	movs	r4, #0
 800134a:	2500      	movs	r5, #0
 800134c:	e67c      	b.n	8001048 <__aeabi_dadd+0x130>
 800134e:	4da1      	ldr	r5, [pc, #644]	@ (80015d4 <__aeabi_dadd+0x6bc>)
 8001350:	45a9      	cmp	r9, r5
 8001352:	d100      	bne.n	8001356 <__aeabi_dadd+0x43e>
 8001354:	e090      	b.n	8001478 <__aeabi_dadd+0x560>
 8001356:	2501      	movs	r5, #1
 8001358:	2a38      	cmp	r2, #56	@ 0x38
 800135a:	dd00      	ble.n	800135e <__aeabi_dadd+0x446>
 800135c:	e6ab      	b.n	80010b6 <__aeabi_dadd+0x19e>
 800135e:	2580      	movs	r5, #128	@ 0x80
 8001360:	042d      	lsls	r5, r5, #16
 8001362:	432c      	orrs	r4, r5
 8001364:	e695      	b.n	8001092 <__aeabi_dadd+0x17a>
 8001366:	0011      	movs	r1, r2
 8001368:	4655      	mov	r5, sl
 800136a:	3920      	subs	r1, #32
 800136c:	40cd      	lsrs	r5, r1
 800136e:	46a9      	mov	r9, r5
 8001370:	2a20      	cmp	r2, #32
 8001372:	d006      	beq.n	8001382 <__aeabi_dadd+0x46a>
 8001374:	2140      	movs	r1, #64	@ 0x40
 8001376:	4653      	mov	r3, sl
 8001378:	1a8a      	subs	r2, r1, r2
 800137a:	4093      	lsls	r3, r2
 800137c:	4662      	mov	r2, ip
 800137e:	431a      	orrs	r2, r3
 8001380:	4694      	mov	ip, r2
 8001382:	4665      	mov	r5, ip
 8001384:	1e6b      	subs	r3, r5, #1
 8001386:	419d      	sbcs	r5, r3
 8001388:	464b      	mov	r3, r9
 800138a:	431d      	orrs	r5, r3
 800138c:	e612      	b.n	8000fb4 <__aeabi_dadd+0x9c>
 800138e:	0021      	movs	r1, r4
 8001390:	4301      	orrs	r1, r0
 8001392:	d100      	bne.n	8001396 <__aeabi_dadd+0x47e>
 8001394:	e0c4      	b.n	8001520 <__aeabi_dadd+0x608>
 8001396:	1e51      	subs	r1, r2, #1
 8001398:	2a01      	cmp	r2, #1
 800139a:	d100      	bne.n	800139e <__aeabi_dadd+0x486>
 800139c:	e0fb      	b.n	8001596 <__aeabi_dadd+0x67e>
 800139e:	4d8d      	ldr	r5, [pc, #564]	@ (80015d4 <__aeabi_dadd+0x6bc>)
 80013a0:	42aa      	cmp	r2, r5
 80013a2:	d100      	bne.n	80013a6 <__aeabi_dadd+0x48e>
 80013a4:	e0b5      	b.n	8001512 <__aeabi_dadd+0x5fa>
 80013a6:	2501      	movs	r5, #1
 80013a8:	2938      	cmp	r1, #56	@ 0x38
 80013aa:	dd00      	ble.n	80013ae <__aeabi_dadd+0x496>
 80013ac:	e741      	b.n	8001232 <__aeabi_dadd+0x31a>
 80013ae:	000a      	movs	r2, r1
 80013b0:	e72f      	b.n	8001212 <__aeabi_dadd+0x2fa>
 80013b2:	4c89      	ldr	r4, [pc, #548]	@ (80015d8 <__aeabi_dadd+0x6c0>)
 80013b4:	1aff      	subs	r7, r7, r3
 80013b6:	4014      	ands	r4, r2
 80013b8:	0762      	lsls	r2, r4, #29
 80013ba:	08e4      	lsrs	r4, r4, #3
 80013bc:	e76a      	b.n	8001294 <__aeabi_dadd+0x37c>
 80013be:	4a85      	ldr	r2, [pc, #532]	@ (80015d4 <__aeabi_dadd+0x6bc>)
 80013c0:	4291      	cmp	r1, r2
 80013c2:	d100      	bne.n	80013c6 <__aeabi_dadd+0x4ae>
 80013c4:	e0e3      	b.n	800158e <__aeabi_dadd+0x676>
 80013c6:	4663      	mov	r3, ip
 80013c8:	18c2      	adds	r2, r0, r3
 80013ca:	4282      	cmp	r2, r0
 80013cc:	4180      	sbcs	r0, r0
 80013ce:	0023      	movs	r3, r4
 80013d0:	4240      	negs	r0, r0
 80013d2:	4453      	add	r3, sl
 80013d4:	181b      	adds	r3, r3, r0
 80013d6:	07dd      	lsls	r5, r3, #31
 80013d8:	085c      	lsrs	r4, r3, #1
 80013da:	2307      	movs	r3, #7
 80013dc:	0852      	lsrs	r2, r2, #1
 80013de:	4315      	orrs	r5, r2
 80013e0:	000f      	movs	r7, r1
 80013e2:	402b      	ands	r3, r5
 80013e4:	e700      	b.n	80011e8 <__aeabi_dadd+0x2d0>
 80013e6:	4663      	mov	r3, ip
 80013e8:	1a1d      	subs	r5, r3, r0
 80013ea:	45ac      	cmp	ip, r5
 80013ec:	4192      	sbcs	r2, r2
 80013ee:	4653      	mov	r3, sl
 80013f0:	4252      	negs	r2, r2
 80013f2:	1b1c      	subs	r4, r3, r4
 80013f4:	000e      	movs	r6, r1
 80013f6:	4688      	mov	r8, r1
 80013f8:	1aa4      	subs	r4, r4, r2
 80013fa:	e5e5      	b.n	8000fc8 <__aeabi_dadd+0xb0>
 80013fc:	2d00      	cmp	r5, #0
 80013fe:	d000      	beq.n	8001402 <__aeabi_dadd+0x4ea>
 8001400:	e091      	b.n	8001526 <__aeabi_dadd+0x60e>
 8001402:	2a00      	cmp	r2, #0
 8001404:	d138      	bne.n	8001478 <__aeabi_dadd+0x560>
 8001406:	2480      	movs	r4, #128	@ 0x80
 8001408:	2600      	movs	r6, #0
 800140a:	0324      	lsls	r4, r4, #12
 800140c:	e756      	b.n	80012bc <__aeabi_dadd+0x3a4>
 800140e:	4663      	mov	r3, ip
 8001410:	18c5      	adds	r5, r0, r3
 8001412:	4285      	cmp	r5, r0
 8001414:	4180      	sbcs	r0, r0
 8001416:	4454      	add	r4, sl
 8001418:	4240      	negs	r0, r0
 800141a:	1824      	adds	r4, r4, r0
 800141c:	2701      	movs	r7, #1
 800141e:	0223      	lsls	r3, r4, #8
 8001420:	d400      	bmi.n	8001424 <__aeabi_dadd+0x50c>
 8001422:	e6df      	b.n	80011e4 <__aeabi_dadd+0x2cc>
 8001424:	2702      	movs	r7, #2
 8001426:	e687      	b.n	8001138 <__aeabi_dadd+0x220>
 8001428:	4663      	mov	r3, ip
 800142a:	1ac5      	subs	r5, r0, r3
 800142c:	42a8      	cmp	r0, r5
 800142e:	4180      	sbcs	r0, r0
 8001430:	4653      	mov	r3, sl
 8001432:	4240      	negs	r0, r0
 8001434:	1ae4      	subs	r4, r4, r3
 8001436:	2701      	movs	r7, #1
 8001438:	1a24      	subs	r4, r4, r0
 800143a:	e5c0      	b.n	8000fbe <__aeabi_dadd+0xa6>
 800143c:	0762      	lsls	r2, r4, #29
 800143e:	08c0      	lsrs	r0, r0, #3
 8001440:	4302      	orrs	r2, r0
 8001442:	08e4      	lsrs	r4, r4, #3
 8001444:	e736      	b.n	80012b4 <__aeabi_dadd+0x39c>
 8001446:	0011      	movs	r1, r2
 8001448:	4653      	mov	r3, sl
 800144a:	3920      	subs	r1, #32
 800144c:	40cb      	lsrs	r3, r1
 800144e:	4699      	mov	r9, r3
 8001450:	2a20      	cmp	r2, #32
 8001452:	d006      	beq.n	8001462 <__aeabi_dadd+0x54a>
 8001454:	2140      	movs	r1, #64	@ 0x40
 8001456:	4653      	mov	r3, sl
 8001458:	1a8a      	subs	r2, r1, r2
 800145a:	4093      	lsls	r3, r2
 800145c:	4662      	mov	r2, ip
 800145e:	431a      	orrs	r2, r3
 8001460:	4694      	mov	ip, r2
 8001462:	4665      	mov	r5, ip
 8001464:	1e6b      	subs	r3, r5, #1
 8001466:	419d      	sbcs	r5, r3
 8001468:	464b      	mov	r3, r9
 800146a:	431d      	orrs	r5, r3
 800146c:	e659      	b.n	8001122 <__aeabi_dadd+0x20a>
 800146e:	0762      	lsls	r2, r4, #29
 8001470:	08c0      	lsrs	r0, r0, #3
 8001472:	4302      	orrs	r2, r0
 8001474:	08e4      	lsrs	r4, r4, #3
 8001476:	e70d      	b.n	8001294 <__aeabi_dadd+0x37c>
 8001478:	4653      	mov	r3, sl
 800147a:	075a      	lsls	r2, r3, #29
 800147c:	4663      	mov	r3, ip
 800147e:	08d8      	lsrs	r0, r3, #3
 8001480:	4653      	mov	r3, sl
 8001482:	000e      	movs	r6, r1
 8001484:	4302      	orrs	r2, r0
 8001486:	08dc      	lsrs	r4, r3, #3
 8001488:	e714      	b.n	80012b4 <__aeabi_dadd+0x39c>
 800148a:	0015      	movs	r5, r2
 800148c:	0026      	movs	r6, r4
 800148e:	3d20      	subs	r5, #32
 8001490:	40ee      	lsrs	r6, r5
 8001492:	2a20      	cmp	r2, #32
 8001494:	d003      	beq.n	800149e <__aeabi_dadd+0x586>
 8001496:	2540      	movs	r5, #64	@ 0x40
 8001498:	1aaa      	subs	r2, r5, r2
 800149a:	4094      	lsls	r4, r2
 800149c:	4320      	orrs	r0, r4
 800149e:	1e42      	subs	r2, r0, #1
 80014a0:	4190      	sbcs	r0, r2
 80014a2:	0005      	movs	r5, r0
 80014a4:	4335      	orrs	r5, r6
 80014a6:	e606      	b.n	80010b6 <__aeabi_dadd+0x19e>
 80014a8:	2a00      	cmp	r2, #0
 80014aa:	d07c      	beq.n	80015a6 <__aeabi_dadd+0x68e>
 80014ac:	4662      	mov	r2, ip
 80014ae:	4653      	mov	r3, sl
 80014b0:	08c0      	lsrs	r0, r0, #3
 80014b2:	431a      	orrs	r2, r3
 80014b4:	d100      	bne.n	80014b8 <__aeabi_dadd+0x5a0>
 80014b6:	e6fa      	b.n	80012ae <__aeabi_dadd+0x396>
 80014b8:	0762      	lsls	r2, r4, #29
 80014ba:	4310      	orrs	r0, r2
 80014bc:	2280      	movs	r2, #128	@ 0x80
 80014be:	08e4      	lsrs	r4, r4, #3
 80014c0:	0312      	lsls	r2, r2, #12
 80014c2:	4214      	tst	r4, r2
 80014c4:	d008      	beq.n	80014d8 <__aeabi_dadd+0x5c0>
 80014c6:	08d9      	lsrs	r1, r3, #3
 80014c8:	4211      	tst	r1, r2
 80014ca:	d105      	bne.n	80014d8 <__aeabi_dadd+0x5c0>
 80014cc:	4663      	mov	r3, ip
 80014ce:	08d8      	lsrs	r0, r3, #3
 80014d0:	4653      	mov	r3, sl
 80014d2:	000c      	movs	r4, r1
 80014d4:	075b      	lsls	r3, r3, #29
 80014d6:	4318      	orrs	r0, r3
 80014d8:	0f42      	lsrs	r2, r0, #29
 80014da:	00c0      	lsls	r0, r0, #3
 80014dc:	08c0      	lsrs	r0, r0, #3
 80014de:	0752      	lsls	r2, r2, #29
 80014e0:	4302      	orrs	r2, r0
 80014e2:	e6e7      	b.n	80012b4 <__aeabi_dadd+0x39c>
 80014e4:	2a00      	cmp	r2, #0
 80014e6:	d100      	bne.n	80014ea <__aeabi_dadd+0x5d2>
 80014e8:	e72d      	b.n	8001346 <__aeabi_dadd+0x42e>
 80014ea:	4663      	mov	r3, ip
 80014ec:	08d8      	lsrs	r0, r3, #3
 80014ee:	4653      	mov	r3, sl
 80014f0:	075a      	lsls	r2, r3, #29
 80014f2:	000e      	movs	r6, r1
 80014f4:	4302      	orrs	r2, r0
 80014f6:	08dc      	lsrs	r4, r3, #3
 80014f8:	e6cc      	b.n	8001294 <__aeabi_dadd+0x37c>
 80014fa:	4663      	mov	r3, ip
 80014fc:	1a1d      	subs	r5, r3, r0
 80014fe:	45ac      	cmp	ip, r5
 8001500:	4192      	sbcs	r2, r2
 8001502:	4653      	mov	r3, sl
 8001504:	4252      	negs	r2, r2
 8001506:	1b1c      	subs	r4, r3, r4
 8001508:	000e      	movs	r6, r1
 800150a:	4688      	mov	r8, r1
 800150c:	1aa4      	subs	r4, r4, r2
 800150e:	3701      	adds	r7, #1
 8001510:	e555      	b.n	8000fbe <__aeabi_dadd+0xa6>
 8001512:	4663      	mov	r3, ip
 8001514:	08d9      	lsrs	r1, r3, #3
 8001516:	4653      	mov	r3, sl
 8001518:	075a      	lsls	r2, r3, #29
 800151a:	430a      	orrs	r2, r1
 800151c:	08dc      	lsrs	r4, r3, #3
 800151e:	e6c9      	b.n	80012b4 <__aeabi_dadd+0x39c>
 8001520:	4660      	mov	r0, ip
 8001522:	4654      	mov	r4, sl
 8001524:	e6d4      	b.n	80012d0 <__aeabi_dadd+0x3b8>
 8001526:	08c0      	lsrs	r0, r0, #3
 8001528:	2a00      	cmp	r2, #0
 800152a:	d100      	bne.n	800152e <__aeabi_dadd+0x616>
 800152c:	e6bf      	b.n	80012ae <__aeabi_dadd+0x396>
 800152e:	0762      	lsls	r2, r4, #29
 8001530:	4310      	orrs	r0, r2
 8001532:	2280      	movs	r2, #128	@ 0x80
 8001534:	08e4      	lsrs	r4, r4, #3
 8001536:	0312      	lsls	r2, r2, #12
 8001538:	4214      	tst	r4, r2
 800153a:	d0cd      	beq.n	80014d8 <__aeabi_dadd+0x5c0>
 800153c:	08dd      	lsrs	r5, r3, #3
 800153e:	4215      	tst	r5, r2
 8001540:	d1ca      	bne.n	80014d8 <__aeabi_dadd+0x5c0>
 8001542:	4663      	mov	r3, ip
 8001544:	08d8      	lsrs	r0, r3, #3
 8001546:	4653      	mov	r3, sl
 8001548:	075b      	lsls	r3, r3, #29
 800154a:	000e      	movs	r6, r1
 800154c:	002c      	movs	r4, r5
 800154e:	4318      	orrs	r0, r3
 8001550:	e7c2      	b.n	80014d8 <__aeabi_dadd+0x5c0>
 8001552:	4663      	mov	r3, ip
 8001554:	08d9      	lsrs	r1, r3, #3
 8001556:	4653      	mov	r3, sl
 8001558:	075a      	lsls	r2, r3, #29
 800155a:	430a      	orrs	r2, r1
 800155c:	08dc      	lsrs	r4, r3, #3
 800155e:	e699      	b.n	8001294 <__aeabi_dadd+0x37c>
 8001560:	4663      	mov	r3, ip
 8001562:	08d8      	lsrs	r0, r3, #3
 8001564:	4653      	mov	r3, sl
 8001566:	075a      	lsls	r2, r3, #29
 8001568:	000e      	movs	r6, r1
 800156a:	4302      	orrs	r2, r0
 800156c:	08dc      	lsrs	r4, r3, #3
 800156e:	e6a1      	b.n	80012b4 <__aeabi_dadd+0x39c>
 8001570:	0011      	movs	r1, r2
 8001572:	0027      	movs	r7, r4
 8001574:	3920      	subs	r1, #32
 8001576:	40cf      	lsrs	r7, r1
 8001578:	2a20      	cmp	r2, #32
 800157a:	d003      	beq.n	8001584 <__aeabi_dadd+0x66c>
 800157c:	2140      	movs	r1, #64	@ 0x40
 800157e:	1a8a      	subs	r2, r1, r2
 8001580:	4094      	lsls	r4, r2
 8001582:	4320      	orrs	r0, r4
 8001584:	1e42      	subs	r2, r0, #1
 8001586:	4190      	sbcs	r0, r2
 8001588:	0005      	movs	r5, r0
 800158a:	433d      	orrs	r5, r7
 800158c:	e651      	b.n	8001232 <__aeabi_dadd+0x31a>
 800158e:	000c      	movs	r4, r1
 8001590:	2500      	movs	r5, #0
 8001592:	2200      	movs	r2, #0
 8001594:	e558      	b.n	8001048 <__aeabi_dadd+0x130>
 8001596:	4460      	add	r0, ip
 8001598:	4560      	cmp	r0, ip
 800159a:	4192      	sbcs	r2, r2
 800159c:	4454      	add	r4, sl
 800159e:	4252      	negs	r2, r2
 80015a0:	0005      	movs	r5, r0
 80015a2:	18a4      	adds	r4, r4, r2
 80015a4:	e73a      	b.n	800141c <__aeabi_dadd+0x504>
 80015a6:	4653      	mov	r3, sl
 80015a8:	075a      	lsls	r2, r3, #29
 80015aa:	4663      	mov	r3, ip
 80015ac:	08d9      	lsrs	r1, r3, #3
 80015ae:	4653      	mov	r3, sl
 80015b0:	430a      	orrs	r2, r1
 80015b2:	08dc      	lsrs	r4, r3, #3
 80015b4:	e67e      	b.n	80012b4 <__aeabi_dadd+0x39c>
 80015b6:	001a      	movs	r2, r3
 80015b8:	001c      	movs	r4, r3
 80015ba:	432a      	orrs	r2, r5
 80015bc:	d000      	beq.n	80015c0 <__aeabi_dadd+0x6a8>
 80015be:	e6ab      	b.n	8001318 <__aeabi_dadd+0x400>
 80015c0:	e6c1      	b.n	8001346 <__aeabi_dadd+0x42e>
 80015c2:	2120      	movs	r1, #32
 80015c4:	2500      	movs	r5, #0
 80015c6:	1a09      	subs	r1, r1, r0
 80015c8:	e519      	b.n	8000ffe <__aeabi_dadd+0xe6>
 80015ca:	2200      	movs	r2, #0
 80015cc:	2500      	movs	r5, #0
 80015ce:	4c01      	ldr	r4, [pc, #4]	@ (80015d4 <__aeabi_dadd+0x6bc>)
 80015d0:	e53a      	b.n	8001048 <__aeabi_dadd+0x130>
 80015d2:	46c0      	nop			@ (mov r8, r8)
 80015d4:	000007ff 	.word	0x000007ff
 80015d8:	ff7fffff 	.word	0xff7fffff
 80015dc:	000007fe 	.word	0x000007fe

080015e0 <__aeabi_ddiv>:
 80015e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015e2:	46de      	mov	lr, fp
 80015e4:	4645      	mov	r5, r8
 80015e6:	4657      	mov	r7, sl
 80015e8:	464e      	mov	r6, r9
 80015ea:	b5e0      	push	{r5, r6, r7, lr}
 80015ec:	b087      	sub	sp, #28
 80015ee:	9200      	str	r2, [sp, #0]
 80015f0:	9301      	str	r3, [sp, #4]
 80015f2:	030b      	lsls	r3, r1, #12
 80015f4:	0b1b      	lsrs	r3, r3, #12
 80015f6:	469b      	mov	fp, r3
 80015f8:	0fca      	lsrs	r2, r1, #31
 80015fa:	004b      	lsls	r3, r1, #1
 80015fc:	0004      	movs	r4, r0
 80015fe:	4680      	mov	r8, r0
 8001600:	0d5b      	lsrs	r3, r3, #21
 8001602:	9202      	str	r2, [sp, #8]
 8001604:	d100      	bne.n	8001608 <__aeabi_ddiv+0x28>
 8001606:	e16a      	b.n	80018de <__aeabi_ddiv+0x2fe>
 8001608:	4ad4      	ldr	r2, [pc, #848]	@ (800195c <__aeabi_ddiv+0x37c>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d100      	bne.n	8001610 <__aeabi_ddiv+0x30>
 800160e:	e18c      	b.n	800192a <__aeabi_ddiv+0x34a>
 8001610:	4659      	mov	r1, fp
 8001612:	0f42      	lsrs	r2, r0, #29
 8001614:	00c9      	lsls	r1, r1, #3
 8001616:	430a      	orrs	r2, r1
 8001618:	2180      	movs	r1, #128	@ 0x80
 800161a:	0409      	lsls	r1, r1, #16
 800161c:	4311      	orrs	r1, r2
 800161e:	00c2      	lsls	r2, r0, #3
 8001620:	4690      	mov	r8, r2
 8001622:	4acf      	ldr	r2, [pc, #828]	@ (8001960 <__aeabi_ddiv+0x380>)
 8001624:	4689      	mov	r9, r1
 8001626:	4692      	mov	sl, r2
 8001628:	449a      	add	sl, r3
 800162a:	2300      	movs	r3, #0
 800162c:	2400      	movs	r4, #0
 800162e:	9303      	str	r3, [sp, #12]
 8001630:	9e00      	ldr	r6, [sp, #0]
 8001632:	9f01      	ldr	r7, [sp, #4]
 8001634:	033b      	lsls	r3, r7, #12
 8001636:	0b1b      	lsrs	r3, r3, #12
 8001638:	469b      	mov	fp, r3
 800163a:	007b      	lsls	r3, r7, #1
 800163c:	0030      	movs	r0, r6
 800163e:	0d5b      	lsrs	r3, r3, #21
 8001640:	0ffd      	lsrs	r5, r7, #31
 8001642:	2b00      	cmp	r3, #0
 8001644:	d100      	bne.n	8001648 <__aeabi_ddiv+0x68>
 8001646:	e128      	b.n	800189a <__aeabi_ddiv+0x2ba>
 8001648:	4ac4      	ldr	r2, [pc, #784]	@ (800195c <__aeabi_ddiv+0x37c>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d100      	bne.n	8001650 <__aeabi_ddiv+0x70>
 800164e:	e177      	b.n	8001940 <__aeabi_ddiv+0x360>
 8001650:	4659      	mov	r1, fp
 8001652:	0f72      	lsrs	r2, r6, #29
 8001654:	00c9      	lsls	r1, r1, #3
 8001656:	430a      	orrs	r2, r1
 8001658:	2180      	movs	r1, #128	@ 0x80
 800165a:	0409      	lsls	r1, r1, #16
 800165c:	4311      	orrs	r1, r2
 800165e:	468b      	mov	fp, r1
 8001660:	49bf      	ldr	r1, [pc, #764]	@ (8001960 <__aeabi_ddiv+0x380>)
 8001662:	00f2      	lsls	r2, r6, #3
 8001664:	468c      	mov	ip, r1
 8001666:	4651      	mov	r1, sl
 8001668:	4463      	add	r3, ip
 800166a:	1acb      	subs	r3, r1, r3
 800166c:	469a      	mov	sl, r3
 800166e:	2300      	movs	r3, #0
 8001670:	9e02      	ldr	r6, [sp, #8]
 8001672:	406e      	eors	r6, r5
 8001674:	2c0f      	cmp	r4, #15
 8001676:	d827      	bhi.n	80016c8 <__aeabi_ddiv+0xe8>
 8001678:	49ba      	ldr	r1, [pc, #744]	@ (8001964 <__aeabi_ddiv+0x384>)
 800167a:	00a4      	lsls	r4, r4, #2
 800167c:	5909      	ldr	r1, [r1, r4]
 800167e:	468f      	mov	pc, r1
 8001680:	46cb      	mov	fp, r9
 8001682:	4642      	mov	r2, r8
 8001684:	9e02      	ldr	r6, [sp, #8]
 8001686:	9b03      	ldr	r3, [sp, #12]
 8001688:	2b02      	cmp	r3, #2
 800168a:	d016      	beq.n	80016ba <__aeabi_ddiv+0xda>
 800168c:	2b03      	cmp	r3, #3
 800168e:	d100      	bne.n	8001692 <__aeabi_ddiv+0xb2>
 8001690:	e2a6      	b.n	8001be0 <__aeabi_ddiv+0x600>
 8001692:	2b01      	cmp	r3, #1
 8001694:	d000      	beq.n	8001698 <__aeabi_ddiv+0xb8>
 8001696:	e0df      	b.n	8001858 <__aeabi_ddiv+0x278>
 8001698:	2200      	movs	r2, #0
 800169a:	2300      	movs	r3, #0
 800169c:	2400      	movs	r4, #0
 800169e:	4690      	mov	r8, r2
 80016a0:	051b      	lsls	r3, r3, #20
 80016a2:	4323      	orrs	r3, r4
 80016a4:	07f6      	lsls	r6, r6, #31
 80016a6:	4333      	orrs	r3, r6
 80016a8:	4640      	mov	r0, r8
 80016aa:	0019      	movs	r1, r3
 80016ac:	b007      	add	sp, #28
 80016ae:	bcf0      	pop	{r4, r5, r6, r7}
 80016b0:	46bb      	mov	fp, r7
 80016b2:	46b2      	mov	sl, r6
 80016b4:	46a9      	mov	r9, r5
 80016b6:	46a0      	mov	r8, r4
 80016b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016ba:	2200      	movs	r2, #0
 80016bc:	2400      	movs	r4, #0
 80016be:	4690      	mov	r8, r2
 80016c0:	4ba6      	ldr	r3, [pc, #664]	@ (800195c <__aeabi_ddiv+0x37c>)
 80016c2:	e7ed      	b.n	80016a0 <__aeabi_ddiv+0xc0>
 80016c4:	002e      	movs	r6, r5
 80016c6:	e7df      	b.n	8001688 <__aeabi_ddiv+0xa8>
 80016c8:	45cb      	cmp	fp, r9
 80016ca:	d200      	bcs.n	80016ce <__aeabi_ddiv+0xee>
 80016cc:	e1d4      	b.n	8001a78 <__aeabi_ddiv+0x498>
 80016ce:	d100      	bne.n	80016d2 <__aeabi_ddiv+0xf2>
 80016d0:	e1cf      	b.n	8001a72 <__aeabi_ddiv+0x492>
 80016d2:	2301      	movs	r3, #1
 80016d4:	425b      	negs	r3, r3
 80016d6:	469c      	mov	ip, r3
 80016d8:	4644      	mov	r4, r8
 80016da:	4648      	mov	r0, r9
 80016dc:	2700      	movs	r7, #0
 80016de:	44e2      	add	sl, ip
 80016e0:	465b      	mov	r3, fp
 80016e2:	0e15      	lsrs	r5, r2, #24
 80016e4:	021b      	lsls	r3, r3, #8
 80016e6:	431d      	orrs	r5, r3
 80016e8:	0c19      	lsrs	r1, r3, #16
 80016ea:	042b      	lsls	r3, r5, #16
 80016ec:	0212      	lsls	r2, r2, #8
 80016ee:	9500      	str	r5, [sp, #0]
 80016f0:	0c1d      	lsrs	r5, r3, #16
 80016f2:	4691      	mov	r9, r2
 80016f4:	9102      	str	r1, [sp, #8]
 80016f6:	9503      	str	r5, [sp, #12]
 80016f8:	f7fe fdb0 	bl	800025c <__aeabi_uidivmod>
 80016fc:	0002      	movs	r2, r0
 80016fe:	436a      	muls	r2, r5
 8001700:	040b      	lsls	r3, r1, #16
 8001702:	0c21      	lsrs	r1, r4, #16
 8001704:	4680      	mov	r8, r0
 8001706:	4319      	orrs	r1, r3
 8001708:	428a      	cmp	r2, r1
 800170a:	d909      	bls.n	8001720 <__aeabi_ddiv+0x140>
 800170c:	9d00      	ldr	r5, [sp, #0]
 800170e:	2301      	movs	r3, #1
 8001710:	46ac      	mov	ip, r5
 8001712:	425b      	negs	r3, r3
 8001714:	4461      	add	r1, ip
 8001716:	469c      	mov	ip, r3
 8001718:	44e0      	add	r8, ip
 800171a:	428d      	cmp	r5, r1
 800171c:	d800      	bhi.n	8001720 <__aeabi_ddiv+0x140>
 800171e:	e1fb      	b.n	8001b18 <__aeabi_ddiv+0x538>
 8001720:	1a88      	subs	r0, r1, r2
 8001722:	9902      	ldr	r1, [sp, #8]
 8001724:	f7fe fd9a 	bl	800025c <__aeabi_uidivmod>
 8001728:	9a03      	ldr	r2, [sp, #12]
 800172a:	0424      	lsls	r4, r4, #16
 800172c:	4342      	muls	r2, r0
 800172e:	0409      	lsls	r1, r1, #16
 8001730:	0c24      	lsrs	r4, r4, #16
 8001732:	0003      	movs	r3, r0
 8001734:	430c      	orrs	r4, r1
 8001736:	42a2      	cmp	r2, r4
 8001738:	d906      	bls.n	8001748 <__aeabi_ddiv+0x168>
 800173a:	9900      	ldr	r1, [sp, #0]
 800173c:	3b01      	subs	r3, #1
 800173e:	468c      	mov	ip, r1
 8001740:	4464      	add	r4, ip
 8001742:	42a1      	cmp	r1, r4
 8001744:	d800      	bhi.n	8001748 <__aeabi_ddiv+0x168>
 8001746:	e1e1      	b.n	8001b0c <__aeabi_ddiv+0x52c>
 8001748:	1aa0      	subs	r0, r4, r2
 800174a:	4642      	mov	r2, r8
 800174c:	0412      	lsls	r2, r2, #16
 800174e:	431a      	orrs	r2, r3
 8001750:	4693      	mov	fp, r2
 8001752:	464b      	mov	r3, r9
 8001754:	4659      	mov	r1, fp
 8001756:	0c1b      	lsrs	r3, r3, #16
 8001758:	001d      	movs	r5, r3
 800175a:	9304      	str	r3, [sp, #16]
 800175c:	040b      	lsls	r3, r1, #16
 800175e:	4649      	mov	r1, r9
 8001760:	0409      	lsls	r1, r1, #16
 8001762:	0c09      	lsrs	r1, r1, #16
 8001764:	000c      	movs	r4, r1
 8001766:	0c1b      	lsrs	r3, r3, #16
 8001768:	435c      	muls	r4, r3
 800176a:	0c12      	lsrs	r2, r2, #16
 800176c:	436b      	muls	r3, r5
 800176e:	4688      	mov	r8, r1
 8001770:	4351      	muls	r1, r2
 8001772:	436a      	muls	r2, r5
 8001774:	0c25      	lsrs	r5, r4, #16
 8001776:	46ac      	mov	ip, r5
 8001778:	185b      	adds	r3, r3, r1
 800177a:	4463      	add	r3, ip
 800177c:	4299      	cmp	r1, r3
 800177e:	d903      	bls.n	8001788 <__aeabi_ddiv+0x1a8>
 8001780:	2180      	movs	r1, #128	@ 0x80
 8001782:	0249      	lsls	r1, r1, #9
 8001784:	468c      	mov	ip, r1
 8001786:	4462      	add	r2, ip
 8001788:	0c19      	lsrs	r1, r3, #16
 800178a:	0424      	lsls	r4, r4, #16
 800178c:	041b      	lsls	r3, r3, #16
 800178e:	0c24      	lsrs	r4, r4, #16
 8001790:	188a      	adds	r2, r1, r2
 8001792:	191c      	adds	r4, r3, r4
 8001794:	4290      	cmp	r0, r2
 8001796:	d302      	bcc.n	800179e <__aeabi_ddiv+0x1be>
 8001798:	d116      	bne.n	80017c8 <__aeabi_ddiv+0x1e8>
 800179a:	42a7      	cmp	r7, r4
 800179c:	d214      	bcs.n	80017c8 <__aeabi_ddiv+0x1e8>
 800179e:	465b      	mov	r3, fp
 80017a0:	9d00      	ldr	r5, [sp, #0]
 80017a2:	3b01      	subs	r3, #1
 80017a4:	444f      	add	r7, r9
 80017a6:	9305      	str	r3, [sp, #20]
 80017a8:	454f      	cmp	r7, r9
 80017aa:	419b      	sbcs	r3, r3
 80017ac:	46ac      	mov	ip, r5
 80017ae:	425b      	negs	r3, r3
 80017b0:	4463      	add	r3, ip
 80017b2:	18c0      	adds	r0, r0, r3
 80017b4:	4285      	cmp	r5, r0
 80017b6:	d300      	bcc.n	80017ba <__aeabi_ddiv+0x1da>
 80017b8:	e1a1      	b.n	8001afe <__aeabi_ddiv+0x51e>
 80017ba:	4282      	cmp	r2, r0
 80017bc:	d900      	bls.n	80017c0 <__aeabi_ddiv+0x1e0>
 80017be:	e1f6      	b.n	8001bae <__aeabi_ddiv+0x5ce>
 80017c0:	d100      	bne.n	80017c4 <__aeabi_ddiv+0x1e4>
 80017c2:	e1f1      	b.n	8001ba8 <__aeabi_ddiv+0x5c8>
 80017c4:	9b05      	ldr	r3, [sp, #20]
 80017c6:	469b      	mov	fp, r3
 80017c8:	1b3c      	subs	r4, r7, r4
 80017ca:	42a7      	cmp	r7, r4
 80017cc:	41bf      	sbcs	r7, r7
 80017ce:	9d00      	ldr	r5, [sp, #0]
 80017d0:	1a80      	subs	r0, r0, r2
 80017d2:	427f      	negs	r7, r7
 80017d4:	1bc0      	subs	r0, r0, r7
 80017d6:	4285      	cmp	r5, r0
 80017d8:	d100      	bne.n	80017dc <__aeabi_ddiv+0x1fc>
 80017da:	e1d0      	b.n	8001b7e <__aeabi_ddiv+0x59e>
 80017dc:	9902      	ldr	r1, [sp, #8]
 80017de:	f7fe fd3d 	bl	800025c <__aeabi_uidivmod>
 80017e2:	9a03      	ldr	r2, [sp, #12]
 80017e4:	040b      	lsls	r3, r1, #16
 80017e6:	4342      	muls	r2, r0
 80017e8:	0c21      	lsrs	r1, r4, #16
 80017ea:	0007      	movs	r7, r0
 80017ec:	4319      	orrs	r1, r3
 80017ee:	428a      	cmp	r2, r1
 80017f0:	d900      	bls.n	80017f4 <__aeabi_ddiv+0x214>
 80017f2:	e178      	b.n	8001ae6 <__aeabi_ddiv+0x506>
 80017f4:	1a88      	subs	r0, r1, r2
 80017f6:	9902      	ldr	r1, [sp, #8]
 80017f8:	f7fe fd30 	bl	800025c <__aeabi_uidivmod>
 80017fc:	9a03      	ldr	r2, [sp, #12]
 80017fe:	0424      	lsls	r4, r4, #16
 8001800:	4342      	muls	r2, r0
 8001802:	0409      	lsls	r1, r1, #16
 8001804:	0c24      	lsrs	r4, r4, #16
 8001806:	0003      	movs	r3, r0
 8001808:	430c      	orrs	r4, r1
 800180a:	42a2      	cmp	r2, r4
 800180c:	d900      	bls.n	8001810 <__aeabi_ddiv+0x230>
 800180e:	e15d      	b.n	8001acc <__aeabi_ddiv+0x4ec>
 8001810:	4641      	mov	r1, r8
 8001812:	1aa4      	subs	r4, r4, r2
 8001814:	043a      	lsls	r2, r7, #16
 8001816:	431a      	orrs	r2, r3
 8001818:	9d04      	ldr	r5, [sp, #16]
 800181a:	0413      	lsls	r3, r2, #16
 800181c:	0c1b      	lsrs	r3, r3, #16
 800181e:	4359      	muls	r1, r3
 8001820:	4647      	mov	r7, r8
 8001822:	436b      	muls	r3, r5
 8001824:	469c      	mov	ip, r3
 8001826:	0c10      	lsrs	r0, r2, #16
 8001828:	4347      	muls	r7, r0
 800182a:	0c0b      	lsrs	r3, r1, #16
 800182c:	44bc      	add	ip, r7
 800182e:	4463      	add	r3, ip
 8001830:	4368      	muls	r0, r5
 8001832:	429f      	cmp	r7, r3
 8001834:	d903      	bls.n	800183e <__aeabi_ddiv+0x25e>
 8001836:	2580      	movs	r5, #128	@ 0x80
 8001838:	026d      	lsls	r5, r5, #9
 800183a:	46ac      	mov	ip, r5
 800183c:	4460      	add	r0, ip
 800183e:	0c1f      	lsrs	r7, r3, #16
 8001840:	0409      	lsls	r1, r1, #16
 8001842:	041b      	lsls	r3, r3, #16
 8001844:	0c09      	lsrs	r1, r1, #16
 8001846:	183f      	adds	r7, r7, r0
 8001848:	185b      	adds	r3, r3, r1
 800184a:	42bc      	cmp	r4, r7
 800184c:	d200      	bcs.n	8001850 <__aeabi_ddiv+0x270>
 800184e:	e102      	b.n	8001a56 <__aeabi_ddiv+0x476>
 8001850:	d100      	bne.n	8001854 <__aeabi_ddiv+0x274>
 8001852:	e0fd      	b.n	8001a50 <__aeabi_ddiv+0x470>
 8001854:	2301      	movs	r3, #1
 8001856:	431a      	orrs	r2, r3
 8001858:	4b43      	ldr	r3, [pc, #268]	@ (8001968 <__aeabi_ddiv+0x388>)
 800185a:	4453      	add	r3, sl
 800185c:	2b00      	cmp	r3, #0
 800185e:	dc00      	bgt.n	8001862 <__aeabi_ddiv+0x282>
 8001860:	e0ae      	b.n	80019c0 <__aeabi_ddiv+0x3e0>
 8001862:	0751      	lsls	r1, r2, #29
 8001864:	d000      	beq.n	8001868 <__aeabi_ddiv+0x288>
 8001866:	e198      	b.n	8001b9a <__aeabi_ddiv+0x5ba>
 8001868:	4659      	mov	r1, fp
 800186a:	01c9      	lsls	r1, r1, #7
 800186c:	d506      	bpl.n	800187c <__aeabi_ddiv+0x29c>
 800186e:	4659      	mov	r1, fp
 8001870:	4b3e      	ldr	r3, [pc, #248]	@ (800196c <__aeabi_ddiv+0x38c>)
 8001872:	4019      	ands	r1, r3
 8001874:	2380      	movs	r3, #128	@ 0x80
 8001876:	468b      	mov	fp, r1
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	4453      	add	r3, sl
 800187c:	493c      	ldr	r1, [pc, #240]	@ (8001970 <__aeabi_ddiv+0x390>)
 800187e:	428b      	cmp	r3, r1
 8001880:	dd00      	ble.n	8001884 <__aeabi_ddiv+0x2a4>
 8001882:	e71a      	b.n	80016ba <__aeabi_ddiv+0xda>
 8001884:	4659      	mov	r1, fp
 8001886:	08d2      	lsrs	r2, r2, #3
 8001888:	0749      	lsls	r1, r1, #29
 800188a:	4311      	orrs	r1, r2
 800188c:	465a      	mov	r2, fp
 800188e:	055b      	lsls	r3, r3, #21
 8001890:	0254      	lsls	r4, r2, #9
 8001892:	4688      	mov	r8, r1
 8001894:	0b24      	lsrs	r4, r4, #12
 8001896:	0d5b      	lsrs	r3, r3, #21
 8001898:	e702      	b.n	80016a0 <__aeabi_ddiv+0xc0>
 800189a:	465a      	mov	r2, fp
 800189c:	9b00      	ldr	r3, [sp, #0]
 800189e:	431a      	orrs	r2, r3
 80018a0:	d100      	bne.n	80018a4 <__aeabi_ddiv+0x2c4>
 80018a2:	e07e      	b.n	80019a2 <__aeabi_ddiv+0x3c2>
 80018a4:	465b      	mov	r3, fp
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d100      	bne.n	80018ac <__aeabi_ddiv+0x2cc>
 80018aa:	e100      	b.n	8001aae <__aeabi_ddiv+0x4ce>
 80018ac:	4658      	mov	r0, fp
 80018ae:	f001 fa37 	bl	8002d20 <__clzsi2>
 80018b2:	0002      	movs	r2, r0
 80018b4:	0003      	movs	r3, r0
 80018b6:	3a0b      	subs	r2, #11
 80018b8:	271d      	movs	r7, #29
 80018ba:	9e00      	ldr	r6, [sp, #0]
 80018bc:	1aba      	subs	r2, r7, r2
 80018be:	0019      	movs	r1, r3
 80018c0:	4658      	mov	r0, fp
 80018c2:	40d6      	lsrs	r6, r2
 80018c4:	3908      	subs	r1, #8
 80018c6:	4088      	lsls	r0, r1
 80018c8:	0032      	movs	r2, r6
 80018ca:	4302      	orrs	r2, r0
 80018cc:	4693      	mov	fp, r2
 80018ce:	9a00      	ldr	r2, [sp, #0]
 80018d0:	408a      	lsls	r2, r1
 80018d2:	4928      	ldr	r1, [pc, #160]	@ (8001974 <__aeabi_ddiv+0x394>)
 80018d4:	4453      	add	r3, sl
 80018d6:	468a      	mov	sl, r1
 80018d8:	449a      	add	sl, r3
 80018da:	2300      	movs	r3, #0
 80018dc:	e6c8      	b.n	8001670 <__aeabi_ddiv+0x90>
 80018de:	465b      	mov	r3, fp
 80018e0:	4303      	orrs	r3, r0
 80018e2:	4699      	mov	r9, r3
 80018e4:	d056      	beq.n	8001994 <__aeabi_ddiv+0x3b4>
 80018e6:	465b      	mov	r3, fp
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d100      	bne.n	80018ee <__aeabi_ddiv+0x30e>
 80018ec:	e0cd      	b.n	8001a8a <__aeabi_ddiv+0x4aa>
 80018ee:	4658      	mov	r0, fp
 80018f0:	f001 fa16 	bl	8002d20 <__clzsi2>
 80018f4:	230b      	movs	r3, #11
 80018f6:	425b      	negs	r3, r3
 80018f8:	469c      	mov	ip, r3
 80018fa:	0002      	movs	r2, r0
 80018fc:	4484      	add	ip, r0
 80018fe:	4666      	mov	r6, ip
 8001900:	231d      	movs	r3, #29
 8001902:	1b9b      	subs	r3, r3, r6
 8001904:	0026      	movs	r6, r4
 8001906:	0011      	movs	r1, r2
 8001908:	4658      	mov	r0, fp
 800190a:	40de      	lsrs	r6, r3
 800190c:	3908      	subs	r1, #8
 800190e:	4088      	lsls	r0, r1
 8001910:	0033      	movs	r3, r6
 8001912:	4303      	orrs	r3, r0
 8001914:	4699      	mov	r9, r3
 8001916:	0023      	movs	r3, r4
 8001918:	408b      	lsls	r3, r1
 800191a:	4698      	mov	r8, r3
 800191c:	4b16      	ldr	r3, [pc, #88]	@ (8001978 <__aeabi_ddiv+0x398>)
 800191e:	2400      	movs	r4, #0
 8001920:	1a9b      	subs	r3, r3, r2
 8001922:	469a      	mov	sl, r3
 8001924:	2300      	movs	r3, #0
 8001926:	9303      	str	r3, [sp, #12]
 8001928:	e682      	b.n	8001630 <__aeabi_ddiv+0x50>
 800192a:	465a      	mov	r2, fp
 800192c:	4302      	orrs	r2, r0
 800192e:	4691      	mov	r9, r2
 8001930:	d12a      	bne.n	8001988 <__aeabi_ddiv+0x3a8>
 8001932:	2200      	movs	r2, #0
 8001934:	469a      	mov	sl, r3
 8001936:	2302      	movs	r3, #2
 8001938:	4690      	mov	r8, r2
 800193a:	2408      	movs	r4, #8
 800193c:	9303      	str	r3, [sp, #12]
 800193e:	e677      	b.n	8001630 <__aeabi_ddiv+0x50>
 8001940:	465a      	mov	r2, fp
 8001942:	9b00      	ldr	r3, [sp, #0]
 8001944:	431a      	orrs	r2, r3
 8001946:	4b0d      	ldr	r3, [pc, #52]	@ (800197c <__aeabi_ddiv+0x39c>)
 8001948:	469c      	mov	ip, r3
 800194a:	44e2      	add	sl, ip
 800194c:	2a00      	cmp	r2, #0
 800194e:	d117      	bne.n	8001980 <__aeabi_ddiv+0x3a0>
 8001950:	2302      	movs	r3, #2
 8001952:	431c      	orrs	r4, r3
 8001954:	2300      	movs	r3, #0
 8001956:	469b      	mov	fp, r3
 8001958:	3302      	adds	r3, #2
 800195a:	e689      	b.n	8001670 <__aeabi_ddiv+0x90>
 800195c:	000007ff 	.word	0x000007ff
 8001960:	fffffc01 	.word	0xfffffc01
 8001964:	08013834 	.word	0x08013834
 8001968:	000003ff 	.word	0x000003ff
 800196c:	feffffff 	.word	0xfeffffff
 8001970:	000007fe 	.word	0x000007fe
 8001974:	000003f3 	.word	0x000003f3
 8001978:	fffffc0d 	.word	0xfffffc0d
 800197c:	fffff801 	.word	0xfffff801
 8001980:	2303      	movs	r3, #3
 8001982:	0032      	movs	r2, r6
 8001984:	431c      	orrs	r4, r3
 8001986:	e673      	b.n	8001670 <__aeabi_ddiv+0x90>
 8001988:	469a      	mov	sl, r3
 800198a:	2303      	movs	r3, #3
 800198c:	46d9      	mov	r9, fp
 800198e:	240c      	movs	r4, #12
 8001990:	9303      	str	r3, [sp, #12]
 8001992:	e64d      	b.n	8001630 <__aeabi_ddiv+0x50>
 8001994:	2300      	movs	r3, #0
 8001996:	4698      	mov	r8, r3
 8001998:	469a      	mov	sl, r3
 800199a:	3301      	adds	r3, #1
 800199c:	2404      	movs	r4, #4
 800199e:	9303      	str	r3, [sp, #12]
 80019a0:	e646      	b.n	8001630 <__aeabi_ddiv+0x50>
 80019a2:	2301      	movs	r3, #1
 80019a4:	431c      	orrs	r4, r3
 80019a6:	2300      	movs	r3, #0
 80019a8:	469b      	mov	fp, r3
 80019aa:	3301      	adds	r3, #1
 80019ac:	e660      	b.n	8001670 <__aeabi_ddiv+0x90>
 80019ae:	2300      	movs	r3, #0
 80019b0:	2480      	movs	r4, #128	@ 0x80
 80019b2:	4698      	mov	r8, r3
 80019b4:	2600      	movs	r6, #0
 80019b6:	4b92      	ldr	r3, [pc, #584]	@ (8001c00 <__aeabi_ddiv+0x620>)
 80019b8:	0324      	lsls	r4, r4, #12
 80019ba:	e671      	b.n	80016a0 <__aeabi_ddiv+0xc0>
 80019bc:	2201      	movs	r2, #1
 80019be:	4252      	negs	r2, r2
 80019c0:	2101      	movs	r1, #1
 80019c2:	1ac9      	subs	r1, r1, r3
 80019c4:	2938      	cmp	r1, #56	@ 0x38
 80019c6:	dd00      	ble.n	80019ca <__aeabi_ddiv+0x3ea>
 80019c8:	e666      	b.n	8001698 <__aeabi_ddiv+0xb8>
 80019ca:	291f      	cmp	r1, #31
 80019cc:	dc00      	bgt.n	80019d0 <__aeabi_ddiv+0x3f0>
 80019ce:	e0ab      	b.n	8001b28 <__aeabi_ddiv+0x548>
 80019d0:	201f      	movs	r0, #31
 80019d2:	4240      	negs	r0, r0
 80019d4:	1ac3      	subs	r3, r0, r3
 80019d6:	4658      	mov	r0, fp
 80019d8:	40d8      	lsrs	r0, r3
 80019da:	0003      	movs	r3, r0
 80019dc:	2920      	cmp	r1, #32
 80019de:	d004      	beq.n	80019ea <__aeabi_ddiv+0x40a>
 80019e0:	4658      	mov	r0, fp
 80019e2:	4988      	ldr	r1, [pc, #544]	@ (8001c04 <__aeabi_ddiv+0x624>)
 80019e4:	4451      	add	r1, sl
 80019e6:	4088      	lsls	r0, r1
 80019e8:	4302      	orrs	r2, r0
 80019ea:	1e51      	subs	r1, r2, #1
 80019ec:	418a      	sbcs	r2, r1
 80019ee:	431a      	orrs	r2, r3
 80019f0:	2307      	movs	r3, #7
 80019f2:	0019      	movs	r1, r3
 80019f4:	2400      	movs	r4, #0
 80019f6:	4011      	ands	r1, r2
 80019f8:	4213      	tst	r3, r2
 80019fa:	d00c      	beq.n	8001a16 <__aeabi_ddiv+0x436>
 80019fc:	230f      	movs	r3, #15
 80019fe:	4013      	ands	r3, r2
 8001a00:	2b04      	cmp	r3, #4
 8001a02:	d100      	bne.n	8001a06 <__aeabi_ddiv+0x426>
 8001a04:	e0f9      	b.n	8001bfa <__aeabi_ddiv+0x61a>
 8001a06:	1d11      	adds	r1, r2, #4
 8001a08:	4291      	cmp	r1, r2
 8001a0a:	419b      	sbcs	r3, r3
 8001a0c:	000a      	movs	r2, r1
 8001a0e:	425b      	negs	r3, r3
 8001a10:	0759      	lsls	r1, r3, #29
 8001a12:	025b      	lsls	r3, r3, #9
 8001a14:	0b1c      	lsrs	r4, r3, #12
 8001a16:	08d2      	lsrs	r2, r2, #3
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	4690      	mov	r8, r2
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	e63f      	b.n	80016a0 <__aeabi_ddiv+0xc0>
 8001a20:	2480      	movs	r4, #128	@ 0x80
 8001a22:	464b      	mov	r3, r9
 8001a24:	0324      	lsls	r4, r4, #12
 8001a26:	4223      	tst	r3, r4
 8001a28:	d009      	beq.n	8001a3e <__aeabi_ddiv+0x45e>
 8001a2a:	465b      	mov	r3, fp
 8001a2c:	4223      	tst	r3, r4
 8001a2e:	d106      	bne.n	8001a3e <__aeabi_ddiv+0x45e>
 8001a30:	431c      	orrs	r4, r3
 8001a32:	0324      	lsls	r4, r4, #12
 8001a34:	002e      	movs	r6, r5
 8001a36:	4690      	mov	r8, r2
 8001a38:	4b71      	ldr	r3, [pc, #452]	@ (8001c00 <__aeabi_ddiv+0x620>)
 8001a3a:	0b24      	lsrs	r4, r4, #12
 8001a3c:	e630      	b.n	80016a0 <__aeabi_ddiv+0xc0>
 8001a3e:	2480      	movs	r4, #128	@ 0x80
 8001a40:	464b      	mov	r3, r9
 8001a42:	0324      	lsls	r4, r4, #12
 8001a44:	431c      	orrs	r4, r3
 8001a46:	0324      	lsls	r4, r4, #12
 8001a48:	9e02      	ldr	r6, [sp, #8]
 8001a4a:	4b6d      	ldr	r3, [pc, #436]	@ (8001c00 <__aeabi_ddiv+0x620>)
 8001a4c:	0b24      	lsrs	r4, r4, #12
 8001a4e:	e627      	b.n	80016a0 <__aeabi_ddiv+0xc0>
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d100      	bne.n	8001a56 <__aeabi_ddiv+0x476>
 8001a54:	e700      	b.n	8001858 <__aeabi_ddiv+0x278>
 8001a56:	9800      	ldr	r0, [sp, #0]
 8001a58:	1e51      	subs	r1, r2, #1
 8001a5a:	4684      	mov	ip, r0
 8001a5c:	4464      	add	r4, ip
 8001a5e:	4284      	cmp	r4, r0
 8001a60:	d200      	bcs.n	8001a64 <__aeabi_ddiv+0x484>
 8001a62:	e084      	b.n	8001b6e <__aeabi_ddiv+0x58e>
 8001a64:	42bc      	cmp	r4, r7
 8001a66:	d200      	bcs.n	8001a6a <__aeabi_ddiv+0x48a>
 8001a68:	e0ae      	b.n	8001bc8 <__aeabi_ddiv+0x5e8>
 8001a6a:	d100      	bne.n	8001a6e <__aeabi_ddiv+0x48e>
 8001a6c:	e0c1      	b.n	8001bf2 <__aeabi_ddiv+0x612>
 8001a6e:	000a      	movs	r2, r1
 8001a70:	e6f0      	b.n	8001854 <__aeabi_ddiv+0x274>
 8001a72:	4542      	cmp	r2, r8
 8001a74:	d900      	bls.n	8001a78 <__aeabi_ddiv+0x498>
 8001a76:	e62c      	b.n	80016d2 <__aeabi_ddiv+0xf2>
 8001a78:	464b      	mov	r3, r9
 8001a7a:	07dc      	lsls	r4, r3, #31
 8001a7c:	0858      	lsrs	r0, r3, #1
 8001a7e:	4643      	mov	r3, r8
 8001a80:	085b      	lsrs	r3, r3, #1
 8001a82:	431c      	orrs	r4, r3
 8001a84:	4643      	mov	r3, r8
 8001a86:	07df      	lsls	r7, r3, #31
 8001a88:	e62a      	b.n	80016e0 <__aeabi_ddiv+0x100>
 8001a8a:	f001 f949 	bl	8002d20 <__clzsi2>
 8001a8e:	2315      	movs	r3, #21
 8001a90:	469c      	mov	ip, r3
 8001a92:	4484      	add	ip, r0
 8001a94:	0002      	movs	r2, r0
 8001a96:	4663      	mov	r3, ip
 8001a98:	3220      	adds	r2, #32
 8001a9a:	2b1c      	cmp	r3, #28
 8001a9c:	dc00      	bgt.n	8001aa0 <__aeabi_ddiv+0x4c0>
 8001a9e:	e72e      	b.n	80018fe <__aeabi_ddiv+0x31e>
 8001aa0:	0023      	movs	r3, r4
 8001aa2:	3808      	subs	r0, #8
 8001aa4:	4083      	lsls	r3, r0
 8001aa6:	4699      	mov	r9, r3
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	4698      	mov	r8, r3
 8001aac:	e736      	b.n	800191c <__aeabi_ddiv+0x33c>
 8001aae:	f001 f937 	bl	8002d20 <__clzsi2>
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	0003      	movs	r3, r0
 8001ab6:	3215      	adds	r2, #21
 8001ab8:	3320      	adds	r3, #32
 8001aba:	2a1c      	cmp	r2, #28
 8001abc:	dc00      	bgt.n	8001ac0 <__aeabi_ddiv+0x4e0>
 8001abe:	e6fb      	b.n	80018b8 <__aeabi_ddiv+0x2d8>
 8001ac0:	9900      	ldr	r1, [sp, #0]
 8001ac2:	3808      	subs	r0, #8
 8001ac4:	4081      	lsls	r1, r0
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	468b      	mov	fp, r1
 8001aca:	e702      	b.n	80018d2 <__aeabi_ddiv+0x2f2>
 8001acc:	9900      	ldr	r1, [sp, #0]
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	468c      	mov	ip, r1
 8001ad2:	4464      	add	r4, ip
 8001ad4:	42a1      	cmp	r1, r4
 8001ad6:	d900      	bls.n	8001ada <__aeabi_ddiv+0x4fa>
 8001ad8:	e69a      	b.n	8001810 <__aeabi_ddiv+0x230>
 8001ada:	42a2      	cmp	r2, r4
 8001adc:	d800      	bhi.n	8001ae0 <__aeabi_ddiv+0x500>
 8001ade:	e697      	b.n	8001810 <__aeabi_ddiv+0x230>
 8001ae0:	1e83      	subs	r3, r0, #2
 8001ae2:	4464      	add	r4, ip
 8001ae4:	e694      	b.n	8001810 <__aeabi_ddiv+0x230>
 8001ae6:	46ac      	mov	ip, r5
 8001ae8:	4461      	add	r1, ip
 8001aea:	3f01      	subs	r7, #1
 8001aec:	428d      	cmp	r5, r1
 8001aee:	d900      	bls.n	8001af2 <__aeabi_ddiv+0x512>
 8001af0:	e680      	b.n	80017f4 <__aeabi_ddiv+0x214>
 8001af2:	428a      	cmp	r2, r1
 8001af4:	d800      	bhi.n	8001af8 <__aeabi_ddiv+0x518>
 8001af6:	e67d      	b.n	80017f4 <__aeabi_ddiv+0x214>
 8001af8:	1e87      	subs	r7, r0, #2
 8001afa:	4461      	add	r1, ip
 8001afc:	e67a      	b.n	80017f4 <__aeabi_ddiv+0x214>
 8001afe:	4285      	cmp	r5, r0
 8001b00:	d000      	beq.n	8001b04 <__aeabi_ddiv+0x524>
 8001b02:	e65f      	b.n	80017c4 <__aeabi_ddiv+0x1e4>
 8001b04:	45b9      	cmp	r9, r7
 8001b06:	d900      	bls.n	8001b0a <__aeabi_ddiv+0x52a>
 8001b08:	e65c      	b.n	80017c4 <__aeabi_ddiv+0x1e4>
 8001b0a:	e656      	b.n	80017ba <__aeabi_ddiv+0x1da>
 8001b0c:	42a2      	cmp	r2, r4
 8001b0e:	d800      	bhi.n	8001b12 <__aeabi_ddiv+0x532>
 8001b10:	e61a      	b.n	8001748 <__aeabi_ddiv+0x168>
 8001b12:	1e83      	subs	r3, r0, #2
 8001b14:	4464      	add	r4, ip
 8001b16:	e617      	b.n	8001748 <__aeabi_ddiv+0x168>
 8001b18:	428a      	cmp	r2, r1
 8001b1a:	d800      	bhi.n	8001b1e <__aeabi_ddiv+0x53e>
 8001b1c:	e600      	b.n	8001720 <__aeabi_ddiv+0x140>
 8001b1e:	46ac      	mov	ip, r5
 8001b20:	1e83      	subs	r3, r0, #2
 8001b22:	4698      	mov	r8, r3
 8001b24:	4461      	add	r1, ip
 8001b26:	e5fb      	b.n	8001720 <__aeabi_ddiv+0x140>
 8001b28:	4837      	ldr	r0, [pc, #220]	@ (8001c08 <__aeabi_ddiv+0x628>)
 8001b2a:	0014      	movs	r4, r2
 8001b2c:	4450      	add	r0, sl
 8001b2e:	4082      	lsls	r2, r0
 8001b30:	465b      	mov	r3, fp
 8001b32:	0017      	movs	r7, r2
 8001b34:	4083      	lsls	r3, r0
 8001b36:	40cc      	lsrs	r4, r1
 8001b38:	1e7a      	subs	r2, r7, #1
 8001b3a:	4197      	sbcs	r7, r2
 8001b3c:	4323      	orrs	r3, r4
 8001b3e:	433b      	orrs	r3, r7
 8001b40:	001a      	movs	r2, r3
 8001b42:	465b      	mov	r3, fp
 8001b44:	40cb      	lsrs	r3, r1
 8001b46:	0751      	lsls	r1, r2, #29
 8001b48:	d009      	beq.n	8001b5e <__aeabi_ddiv+0x57e>
 8001b4a:	210f      	movs	r1, #15
 8001b4c:	4011      	ands	r1, r2
 8001b4e:	2904      	cmp	r1, #4
 8001b50:	d005      	beq.n	8001b5e <__aeabi_ddiv+0x57e>
 8001b52:	1d11      	adds	r1, r2, #4
 8001b54:	4291      	cmp	r1, r2
 8001b56:	4192      	sbcs	r2, r2
 8001b58:	4252      	negs	r2, r2
 8001b5a:	189b      	adds	r3, r3, r2
 8001b5c:	000a      	movs	r2, r1
 8001b5e:	0219      	lsls	r1, r3, #8
 8001b60:	d400      	bmi.n	8001b64 <__aeabi_ddiv+0x584>
 8001b62:	e755      	b.n	8001a10 <__aeabi_ddiv+0x430>
 8001b64:	2200      	movs	r2, #0
 8001b66:	2301      	movs	r3, #1
 8001b68:	2400      	movs	r4, #0
 8001b6a:	4690      	mov	r8, r2
 8001b6c:	e598      	b.n	80016a0 <__aeabi_ddiv+0xc0>
 8001b6e:	000a      	movs	r2, r1
 8001b70:	42bc      	cmp	r4, r7
 8001b72:	d000      	beq.n	8001b76 <__aeabi_ddiv+0x596>
 8001b74:	e66e      	b.n	8001854 <__aeabi_ddiv+0x274>
 8001b76:	454b      	cmp	r3, r9
 8001b78:	d000      	beq.n	8001b7c <__aeabi_ddiv+0x59c>
 8001b7a:	e66b      	b.n	8001854 <__aeabi_ddiv+0x274>
 8001b7c:	e66c      	b.n	8001858 <__aeabi_ddiv+0x278>
 8001b7e:	4b23      	ldr	r3, [pc, #140]	@ (8001c0c <__aeabi_ddiv+0x62c>)
 8001b80:	4a23      	ldr	r2, [pc, #140]	@ (8001c10 <__aeabi_ddiv+0x630>)
 8001b82:	4453      	add	r3, sl
 8001b84:	4592      	cmp	sl, r2
 8001b86:	da00      	bge.n	8001b8a <__aeabi_ddiv+0x5aa>
 8001b88:	e718      	b.n	80019bc <__aeabi_ddiv+0x3dc>
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	4249      	negs	r1, r1
 8001b8e:	1d0a      	adds	r2, r1, #4
 8001b90:	428a      	cmp	r2, r1
 8001b92:	4189      	sbcs	r1, r1
 8001b94:	4249      	negs	r1, r1
 8001b96:	448b      	add	fp, r1
 8001b98:	e666      	b.n	8001868 <__aeabi_ddiv+0x288>
 8001b9a:	210f      	movs	r1, #15
 8001b9c:	4011      	ands	r1, r2
 8001b9e:	2904      	cmp	r1, #4
 8001ba0:	d100      	bne.n	8001ba4 <__aeabi_ddiv+0x5c4>
 8001ba2:	e661      	b.n	8001868 <__aeabi_ddiv+0x288>
 8001ba4:	0011      	movs	r1, r2
 8001ba6:	e7f2      	b.n	8001b8e <__aeabi_ddiv+0x5ae>
 8001ba8:	42bc      	cmp	r4, r7
 8001baa:	d800      	bhi.n	8001bae <__aeabi_ddiv+0x5ce>
 8001bac:	e60a      	b.n	80017c4 <__aeabi_ddiv+0x1e4>
 8001bae:	2302      	movs	r3, #2
 8001bb0:	425b      	negs	r3, r3
 8001bb2:	469c      	mov	ip, r3
 8001bb4:	9900      	ldr	r1, [sp, #0]
 8001bb6:	444f      	add	r7, r9
 8001bb8:	454f      	cmp	r7, r9
 8001bba:	419b      	sbcs	r3, r3
 8001bbc:	44e3      	add	fp, ip
 8001bbe:	468c      	mov	ip, r1
 8001bc0:	425b      	negs	r3, r3
 8001bc2:	4463      	add	r3, ip
 8001bc4:	18c0      	adds	r0, r0, r3
 8001bc6:	e5ff      	b.n	80017c8 <__aeabi_ddiv+0x1e8>
 8001bc8:	4649      	mov	r1, r9
 8001bca:	9d00      	ldr	r5, [sp, #0]
 8001bcc:	0048      	lsls	r0, r1, #1
 8001bce:	4548      	cmp	r0, r9
 8001bd0:	4189      	sbcs	r1, r1
 8001bd2:	46ac      	mov	ip, r5
 8001bd4:	4249      	negs	r1, r1
 8001bd6:	4461      	add	r1, ip
 8001bd8:	4681      	mov	r9, r0
 8001bda:	3a02      	subs	r2, #2
 8001bdc:	1864      	adds	r4, r4, r1
 8001bde:	e7c7      	b.n	8001b70 <__aeabi_ddiv+0x590>
 8001be0:	2480      	movs	r4, #128	@ 0x80
 8001be2:	465b      	mov	r3, fp
 8001be4:	0324      	lsls	r4, r4, #12
 8001be6:	431c      	orrs	r4, r3
 8001be8:	0324      	lsls	r4, r4, #12
 8001bea:	4690      	mov	r8, r2
 8001bec:	4b04      	ldr	r3, [pc, #16]	@ (8001c00 <__aeabi_ddiv+0x620>)
 8001bee:	0b24      	lsrs	r4, r4, #12
 8001bf0:	e556      	b.n	80016a0 <__aeabi_ddiv+0xc0>
 8001bf2:	4599      	cmp	r9, r3
 8001bf4:	d3e8      	bcc.n	8001bc8 <__aeabi_ddiv+0x5e8>
 8001bf6:	000a      	movs	r2, r1
 8001bf8:	e7bd      	b.n	8001b76 <__aeabi_ddiv+0x596>
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	e708      	b.n	8001a10 <__aeabi_ddiv+0x430>
 8001bfe:	46c0      	nop			@ (mov r8, r8)
 8001c00:	000007ff 	.word	0x000007ff
 8001c04:	0000043e 	.word	0x0000043e
 8001c08:	0000041e 	.word	0x0000041e
 8001c0c:	000003ff 	.word	0x000003ff
 8001c10:	fffffc02 	.word	0xfffffc02

08001c14 <__eqdf2>:
 8001c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c16:	4657      	mov	r7, sl
 8001c18:	46de      	mov	lr, fp
 8001c1a:	464e      	mov	r6, r9
 8001c1c:	4645      	mov	r5, r8
 8001c1e:	b5e0      	push	{r5, r6, r7, lr}
 8001c20:	000d      	movs	r5, r1
 8001c22:	0004      	movs	r4, r0
 8001c24:	0fe8      	lsrs	r0, r5, #31
 8001c26:	4683      	mov	fp, r0
 8001c28:	0309      	lsls	r1, r1, #12
 8001c2a:	0fd8      	lsrs	r0, r3, #31
 8001c2c:	0b09      	lsrs	r1, r1, #12
 8001c2e:	4682      	mov	sl, r0
 8001c30:	4819      	ldr	r0, [pc, #100]	@ (8001c98 <__eqdf2+0x84>)
 8001c32:	468c      	mov	ip, r1
 8001c34:	031f      	lsls	r7, r3, #12
 8001c36:	0069      	lsls	r1, r5, #1
 8001c38:	005e      	lsls	r6, r3, #1
 8001c3a:	0d49      	lsrs	r1, r1, #21
 8001c3c:	0b3f      	lsrs	r7, r7, #12
 8001c3e:	0d76      	lsrs	r6, r6, #21
 8001c40:	4281      	cmp	r1, r0
 8001c42:	d018      	beq.n	8001c76 <__eqdf2+0x62>
 8001c44:	4286      	cmp	r6, r0
 8001c46:	d00f      	beq.n	8001c68 <__eqdf2+0x54>
 8001c48:	2001      	movs	r0, #1
 8001c4a:	42b1      	cmp	r1, r6
 8001c4c:	d10d      	bne.n	8001c6a <__eqdf2+0x56>
 8001c4e:	45bc      	cmp	ip, r7
 8001c50:	d10b      	bne.n	8001c6a <__eqdf2+0x56>
 8001c52:	4294      	cmp	r4, r2
 8001c54:	d109      	bne.n	8001c6a <__eqdf2+0x56>
 8001c56:	45d3      	cmp	fp, sl
 8001c58:	d01c      	beq.n	8001c94 <__eqdf2+0x80>
 8001c5a:	2900      	cmp	r1, #0
 8001c5c:	d105      	bne.n	8001c6a <__eqdf2+0x56>
 8001c5e:	4660      	mov	r0, ip
 8001c60:	4320      	orrs	r0, r4
 8001c62:	1e43      	subs	r3, r0, #1
 8001c64:	4198      	sbcs	r0, r3
 8001c66:	e000      	b.n	8001c6a <__eqdf2+0x56>
 8001c68:	2001      	movs	r0, #1
 8001c6a:	bcf0      	pop	{r4, r5, r6, r7}
 8001c6c:	46bb      	mov	fp, r7
 8001c6e:	46b2      	mov	sl, r6
 8001c70:	46a9      	mov	r9, r5
 8001c72:	46a0      	mov	r8, r4
 8001c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c76:	2001      	movs	r0, #1
 8001c78:	428e      	cmp	r6, r1
 8001c7a:	d1f6      	bne.n	8001c6a <__eqdf2+0x56>
 8001c7c:	4661      	mov	r1, ip
 8001c7e:	4339      	orrs	r1, r7
 8001c80:	000f      	movs	r7, r1
 8001c82:	4317      	orrs	r7, r2
 8001c84:	4327      	orrs	r7, r4
 8001c86:	d1f0      	bne.n	8001c6a <__eqdf2+0x56>
 8001c88:	465b      	mov	r3, fp
 8001c8a:	4652      	mov	r2, sl
 8001c8c:	1a98      	subs	r0, r3, r2
 8001c8e:	1e43      	subs	r3, r0, #1
 8001c90:	4198      	sbcs	r0, r3
 8001c92:	e7ea      	b.n	8001c6a <__eqdf2+0x56>
 8001c94:	2000      	movs	r0, #0
 8001c96:	e7e8      	b.n	8001c6a <__eqdf2+0x56>
 8001c98:	000007ff 	.word	0x000007ff

08001c9c <__gedf2>:
 8001c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c9e:	4657      	mov	r7, sl
 8001ca0:	464e      	mov	r6, r9
 8001ca2:	4645      	mov	r5, r8
 8001ca4:	46de      	mov	lr, fp
 8001ca6:	b5e0      	push	{r5, r6, r7, lr}
 8001ca8:	000d      	movs	r5, r1
 8001caa:	030f      	lsls	r7, r1, #12
 8001cac:	0b39      	lsrs	r1, r7, #12
 8001cae:	b083      	sub	sp, #12
 8001cb0:	0004      	movs	r4, r0
 8001cb2:	4680      	mov	r8, r0
 8001cb4:	9101      	str	r1, [sp, #4]
 8001cb6:	0058      	lsls	r0, r3, #1
 8001cb8:	0fe9      	lsrs	r1, r5, #31
 8001cba:	4f31      	ldr	r7, [pc, #196]	@ (8001d80 <__gedf2+0xe4>)
 8001cbc:	0d40      	lsrs	r0, r0, #21
 8001cbe:	468c      	mov	ip, r1
 8001cc0:	006e      	lsls	r6, r5, #1
 8001cc2:	0319      	lsls	r1, r3, #12
 8001cc4:	4682      	mov	sl, r0
 8001cc6:	4691      	mov	r9, r2
 8001cc8:	0d76      	lsrs	r6, r6, #21
 8001cca:	0b09      	lsrs	r1, r1, #12
 8001ccc:	0fd8      	lsrs	r0, r3, #31
 8001cce:	42be      	cmp	r6, r7
 8001cd0:	d01f      	beq.n	8001d12 <__gedf2+0x76>
 8001cd2:	45ba      	cmp	sl, r7
 8001cd4:	d00f      	beq.n	8001cf6 <__gedf2+0x5a>
 8001cd6:	2e00      	cmp	r6, #0
 8001cd8:	d12f      	bne.n	8001d3a <__gedf2+0x9e>
 8001cda:	4655      	mov	r5, sl
 8001cdc:	9e01      	ldr	r6, [sp, #4]
 8001cde:	4334      	orrs	r4, r6
 8001ce0:	2d00      	cmp	r5, #0
 8001ce2:	d127      	bne.n	8001d34 <__gedf2+0x98>
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	d03a      	beq.n	8001d5e <__gedf2+0xc2>
 8001ce8:	2c00      	cmp	r4, #0
 8001cea:	d145      	bne.n	8001d78 <__gedf2+0xdc>
 8001cec:	2800      	cmp	r0, #0
 8001cee:	d11a      	bne.n	8001d26 <__gedf2+0x8a>
 8001cf0:	2001      	movs	r0, #1
 8001cf2:	4240      	negs	r0, r0
 8001cf4:	e017      	b.n	8001d26 <__gedf2+0x8a>
 8001cf6:	4311      	orrs	r1, r2
 8001cf8:	d13b      	bne.n	8001d72 <__gedf2+0xd6>
 8001cfa:	2e00      	cmp	r6, #0
 8001cfc:	d102      	bne.n	8001d04 <__gedf2+0x68>
 8001cfe:	9f01      	ldr	r7, [sp, #4]
 8001d00:	4327      	orrs	r7, r4
 8001d02:	d0f3      	beq.n	8001cec <__gedf2+0x50>
 8001d04:	4584      	cmp	ip, r0
 8001d06:	d109      	bne.n	8001d1c <__gedf2+0x80>
 8001d08:	4663      	mov	r3, ip
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d0f0      	beq.n	8001cf0 <__gedf2+0x54>
 8001d0e:	4660      	mov	r0, ip
 8001d10:	e009      	b.n	8001d26 <__gedf2+0x8a>
 8001d12:	9f01      	ldr	r7, [sp, #4]
 8001d14:	4327      	orrs	r7, r4
 8001d16:	d12c      	bne.n	8001d72 <__gedf2+0xd6>
 8001d18:	45b2      	cmp	sl, r6
 8001d1a:	d024      	beq.n	8001d66 <__gedf2+0xca>
 8001d1c:	4663      	mov	r3, ip
 8001d1e:	2002      	movs	r0, #2
 8001d20:	3b01      	subs	r3, #1
 8001d22:	4018      	ands	r0, r3
 8001d24:	3801      	subs	r0, #1
 8001d26:	b003      	add	sp, #12
 8001d28:	bcf0      	pop	{r4, r5, r6, r7}
 8001d2a:	46bb      	mov	fp, r7
 8001d2c:	46b2      	mov	sl, r6
 8001d2e:	46a9      	mov	r9, r5
 8001d30:	46a0      	mov	r8, r4
 8001d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d34:	2c00      	cmp	r4, #0
 8001d36:	d0d9      	beq.n	8001cec <__gedf2+0x50>
 8001d38:	e7e4      	b.n	8001d04 <__gedf2+0x68>
 8001d3a:	4654      	mov	r4, sl
 8001d3c:	2c00      	cmp	r4, #0
 8001d3e:	d0ed      	beq.n	8001d1c <__gedf2+0x80>
 8001d40:	4584      	cmp	ip, r0
 8001d42:	d1eb      	bne.n	8001d1c <__gedf2+0x80>
 8001d44:	4556      	cmp	r6, sl
 8001d46:	dce9      	bgt.n	8001d1c <__gedf2+0x80>
 8001d48:	dbde      	blt.n	8001d08 <__gedf2+0x6c>
 8001d4a:	9b01      	ldr	r3, [sp, #4]
 8001d4c:	428b      	cmp	r3, r1
 8001d4e:	d8e5      	bhi.n	8001d1c <__gedf2+0x80>
 8001d50:	d1da      	bne.n	8001d08 <__gedf2+0x6c>
 8001d52:	45c8      	cmp	r8, r9
 8001d54:	d8e2      	bhi.n	8001d1c <__gedf2+0x80>
 8001d56:	2000      	movs	r0, #0
 8001d58:	45c8      	cmp	r8, r9
 8001d5a:	d2e4      	bcs.n	8001d26 <__gedf2+0x8a>
 8001d5c:	e7d4      	b.n	8001d08 <__gedf2+0x6c>
 8001d5e:	2000      	movs	r0, #0
 8001d60:	2c00      	cmp	r4, #0
 8001d62:	d0e0      	beq.n	8001d26 <__gedf2+0x8a>
 8001d64:	e7da      	b.n	8001d1c <__gedf2+0x80>
 8001d66:	4311      	orrs	r1, r2
 8001d68:	d103      	bne.n	8001d72 <__gedf2+0xd6>
 8001d6a:	4584      	cmp	ip, r0
 8001d6c:	d1d6      	bne.n	8001d1c <__gedf2+0x80>
 8001d6e:	2000      	movs	r0, #0
 8001d70:	e7d9      	b.n	8001d26 <__gedf2+0x8a>
 8001d72:	2002      	movs	r0, #2
 8001d74:	4240      	negs	r0, r0
 8001d76:	e7d6      	b.n	8001d26 <__gedf2+0x8a>
 8001d78:	4584      	cmp	ip, r0
 8001d7a:	d0e6      	beq.n	8001d4a <__gedf2+0xae>
 8001d7c:	e7ce      	b.n	8001d1c <__gedf2+0x80>
 8001d7e:	46c0      	nop			@ (mov r8, r8)
 8001d80:	000007ff 	.word	0x000007ff

08001d84 <__ledf2>:
 8001d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d86:	4657      	mov	r7, sl
 8001d88:	464e      	mov	r6, r9
 8001d8a:	4645      	mov	r5, r8
 8001d8c:	46de      	mov	lr, fp
 8001d8e:	b5e0      	push	{r5, r6, r7, lr}
 8001d90:	000d      	movs	r5, r1
 8001d92:	030f      	lsls	r7, r1, #12
 8001d94:	0004      	movs	r4, r0
 8001d96:	4680      	mov	r8, r0
 8001d98:	0fe8      	lsrs	r0, r5, #31
 8001d9a:	0b39      	lsrs	r1, r7, #12
 8001d9c:	4684      	mov	ip, r0
 8001d9e:	b083      	sub	sp, #12
 8001da0:	0058      	lsls	r0, r3, #1
 8001da2:	4f30      	ldr	r7, [pc, #192]	@ (8001e64 <__ledf2+0xe0>)
 8001da4:	0d40      	lsrs	r0, r0, #21
 8001da6:	9101      	str	r1, [sp, #4]
 8001da8:	031e      	lsls	r6, r3, #12
 8001daa:	0069      	lsls	r1, r5, #1
 8001dac:	4682      	mov	sl, r0
 8001dae:	4691      	mov	r9, r2
 8001db0:	0d49      	lsrs	r1, r1, #21
 8001db2:	0b36      	lsrs	r6, r6, #12
 8001db4:	0fd8      	lsrs	r0, r3, #31
 8001db6:	42b9      	cmp	r1, r7
 8001db8:	d020      	beq.n	8001dfc <__ledf2+0x78>
 8001dba:	45ba      	cmp	sl, r7
 8001dbc:	d00f      	beq.n	8001dde <__ledf2+0x5a>
 8001dbe:	2900      	cmp	r1, #0
 8001dc0:	d12b      	bne.n	8001e1a <__ledf2+0x96>
 8001dc2:	9901      	ldr	r1, [sp, #4]
 8001dc4:	430c      	orrs	r4, r1
 8001dc6:	4651      	mov	r1, sl
 8001dc8:	2900      	cmp	r1, #0
 8001dca:	d137      	bne.n	8001e3c <__ledf2+0xb8>
 8001dcc:	4332      	orrs	r2, r6
 8001dce:	d038      	beq.n	8001e42 <__ledf2+0xbe>
 8001dd0:	2c00      	cmp	r4, #0
 8001dd2:	d144      	bne.n	8001e5e <__ledf2+0xda>
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	d119      	bne.n	8001e0c <__ledf2+0x88>
 8001dd8:	2001      	movs	r0, #1
 8001dda:	4240      	negs	r0, r0
 8001ddc:	e016      	b.n	8001e0c <__ledf2+0x88>
 8001dde:	4316      	orrs	r6, r2
 8001de0:	d113      	bne.n	8001e0a <__ledf2+0x86>
 8001de2:	2900      	cmp	r1, #0
 8001de4:	d102      	bne.n	8001dec <__ledf2+0x68>
 8001de6:	9f01      	ldr	r7, [sp, #4]
 8001de8:	4327      	orrs	r7, r4
 8001dea:	d0f3      	beq.n	8001dd4 <__ledf2+0x50>
 8001dec:	4584      	cmp	ip, r0
 8001dee:	d020      	beq.n	8001e32 <__ledf2+0xae>
 8001df0:	4663      	mov	r3, ip
 8001df2:	2002      	movs	r0, #2
 8001df4:	3b01      	subs	r3, #1
 8001df6:	4018      	ands	r0, r3
 8001df8:	3801      	subs	r0, #1
 8001dfa:	e007      	b.n	8001e0c <__ledf2+0x88>
 8001dfc:	9f01      	ldr	r7, [sp, #4]
 8001dfe:	4327      	orrs	r7, r4
 8001e00:	d103      	bne.n	8001e0a <__ledf2+0x86>
 8001e02:	458a      	cmp	sl, r1
 8001e04:	d1f4      	bne.n	8001df0 <__ledf2+0x6c>
 8001e06:	4316      	orrs	r6, r2
 8001e08:	d01f      	beq.n	8001e4a <__ledf2+0xc6>
 8001e0a:	2002      	movs	r0, #2
 8001e0c:	b003      	add	sp, #12
 8001e0e:	bcf0      	pop	{r4, r5, r6, r7}
 8001e10:	46bb      	mov	fp, r7
 8001e12:	46b2      	mov	sl, r6
 8001e14:	46a9      	mov	r9, r5
 8001e16:	46a0      	mov	r8, r4
 8001e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e1a:	4654      	mov	r4, sl
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d0e7      	beq.n	8001df0 <__ledf2+0x6c>
 8001e20:	4584      	cmp	ip, r0
 8001e22:	d1e5      	bne.n	8001df0 <__ledf2+0x6c>
 8001e24:	4551      	cmp	r1, sl
 8001e26:	dce3      	bgt.n	8001df0 <__ledf2+0x6c>
 8001e28:	db03      	blt.n	8001e32 <__ledf2+0xae>
 8001e2a:	9b01      	ldr	r3, [sp, #4]
 8001e2c:	42b3      	cmp	r3, r6
 8001e2e:	d8df      	bhi.n	8001df0 <__ledf2+0x6c>
 8001e30:	d00f      	beq.n	8001e52 <__ledf2+0xce>
 8001e32:	4663      	mov	r3, ip
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0cf      	beq.n	8001dd8 <__ledf2+0x54>
 8001e38:	4660      	mov	r0, ip
 8001e3a:	e7e7      	b.n	8001e0c <__ledf2+0x88>
 8001e3c:	2c00      	cmp	r4, #0
 8001e3e:	d0c9      	beq.n	8001dd4 <__ledf2+0x50>
 8001e40:	e7d4      	b.n	8001dec <__ledf2+0x68>
 8001e42:	2000      	movs	r0, #0
 8001e44:	2c00      	cmp	r4, #0
 8001e46:	d0e1      	beq.n	8001e0c <__ledf2+0x88>
 8001e48:	e7d2      	b.n	8001df0 <__ledf2+0x6c>
 8001e4a:	4584      	cmp	ip, r0
 8001e4c:	d1d0      	bne.n	8001df0 <__ledf2+0x6c>
 8001e4e:	2000      	movs	r0, #0
 8001e50:	e7dc      	b.n	8001e0c <__ledf2+0x88>
 8001e52:	45c8      	cmp	r8, r9
 8001e54:	d8cc      	bhi.n	8001df0 <__ledf2+0x6c>
 8001e56:	2000      	movs	r0, #0
 8001e58:	45c8      	cmp	r8, r9
 8001e5a:	d2d7      	bcs.n	8001e0c <__ledf2+0x88>
 8001e5c:	e7e9      	b.n	8001e32 <__ledf2+0xae>
 8001e5e:	4584      	cmp	ip, r0
 8001e60:	d0e3      	beq.n	8001e2a <__ledf2+0xa6>
 8001e62:	e7c5      	b.n	8001df0 <__ledf2+0x6c>
 8001e64:	000007ff 	.word	0x000007ff

08001e68 <__aeabi_dmul>:
 8001e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e6a:	4657      	mov	r7, sl
 8001e6c:	46de      	mov	lr, fp
 8001e6e:	464e      	mov	r6, r9
 8001e70:	4645      	mov	r5, r8
 8001e72:	b5e0      	push	{r5, r6, r7, lr}
 8001e74:	001f      	movs	r7, r3
 8001e76:	030b      	lsls	r3, r1, #12
 8001e78:	0b1b      	lsrs	r3, r3, #12
 8001e7a:	0016      	movs	r6, r2
 8001e7c:	469a      	mov	sl, r3
 8001e7e:	0fca      	lsrs	r2, r1, #31
 8001e80:	004b      	lsls	r3, r1, #1
 8001e82:	0004      	movs	r4, r0
 8001e84:	4693      	mov	fp, r2
 8001e86:	b087      	sub	sp, #28
 8001e88:	0d5b      	lsrs	r3, r3, #21
 8001e8a:	d100      	bne.n	8001e8e <__aeabi_dmul+0x26>
 8001e8c:	e0d5      	b.n	800203a <__aeabi_dmul+0x1d2>
 8001e8e:	4abb      	ldr	r2, [pc, #748]	@ (800217c <__aeabi_dmul+0x314>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d100      	bne.n	8001e96 <__aeabi_dmul+0x2e>
 8001e94:	e0f8      	b.n	8002088 <__aeabi_dmul+0x220>
 8001e96:	4651      	mov	r1, sl
 8001e98:	0f42      	lsrs	r2, r0, #29
 8001e9a:	00c9      	lsls	r1, r1, #3
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	2180      	movs	r1, #128	@ 0x80
 8001ea0:	0409      	lsls	r1, r1, #16
 8001ea2:	4311      	orrs	r1, r2
 8001ea4:	00c2      	lsls	r2, r0, #3
 8001ea6:	4691      	mov	r9, r2
 8001ea8:	4ab5      	ldr	r2, [pc, #724]	@ (8002180 <__aeabi_dmul+0x318>)
 8001eaa:	468a      	mov	sl, r1
 8001eac:	189d      	adds	r5, r3, r2
 8001eae:	2300      	movs	r3, #0
 8001eb0:	4698      	mov	r8, r3
 8001eb2:	9302      	str	r3, [sp, #8]
 8001eb4:	033c      	lsls	r4, r7, #12
 8001eb6:	007b      	lsls	r3, r7, #1
 8001eb8:	0ffa      	lsrs	r2, r7, #31
 8001eba:	0030      	movs	r0, r6
 8001ebc:	0b24      	lsrs	r4, r4, #12
 8001ebe:	0d5b      	lsrs	r3, r3, #21
 8001ec0:	9200      	str	r2, [sp, #0]
 8001ec2:	d100      	bne.n	8001ec6 <__aeabi_dmul+0x5e>
 8001ec4:	e096      	b.n	8001ff4 <__aeabi_dmul+0x18c>
 8001ec6:	4aad      	ldr	r2, [pc, #692]	@ (800217c <__aeabi_dmul+0x314>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d031      	beq.n	8001f30 <__aeabi_dmul+0xc8>
 8001ecc:	0f72      	lsrs	r2, r6, #29
 8001ece:	00e4      	lsls	r4, r4, #3
 8001ed0:	4322      	orrs	r2, r4
 8001ed2:	2480      	movs	r4, #128	@ 0x80
 8001ed4:	0424      	lsls	r4, r4, #16
 8001ed6:	4314      	orrs	r4, r2
 8001ed8:	4aa9      	ldr	r2, [pc, #676]	@ (8002180 <__aeabi_dmul+0x318>)
 8001eda:	00f0      	lsls	r0, r6, #3
 8001edc:	4694      	mov	ip, r2
 8001ede:	4463      	add	r3, ip
 8001ee0:	195b      	adds	r3, r3, r5
 8001ee2:	1c5a      	adds	r2, r3, #1
 8001ee4:	9201      	str	r2, [sp, #4]
 8001ee6:	4642      	mov	r2, r8
 8001ee8:	2600      	movs	r6, #0
 8001eea:	2a0a      	cmp	r2, #10
 8001eec:	dc42      	bgt.n	8001f74 <__aeabi_dmul+0x10c>
 8001eee:	465a      	mov	r2, fp
 8001ef0:	9900      	ldr	r1, [sp, #0]
 8001ef2:	404a      	eors	r2, r1
 8001ef4:	4693      	mov	fp, r2
 8001ef6:	4642      	mov	r2, r8
 8001ef8:	2a02      	cmp	r2, #2
 8001efa:	dc32      	bgt.n	8001f62 <__aeabi_dmul+0xfa>
 8001efc:	3a01      	subs	r2, #1
 8001efe:	2a01      	cmp	r2, #1
 8001f00:	d900      	bls.n	8001f04 <__aeabi_dmul+0x9c>
 8001f02:	e149      	b.n	8002198 <__aeabi_dmul+0x330>
 8001f04:	2e02      	cmp	r6, #2
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dmul+0xa2>
 8001f08:	e0ca      	b.n	80020a0 <__aeabi_dmul+0x238>
 8001f0a:	2e01      	cmp	r6, #1
 8001f0c:	d13d      	bne.n	8001f8a <__aeabi_dmul+0x122>
 8001f0e:	2300      	movs	r3, #0
 8001f10:	2400      	movs	r4, #0
 8001f12:	2200      	movs	r2, #0
 8001f14:	0010      	movs	r0, r2
 8001f16:	465a      	mov	r2, fp
 8001f18:	051b      	lsls	r3, r3, #20
 8001f1a:	4323      	orrs	r3, r4
 8001f1c:	07d2      	lsls	r2, r2, #31
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	0019      	movs	r1, r3
 8001f22:	b007      	add	sp, #28
 8001f24:	bcf0      	pop	{r4, r5, r6, r7}
 8001f26:	46bb      	mov	fp, r7
 8001f28:	46b2      	mov	sl, r6
 8001f2a:	46a9      	mov	r9, r5
 8001f2c:	46a0      	mov	r8, r4
 8001f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f30:	4b92      	ldr	r3, [pc, #584]	@ (800217c <__aeabi_dmul+0x314>)
 8001f32:	4326      	orrs	r6, r4
 8001f34:	18eb      	adds	r3, r5, r3
 8001f36:	2e00      	cmp	r6, #0
 8001f38:	d100      	bne.n	8001f3c <__aeabi_dmul+0xd4>
 8001f3a:	e0bb      	b.n	80020b4 <__aeabi_dmul+0x24c>
 8001f3c:	2203      	movs	r2, #3
 8001f3e:	4641      	mov	r1, r8
 8001f40:	4311      	orrs	r1, r2
 8001f42:	465a      	mov	r2, fp
 8001f44:	4688      	mov	r8, r1
 8001f46:	9900      	ldr	r1, [sp, #0]
 8001f48:	404a      	eors	r2, r1
 8001f4a:	2180      	movs	r1, #128	@ 0x80
 8001f4c:	0109      	lsls	r1, r1, #4
 8001f4e:	468c      	mov	ip, r1
 8001f50:	0029      	movs	r1, r5
 8001f52:	4461      	add	r1, ip
 8001f54:	9101      	str	r1, [sp, #4]
 8001f56:	4641      	mov	r1, r8
 8001f58:	290a      	cmp	r1, #10
 8001f5a:	dd00      	ble.n	8001f5e <__aeabi_dmul+0xf6>
 8001f5c:	e233      	b.n	80023c6 <__aeabi_dmul+0x55e>
 8001f5e:	4693      	mov	fp, r2
 8001f60:	2603      	movs	r6, #3
 8001f62:	4642      	mov	r2, r8
 8001f64:	2701      	movs	r7, #1
 8001f66:	4097      	lsls	r7, r2
 8001f68:	21a6      	movs	r1, #166	@ 0xa6
 8001f6a:	003a      	movs	r2, r7
 8001f6c:	00c9      	lsls	r1, r1, #3
 8001f6e:	400a      	ands	r2, r1
 8001f70:	420f      	tst	r7, r1
 8001f72:	d031      	beq.n	8001fd8 <__aeabi_dmul+0x170>
 8001f74:	9e02      	ldr	r6, [sp, #8]
 8001f76:	2e02      	cmp	r6, #2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dmul+0x114>
 8001f7a:	e235      	b.n	80023e8 <__aeabi_dmul+0x580>
 8001f7c:	2e03      	cmp	r6, #3
 8001f7e:	d100      	bne.n	8001f82 <__aeabi_dmul+0x11a>
 8001f80:	e1d2      	b.n	8002328 <__aeabi_dmul+0x4c0>
 8001f82:	4654      	mov	r4, sl
 8001f84:	4648      	mov	r0, r9
 8001f86:	2e01      	cmp	r6, #1
 8001f88:	d0c1      	beq.n	8001f0e <__aeabi_dmul+0xa6>
 8001f8a:	9a01      	ldr	r2, [sp, #4]
 8001f8c:	4b7d      	ldr	r3, [pc, #500]	@ (8002184 <__aeabi_dmul+0x31c>)
 8001f8e:	4694      	mov	ip, r2
 8001f90:	4463      	add	r3, ip
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	dc00      	bgt.n	8001f98 <__aeabi_dmul+0x130>
 8001f96:	e0c0      	b.n	800211a <__aeabi_dmul+0x2b2>
 8001f98:	0742      	lsls	r2, r0, #29
 8001f9a:	d009      	beq.n	8001fb0 <__aeabi_dmul+0x148>
 8001f9c:	220f      	movs	r2, #15
 8001f9e:	4002      	ands	r2, r0
 8001fa0:	2a04      	cmp	r2, #4
 8001fa2:	d005      	beq.n	8001fb0 <__aeabi_dmul+0x148>
 8001fa4:	1d02      	adds	r2, r0, #4
 8001fa6:	4282      	cmp	r2, r0
 8001fa8:	4180      	sbcs	r0, r0
 8001faa:	4240      	negs	r0, r0
 8001fac:	1824      	adds	r4, r4, r0
 8001fae:	0010      	movs	r0, r2
 8001fb0:	01e2      	lsls	r2, r4, #7
 8001fb2:	d506      	bpl.n	8001fc2 <__aeabi_dmul+0x15a>
 8001fb4:	4b74      	ldr	r3, [pc, #464]	@ (8002188 <__aeabi_dmul+0x320>)
 8001fb6:	9a01      	ldr	r2, [sp, #4]
 8001fb8:	401c      	ands	r4, r3
 8001fba:	2380      	movs	r3, #128	@ 0x80
 8001fbc:	4694      	mov	ip, r2
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	4463      	add	r3, ip
 8001fc2:	4a72      	ldr	r2, [pc, #456]	@ (800218c <__aeabi_dmul+0x324>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	dc6b      	bgt.n	80020a0 <__aeabi_dmul+0x238>
 8001fc8:	0762      	lsls	r2, r4, #29
 8001fca:	08c0      	lsrs	r0, r0, #3
 8001fcc:	0264      	lsls	r4, r4, #9
 8001fce:	055b      	lsls	r3, r3, #21
 8001fd0:	4302      	orrs	r2, r0
 8001fd2:	0b24      	lsrs	r4, r4, #12
 8001fd4:	0d5b      	lsrs	r3, r3, #21
 8001fd6:	e79d      	b.n	8001f14 <__aeabi_dmul+0xac>
 8001fd8:	2190      	movs	r1, #144	@ 0x90
 8001fda:	0089      	lsls	r1, r1, #2
 8001fdc:	420f      	tst	r7, r1
 8001fde:	d163      	bne.n	80020a8 <__aeabi_dmul+0x240>
 8001fe0:	2288      	movs	r2, #136	@ 0x88
 8001fe2:	423a      	tst	r2, r7
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dmul+0x180>
 8001fe6:	e0d7      	b.n	8002198 <__aeabi_dmul+0x330>
 8001fe8:	9b00      	ldr	r3, [sp, #0]
 8001fea:	46a2      	mov	sl, r4
 8001fec:	469b      	mov	fp, r3
 8001fee:	4681      	mov	r9, r0
 8001ff0:	9602      	str	r6, [sp, #8]
 8001ff2:	e7bf      	b.n	8001f74 <__aeabi_dmul+0x10c>
 8001ff4:	0023      	movs	r3, r4
 8001ff6:	4333      	orrs	r3, r6
 8001ff8:	d100      	bne.n	8001ffc <__aeabi_dmul+0x194>
 8001ffa:	e07f      	b.n	80020fc <__aeabi_dmul+0x294>
 8001ffc:	2c00      	cmp	r4, #0
 8001ffe:	d100      	bne.n	8002002 <__aeabi_dmul+0x19a>
 8002000:	e1ad      	b.n	800235e <__aeabi_dmul+0x4f6>
 8002002:	0020      	movs	r0, r4
 8002004:	f000 fe8c 	bl	8002d20 <__clzsi2>
 8002008:	0002      	movs	r2, r0
 800200a:	0003      	movs	r3, r0
 800200c:	3a0b      	subs	r2, #11
 800200e:	201d      	movs	r0, #29
 8002010:	0019      	movs	r1, r3
 8002012:	1a82      	subs	r2, r0, r2
 8002014:	0030      	movs	r0, r6
 8002016:	3908      	subs	r1, #8
 8002018:	40d0      	lsrs	r0, r2
 800201a:	408c      	lsls	r4, r1
 800201c:	4304      	orrs	r4, r0
 800201e:	0030      	movs	r0, r6
 8002020:	4088      	lsls	r0, r1
 8002022:	4a5b      	ldr	r2, [pc, #364]	@ (8002190 <__aeabi_dmul+0x328>)
 8002024:	1aeb      	subs	r3, r5, r3
 8002026:	4694      	mov	ip, r2
 8002028:	4463      	add	r3, ip
 800202a:	1c5a      	adds	r2, r3, #1
 800202c:	9201      	str	r2, [sp, #4]
 800202e:	4642      	mov	r2, r8
 8002030:	2600      	movs	r6, #0
 8002032:	2a0a      	cmp	r2, #10
 8002034:	dc00      	bgt.n	8002038 <__aeabi_dmul+0x1d0>
 8002036:	e75a      	b.n	8001eee <__aeabi_dmul+0x86>
 8002038:	e79c      	b.n	8001f74 <__aeabi_dmul+0x10c>
 800203a:	4653      	mov	r3, sl
 800203c:	4303      	orrs	r3, r0
 800203e:	4699      	mov	r9, r3
 8002040:	d054      	beq.n	80020ec <__aeabi_dmul+0x284>
 8002042:	4653      	mov	r3, sl
 8002044:	2b00      	cmp	r3, #0
 8002046:	d100      	bne.n	800204a <__aeabi_dmul+0x1e2>
 8002048:	e177      	b.n	800233a <__aeabi_dmul+0x4d2>
 800204a:	4650      	mov	r0, sl
 800204c:	f000 fe68 	bl	8002d20 <__clzsi2>
 8002050:	230b      	movs	r3, #11
 8002052:	425b      	negs	r3, r3
 8002054:	469c      	mov	ip, r3
 8002056:	0002      	movs	r2, r0
 8002058:	4484      	add	ip, r0
 800205a:	0011      	movs	r1, r2
 800205c:	4650      	mov	r0, sl
 800205e:	3908      	subs	r1, #8
 8002060:	4088      	lsls	r0, r1
 8002062:	231d      	movs	r3, #29
 8002064:	4680      	mov	r8, r0
 8002066:	4660      	mov	r0, ip
 8002068:	1a1b      	subs	r3, r3, r0
 800206a:	0020      	movs	r0, r4
 800206c:	40d8      	lsrs	r0, r3
 800206e:	0003      	movs	r3, r0
 8002070:	4640      	mov	r0, r8
 8002072:	4303      	orrs	r3, r0
 8002074:	469a      	mov	sl, r3
 8002076:	0023      	movs	r3, r4
 8002078:	408b      	lsls	r3, r1
 800207a:	4699      	mov	r9, r3
 800207c:	2300      	movs	r3, #0
 800207e:	4d44      	ldr	r5, [pc, #272]	@ (8002190 <__aeabi_dmul+0x328>)
 8002080:	4698      	mov	r8, r3
 8002082:	1aad      	subs	r5, r5, r2
 8002084:	9302      	str	r3, [sp, #8]
 8002086:	e715      	b.n	8001eb4 <__aeabi_dmul+0x4c>
 8002088:	4652      	mov	r2, sl
 800208a:	4302      	orrs	r2, r0
 800208c:	4691      	mov	r9, r2
 800208e:	d126      	bne.n	80020de <__aeabi_dmul+0x276>
 8002090:	2200      	movs	r2, #0
 8002092:	001d      	movs	r5, r3
 8002094:	2302      	movs	r3, #2
 8002096:	4692      	mov	sl, r2
 8002098:	3208      	adds	r2, #8
 800209a:	4690      	mov	r8, r2
 800209c:	9302      	str	r3, [sp, #8]
 800209e:	e709      	b.n	8001eb4 <__aeabi_dmul+0x4c>
 80020a0:	2400      	movs	r4, #0
 80020a2:	2200      	movs	r2, #0
 80020a4:	4b35      	ldr	r3, [pc, #212]	@ (800217c <__aeabi_dmul+0x314>)
 80020a6:	e735      	b.n	8001f14 <__aeabi_dmul+0xac>
 80020a8:	2300      	movs	r3, #0
 80020aa:	2480      	movs	r4, #128	@ 0x80
 80020ac:	469b      	mov	fp, r3
 80020ae:	0324      	lsls	r4, r4, #12
 80020b0:	4b32      	ldr	r3, [pc, #200]	@ (800217c <__aeabi_dmul+0x314>)
 80020b2:	e72f      	b.n	8001f14 <__aeabi_dmul+0xac>
 80020b4:	2202      	movs	r2, #2
 80020b6:	4641      	mov	r1, r8
 80020b8:	4311      	orrs	r1, r2
 80020ba:	2280      	movs	r2, #128	@ 0x80
 80020bc:	0112      	lsls	r2, r2, #4
 80020be:	4694      	mov	ip, r2
 80020c0:	002a      	movs	r2, r5
 80020c2:	4462      	add	r2, ip
 80020c4:	4688      	mov	r8, r1
 80020c6:	9201      	str	r2, [sp, #4]
 80020c8:	290a      	cmp	r1, #10
 80020ca:	dd00      	ble.n	80020ce <__aeabi_dmul+0x266>
 80020cc:	e752      	b.n	8001f74 <__aeabi_dmul+0x10c>
 80020ce:	465a      	mov	r2, fp
 80020d0:	2000      	movs	r0, #0
 80020d2:	9900      	ldr	r1, [sp, #0]
 80020d4:	0004      	movs	r4, r0
 80020d6:	404a      	eors	r2, r1
 80020d8:	4693      	mov	fp, r2
 80020da:	2602      	movs	r6, #2
 80020dc:	e70b      	b.n	8001ef6 <__aeabi_dmul+0x8e>
 80020de:	220c      	movs	r2, #12
 80020e0:	001d      	movs	r5, r3
 80020e2:	2303      	movs	r3, #3
 80020e4:	4681      	mov	r9, r0
 80020e6:	4690      	mov	r8, r2
 80020e8:	9302      	str	r3, [sp, #8]
 80020ea:	e6e3      	b.n	8001eb4 <__aeabi_dmul+0x4c>
 80020ec:	2300      	movs	r3, #0
 80020ee:	469a      	mov	sl, r3
 80020f0:	3304      	adds	r3, #4
 80020f2:	4698      	mov	r8, r3
 80020f4:	3b03      	subs	r3, #3
 80020f6:	2500      	movs	r5, #0
 80020f8:	9302      	str	r3, [sp, #8]
 80020fa:	e6db      	b.n	8001eb4 <__aeabi_dmul+0x4c>
 80020fc:	4642      	mov	r2, r8
 80020fe:	3301      	adds	r3, #1
 8002100:	431a      	orrs	r2, r3
 8002102:	002b      	movs	r3, r5
 8002104:	4690      	mov	r8, r2
 8002106:	1c5a      	adds	r2, r3, #1
 8002108:	9201      	str	r2, [sp, #4]
 800210a:	4642      	mov	r2, r8
 800210c:	2400      	movs	r4, #0
 800210e:	2000      	movs	r0, #0
 8002110:	2601      	movs	r6, #1
 8002112:	2a0a      	cmp	r2, #10
 8002114:	dc00      	bgt.n	8002118 <__aeabi_dmul+0x2b0>
 8002116:	e6ea      	b.n	8001eee <__aeabi_dmul+0x86>
 8002118:	e72c      	b.n	8001f74 <__aeabi_dmul+0x10c>
 800211a:	2201      	movs	r2, #1
 800211c:	1ad2      	subs	r2, r2, r3
 800211e:	2a38      	cmp	r2, #56	@ 0x38
 8002120:	dd00      	ble.n	8002124 <__aeabi_dmul+0x2bc>
 8002122:	e6f4      	b.n	8001f0e <__aeabi_dmul+0xa6>
 8002124:	2a1f      	cmp	r2, #31
 8002126:	dc00      	bgt.n	800212a <__aeabi_dmul+0x2c2>
 8002128:	e12a      	b.n	8002380 <__aeabi_dmul+0x518>
 800212a:	211f      	movs	r1, #31
 800212c:	4249      	negs	r1, r1
 800212e:	1acb      	subs	r3, r1, r3
 8002130:	0021      	movs	r1, r4
 8002132:	40d9      	lsrs	r1, r3
 8002134:	000b      	movs	r3, r1
 8002136:	2a20      	cmp	r2, #32
 8002138:	d005      	beq.n	8002146 <__aeabi_dmul+0x2de>
 800213a:	4a16      	ldr	r2, [pc, #88]	@ (8002194 <__aeabi_dmul+0x32c>)
 800213c:	9d01      	ldr	r5, [sp, #4]
 800213e:	4694      	mov	ip, r2
 8002140:	4465      	add	r5, ip
 8002142:	40ac      	lsls	r4, r5
 8002144:	4320      	orrs	r0, r4
 8002146:	1e42      	subs	r2, r0, #1
 8002148:	4190      	sbcs	r0, r2
 800214a:	4318      	orrs	r0, r3
 800214c:	2307      	movs	r3, #7
 800214e:	0019      	movs	r1, r3
 8002150:	2400      	movs	r4, #0
 8002152:	4001      	ands	r1, r0
 8002154:	4203      	tst	r3, r0
 8002156:	d00c      	beq.n	8002172 <__aeabi_dmul+0x30a>
 8002158:	230f      	movs	r3, #15
 800215a:	4003      	ands	r3, r0
 800215c:	2b04      	cmp	r3, #4
 800215e:	d100      	bne.n	8002162 <__aeabi_dmul+0x2fa>
 8002160:	e140      	b.n	80023e4 <__aeabi_dmul+0x57c>
 8002162:	1d03      	adds	r3, r0, #4
 8002164:	4283      	cmp	r3, r0
 8002166:	41a4      	sbcs	r4, r4
 8002168:	0018      	movs	r0, r3
 800216a:	4264      	negs	r4, r4
 800216c:	0761      	lsls	r1, r4, #29
 800216e:	0264      	lsls	r4, r4, #9
 8002170:	0b24      	lsrs	r4, r4, #12
 8002172:	08c2      	lsrs	r2, r0, #3
 8002174:	2300      	movs	r3, #0
 8002176:	430a      	orrs	r2, r1
 8002178:	e6cc      	b.n	8001f14 <__aeabi_dmul+0xac>
 800217a:	46c0      	nop			@ (mov r8, r8)
 800217c:	000007ff 	.word	0x000007ff
 8002180:	fffffc01 	.word	0xfffffc01
 8002184:	000003ff 	.word	0x000003ff
 8002188:	feffffff 	.word	0xfeffffff
 800218c:	000007fe 	.word	0x000007fe
 8002190:	fffffc0d 	.word	0xfffffc0d
 8002194:	0000043e 	.word	0x0000043e
 8002198:	4649      	mov	r1, r9
 800219a:	464a      	mov	r2, r9
 800219c:	0409      	lsls	r1, r1, #16
 800219e:	0c09      	lsrs	r1, r1, #16
 80021a0:	000d      	movs	r5, r1
 80021a2:	0c16      	lsrs	r6, r2, #16
 80021a4:	0c02      	lsrs	r2, r0, #16
 80021a6:	0400      	lsls	r0, r0, #16
 80021a8:	0c00      	lsrs	r0, r0, #16
 80021aa:	4345      	muls	r5, r0
 80021ac:	46ac      	mov	ip, r5
 80021ae:	0005      	movs	r5, r0
 80021b0:	4375      	muls	r5, r6
 80021b2:	46a8      	mov	r8, r5
 80021b4:	0015      	movs	r5, r2
 80021b6:	000f      	movs	r7, r1
 80021b8:	4375      	muls	r5, r6
 80021ba:	9200      	str	r2, [sp, #0]
 80021bc:	9502      	str	r5, [sp, #8]
 80021be:	002a      	movs	r2, r5
 80021c0:	9d00      	ldr	r5, [sp, #0]
 80021c2:	436f      	muls	r7, r5
 80021c4:	4665      	mov	r5, ip
 80021c6:	0c2d      	lsrs	r5, r5, #16
 80021c8:	46a9      	mov	r9, r5
 80021ca:	4447      	add	r7, r8
 80021cc:	444f      	add	r7, r9
 80021ce:	45b8      	cmp	r8, r7
 80021d0:	d905      	bls.n	80021de <__aeabi_dmul+0x376>
 80021d2:	0015      	movs	r5, r2
 80021d4:	2280      	movs	r2, #128	@ 0x80
 80021d6:	0252      	lsls	r2, r2, #9
 80021d8:	4690      	mov	r8, r2
 80021da:	4445      	add	r5, r8
 80021dc:	9502      	str	r5, [sp, #8]
 80021de:	0c3d      	lsrs	r5, r7, #16
 80021e0:	9503      	str	r5, [sp, #12]
 80021e2:	4665      	mov	r5, ip
 80021e4:	042d      	lsls	r5, r5, #16
 80021e6:	043f      	lsls	r7, r7, #16
 80021e8:	0c2d      	lsrs	r5, r5, #16
 80021ea:	46ac      	mov	ip, r5
 80021ec:	003d      	movs	r5, r7
 80021ee:	4465      	add	r5, ip
 80021f0:	9504      	str	r5, [sp, #16]
 80021f2:	0c25      	lsrs	r5, r4, #16
 80021f4:	0424      	lsls	r4, r4, #16
 80021f6:	0c24      	lsrs	r4, r4, #16
 80021f8:	46ac      	mov	ip, r5
 80021fa:	0025      	movs	r5, r4
 80021fc:	4375      	muls	r5, r6
 80021fe:	46a8      	mov	r8, r5
 8002200:	4665      	mov	r5, ip
 8002202:	000f      	movs	r7, r1
 8002204:	4369      	muls	r1, r5
 8002206:	4441      	add	r1, r8
 8002208:	4689      	mov	r9, r1
 800220a:	4367      	muls	r7, r4
 800220c:	0c39      	lsrs	r1, r7, #16
 800220e:	4449      	add	r1, r9
 8002210:	436e      	muls	r6, r5
 8002212:	4588      	cmp	r8, r1
 8002214:	d903      	bls.n	800221e <__aeabi_dmul+0x3b6>
 8002216:	2280      	movs	r2, #128	@ 0x80
 8002218:	0252      	lsls	r2, r2, #9
 800221a:	4690      	mov	r8, r2
 800221c:	4446      	add	r6, r8
 800221e:	0c0d      	lsrs	r5, r1, #16
 8002220:	46a8      	mov	r8, r5
 8002222:	0035      	movs	r5, r6
 8002224:	4445      	add	r5, r8
 8002226:	9505      	str	r5, [sp, #20]
 8002228:	9d03      	ldr	r5, [sp, #12]
 800222a:	043f      	lsls	r7, r7, #16
 800222c:	46a8      	mov	r8, r5
 800222e:	0c3f      	lsrs	r7, r7, #16
 8002230:	0409      	lsls	r1, r1, #16
 8002232:	19c9      	adds	r1, r1, r7
 8002234:	4488      	add	r8, r1
 8002236:	4645      	mov	r5, r8
 8002238:	9503      	str	r5, [sp, #12]
 800223a:	4655      	mov	r5, sl
 800223c:	042e      	lsls	r6, r5, #16
 800223e:	0c36      	lsrs	r6, r6, #16
 8002240:	0c2f      	lsrs	r7, r5, #16
 8002242:	0035      	movs	r5, r6
 8002244:	4345      	muls	r5, r0
 8002246:	4378      	muls	r0, r7
 8002248:	4681      	mov	r9, r0
 800224a:	0038      	movs	r0, r7
 800224c:	46a8      	mov	r8, r5
 800224e:	0c2d      	lsrs	r5, r5, #16
 8002250:	46aa      	mov	sl, r5
 8002252:	9a00      	ldr	r2, [sp, #0]
 8002254:	4350      	muls	r0, r2
 8002256:	4372      	muls	r2, r6
 8002258:	444a      	add	r2, r9
 800225a:	4452      	add	r2, sl
 800225c:	4591      	cmp	r9, r2
 800225e:	d903      	bls.n	8002268 <__aeabi_dmul+0x400>
 8002260:	2580      	movs	r5, #128	@ 0x80
 8002262:	026d      	lsls	r5, r5, #9
 8002264:	46a9      	mov	r9, r5
 8002266:	4448      	add	r0, r9
 8002268:	0c15      	lsrs	r5, r2, #16
 800226a:	46a9      	mov	r9, r5
 800226c:	4645      	mov	r5, r8
 800226e:	042d      	lsls	r5, r5, #16
 8002270:	0c2d      	lsrs	r5, r5, #16
 8002272:	46a8      	mov	r8, r5
 8002274:	4665      	mov	r5, ip
 8002276:	437d      	muls	r5, r7
 8002278:	0412      	lsls	r2, r2, #16
 800227a:	4448      	add	r0, r9
 800227c:	4490      	add	r8, r2
 800227e:	46a9      	mov	r9, r5
 8002280:	0032      	movs	r2, r6
 8002282:	4665      	mov	r5, ip
 8002284:	4362      	muls	r2, r4
 8002286:	436e      	muls	r6, r5
 8002288:	437c      	muls	r4, r7
 800228a:	0c17      	lsrs	r7, r2, #16
 800228c:	1936      	adds	r6, r6, r4
 800228e:	19bf      	adds	r7, r7, r6
 8002290:	42bc      	cmp	r4, r7
 8002292:	d903      	bls.n	800229c <__aeabi_dmul+0x434>
 8002294:	2480      	movs	r4, #128	@ 0x80
 8002296:	0264      	lsls	r4, r4, #9
 8002298:	46a4      	mov	ip, r4
 800229a:	44e1      	add	r9, ip
 800229c:	9c02      	ldr	r4, [sp, #8]
 800229e:	9e03      	ldr	r6, [sp, #12]
 80022a0:	46a4      	mov	ip, r4
 80022a2:	9d05      	ldr	r5, [sp, #20]
 80022a4:	4466      	add	r6, ip
 80022a6:	428e      	cmp	r6, r1
 80022a8:	4189      	sbcs	r1, r1
 80022aa:	46ac      	mov	ip, r5
 80022ac:	0412      	lsls	r2, r2, #16
 80022ae:	043c      	lsls	r4, r7, #16
 80022b0:	0c12      	lsrs	r2, r2, #16
 80022b2:	18a2      	adds	r2, r4, r2
 80022b4:	4462      	add	r2, ip
 80022b6:	4249      	negs	r1, r1
 80022b8:	1854      	adds	r4, r2, r1
 80022ba:	4446      	add	r6, r8
 80022bc:	46a4      	mov	ip, r4
 80022be:	4546      	cmp	r6, r8
 80022c0:	41a4      	sbcs	r4, r4
 80022c2:	4682      	mov	sl, r0
 80022c4:	4264      	negs	r4, r4
 80022c6:	46a0      	mov	r8, r4
 80022c8:	42aa      	cmp	r2, r5
 80022ca:	4192      	sbcs	r2, r2
 80022cc:	458c      	cmp	ip, r1
 80022ce:	4189      	sbcs	r1, r1
 80022d0:	44e2      	add	sl, ip
 80022d2:	44d0      	add	r8, sl
 80022d4:	4249      	negs	r1, r1
 80022d6:	4252      	negs	r2, r2
 80022d8:	430a      	orrs	r2, r1
 80022da:	45a0      	cmp	r8, r4
 80022dc:	41a4      	sbcs	r4, r4
 80022de:	4582      	cmp	sl, r0
 80022e0:	4189      	sbcs	r1, r1
 80022e2:	4264      	negs	r4, r4
 80022e4:	4249      	negs	r1, r1
 80022e6:	430c      	orrs	r4, r1
 80022e8:	4641      	mov	r1, r8
 80022ea:	0c3f      	lsrs	r7, r7, #16
 80022ec:	19d2      	adds	r2, r2, r7
 80022ee:	1912      	adds	r2, r2, r4
 80022f0:	0dcc      	lsrs	r4, r1, #23
 80022f2:	9904      	ldr	r1, [sp, #16]
 80022f4:	0270      	lsls	r0, r6, #9
 80022f6:	4308      	orrs	r0, r1
 80022f8:	1e41      	subs	r1, r0, #1
 80022fa:	4188      	sbcs	r0, r1
 80022fc:	4641      	mov	r1, r8
 80022fe:	444a      	add	r2, r9
 8002300:	0df6      	lsrs	r6, r6, #23
 8002302:	0252      	lsls	r2, r2, #9
 8002304:	4330      	orrs	r0, r6
 8002306:	0249      	lsls	r1, r1, #9
 8002308:	4314      	orrs	r4, r2
 800230a:	4308      	orrs	r0, r1
 800230c:	01d2      	lsls	r2, r2, #7
 800230e:	d535      	bpl.n	800237c <__aeabi_dmul+0x514>
 8002310:	2201      	movs	r2, #1
 8002312:	0843      	lsrs	r3, r0, #1
 8002314:	4002      	ands	r2, r0
 8002316:	4313      	orrs	r3, r2
 8002318:	07e0      	lsls	r0, r4, #31
 800231a:	4318      	orrs	r0, r3
 800231c:	0864      	lsrs	r4, r4, #1
 800231e:	e634      	b.n	8001f8a <__aeabi_dmul+0x122>
 8002320:	9b00      	ldr	r3, [sp, #0]
 8002322:	46a2      	mov	sl, r4
 8002324:	469b      	mov	fp, r3
 8002326:	4681      	mov	r9, r0
 8002328:	2480      	movs	r4, #128	@ 0x80
 800232a:	4653      	mov	r3, sl
 800232c:	0324      	lsls	r4, r4, #12
 800232e:	431c      	orrs	r4, r3
 8002330:	0324      	lsls	r4, r4, #12
 8002332:	464a      	mov	r2, r9
 8002334:	4b2e      	ldr	r3, [pc, #184]	@ (80023f0 <__aeabi_dmul+0x588>)
 8002336:	0b24      	lsrs	r4, r4, #12
 8002338:	e5ec      	b.n	8001f14 <__aeabi_dmul+0xac>
 800233a:	f000 fcf1 	bl	8002d20 <__clzsi2>
 800233e:	2315      	movs	r3, #21
 8002340:	469c      	mov	ip, r3
 8002342:	4484      	add	ip, r0
 8002344:	0002      	movs	r2, r0
 8002346:	4663      	mov	r3, ip
 8002348:	3220      	adds	r2, #32
 800234a:	2b1c      	cmp	r3, #28
 800234c:	dc00      	bgt.n	8002350 <__aeabi_dmul+0x4e8>
 800234e:	e684      	b.n	800205a <__aeabi_dmul+0x1f2>
 8002350:	2300      	movs	r3, #0
 8002352:	4699      	mov	r9, r3
 8002354:	0023      	movs	r3, r4
 8002356:	3808      	subs	r0, #8
 8002358:	4083      	lsls	r3, r0
 800235a:	469a      	mov	sl, r3
 800235c:	e68e      	b.n	800207c <__aeabi_dmul+0x214>
 800235e:	f000 fcdf 	bl	8002d20 <__clzsi2>
 8002362:	0002      	movs	r2, r0
 8002364:	0003      	movs	r3, r0
 8002366:	3215      	adds	r2, #21
 8002368:	3320      	adds	r3, #32
 800236a:	2a1c      	cmp	r2, #28
 800236c:	dc00      	bgt.n	8002370 <__aeabi_dmul+0x508>
 800236e:	e64e      	b.n	800200e <__aeabi_dmul+0x1a6>
 8002370:	0002      	movs	r2, r0
 8002372:	0034      	movs	r4, r6
 8002374:	3a08      	subs	r2, #8
 8002376:	2000      	movs	r0, #0
 8002378:	4094      	lsls	r4, r2
 800237a:	e652      	b.n	8002022 <__aeabi_dmul+0x1ba>
 800237c:	9301      	str	r3, [sp, #4]
 800237e:	e604      	b.n	8001f8a <__aeabi_dmul+0x122>
 8002380:	4b1c      	ldr	r3, [pc, #112]	@ (80023f4 <__aeabi_dmul+0x58c>)
 8002382:	0021      	movs	r1, r4
 8002384:	469c      	mov	ip, r3
 8002386:	0003      	movs	r3, r0
 8002388:	9d01      	ldr	r5, [sp, #4]
 800238a:	40d3      	lsrs	r3, r2
 800238c:	4465      	add	r5, ip
 800238e:	40a9      	lsls	r1, r5
 8002390:	4319      	orrs	r1, r3
 8002392:	0003      	movs	r3, r0
 8002394:	40ab      	lsls	r3, r5
 8002396:	1e58      	subs	r0, r3, #1
 8002398:	4183      	sbcs	r3, r0
 800239a:	4319      	orrs	r1, r3
 800239c:	0008      	movs	r0, r1
 800239e:	40d4      	lsrs	r4, r2
 80023a0:	074b      	lsls	r3, r1, #29
 80023a2:	d009      	beq.n	80023b8 <__aeabi_dmul+0x550>
 80023a4:	230f      	movs	r3, #15
 80023a6:	400b      	ands	r3, r1
 80023a8:	2b04      	cmp	r3, #4
 80023aa:	d005      	beq.n	80023b8 <__aeabi_dmul+0x550>
 80023ac:	1d0b      	adds	r3, r1, #4
 80023ae:	428b      	cmp	r3, r1
 80023b0:	4180      	sbcs	r0, r0
 80023b2:	4240      	negs	r0, r0
 80023b4:	1824      	adds	r4, r4, r0
 80023b6:	0018      	movs	r0, r3
 80023b8:	0223      	lsls	r3, r4, #8
 80023ba:	d400      	bmi.n	80023be <__aeabi_dmul+0x556>
 80023bc:	e6d6      	b.n	800216c <__aeabi_dmul+0x304>
 80023be:	2301      	movs	r3, #1
 80023c0:	2400      	movs	r4, #0
 80023c2:	2200      	movs	r2, #0
 80023c4:	e5a6      	b.n	8001f14 <__aeabi_dmul+0xac>
 80023c6:	290f      	cmp	r1, #15
 80023c8:	d1aa      	bne.n	8002320 <__aeabi_dmul+0x4b8>
 80023ca:	2380      	movs	r3, #128	@ 0x80
 80023cc:	4652      	mov	r2, sl
 80023ce:	031b      	lsls	r3, r3, #12
 80023d0:	421a      	tst	r2, r3
 80023d2:	d0a9      	beq.n	8002328 <__aeabi_dmul+0x4c0>
 80023d4:	421c      	tst	r4, r3
 80023d6:	d1a7      	bne.n	8002328 <__aeabi_dmul+0x4c0>
 80023d8:	431c      	orrs	r4, r3
 80023da:	9b00      	ldr	r3, [sp, #0]
 80023dc:	0002      	movs	r2, r0
 80023de:	469b      	mov	fp, r3
 80023e0:	4b03      	ldr	r3, [pc, #12]	@ (80023f0 <__aeabi_dmul+0x588>)
 80023e2:	e597      	b.n	8001f14 <__aeabi_dmul+0xac>
 80023e4:	2400      	movs	r4, #0
 80023e6:	e6c1      	b.n	800216c <__aeabi_dmul+0x304>
 80023e8:	2400      	movs	r4, #0
 80023ea:	4b01      	ldr	r3, [pc, #4]	@ (80023f0 <__aeabi_dmul+0x588>)
 80023ec:	0022      	movs	r2, r4
 80023ee:	e591      	b.n	8001f14 <__aeabi_dmul+0xac>
 80023f0:	000007ff 	.word	0x000007ff
 80023f4:	0000041e 	.word	0x0000041e

080023f8 <__aeabi_dsub>:
 80023f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023fa:	464e      	mov	r6, r9
 80023fc:	4645      	mov	r5, r8
 80023fe:	46de      	mov	lr, fp
 8002400:	4657      	mov	r7, sl
 8002402:	b5e0      	push	{r5, r6, r7, lr}
 8002404:	b085      	sub	sp, #20
 8002406:	9000      	str	r0, [sp, #0]
 8002408:	9101      	str	r1, [sp, #4]
 800240a:	030c      	lsls	r4, r1, #12
 800240c:	004f      	lsls	r7, r1, #1
 800240e:	0fce      	lsrs	r6, r1, #31
 8002410:	0a61      	lsrs	r1, r4, #9
 8002412:	9c00      	ldr	r4, [sp, #0]
 8002414:	46b0      	mov	r8, r6
 8002416:	0f64      	lsrs	r4, r4, #29
 8002418:	430c      	orrs	r4, r1
 800241a:	9900      	ldr	r1, [sp, #0]
 800241c:	0d7f      	lsrs	r7, r7, #21
 800241e:	00c8      	lsls	r0, r1, #3
 8002420:	0011      	movs	r1, r2
 8002422:	001a      	movs	r2, r3
 8002424:	031b      	lsls	r3, r3, #12
 8002426:	469c      	mov	ip, r3
 8002428:	9100      	str	r1, [sp, #0]
 800242a:	9201      	str	r2, [sp, #4]
 800242c:	0051      	lsls	r1, r2, #1
 800242e:	0d4b      	lsrs	r3, r1, #21
 8002430:	4699      	mov	r9, r3
 8002432:	9b01      	ldr	r3, [sp, #4]
 8002434:	9d00      	ldr	r5, [sp, #0]
 8002436:	0fd9      	lsrs	r1, r3, #31
 8002438:	4663      	mov	r3, ip
 800243a:	0f6a      	lsrs	r2, r5, #29
 800243c:	0a5b      	lsrs	r3, r3, #9
 800243e:	4313      	orrs	r3, r2
 8002440:	00ea      	lsls	r2, r5, #3
 8002442:	4694      	mov	ip, r2
 8002444:	4693      	mov	fp, r2
 8002446:	4ac1      	ldr	r2, [pc, #772]	@ (800274c <__aeabi_dsub+0x354>)
 8002448:	9003      	str	r0, [sp, #12]
 800244a:	9302      	str	r3, [sp, #8]
 800244c:	4591      	cmp	r9, r2
 800244e:	d100      	bne.n	8002452 <__aeabi_dsub+0x5a>
 8002450:	e0cd      	b.n	80025ee <__aeabi_dsub+0x1f6>
 8002452:	2501      	movs	r5, #1
 8002454:	4069      	eors	r1, r5
 8002456:	464d      	mov	r5, r9
 8002458:	1b7d      	subs	r5, r7, r5
 800245a:	46aa      	mov	sl, r5
 800245c:	428e      	cmp	r6, r1
 800245e:	d100      	bne.n	8002462 <__aeabi_dsub+0x6a>
 8002460:	e080      	b.n	8002564 <__aeabi_dsub+0x16c>
 8002462:	2d00      	cmp	r5, #0
 8002464:	dc00      	bgt.n	8002468 <__aeabi_dsub+0x70>
 8002466:	e335      	b.n	8002ad4 <__aeabi_dsub+0x6dc>
 8002468:	4649      	mov	r1, r9
 800246a:	2900      	cmp	r1, #0
 800246c:	d100      	bne.n	8002470 <__aeabi_dsub+0x78>
 800246e:	e0df      	b.n	8002630 <__aeabi_dsub+0x238>
 8002470:	4297      	cmp	r7, r2
 8002472:	d100      	bne.n	8002476 <__aeabi_dsub+0x7e>
 8002474:	e194      	b.n	80027a0 <__aeabi_dsub+0x3a8>
 8002476:	4652      	mov	r2, sl
 8002478:	2501      	movs	r5, #1
 800247a:	2a38      	cmp	r2, #56	@ 0x38
 800247c:	dc19      	bgt.n	80024b2 <__aeabi_dsub+0xba>
 800247e:	2280      	movs	r2, #128	@ 0x80
 8002480:	9b02      	ldr	r3, [sp, #8]
 8002482:	0412      	lsls	r2, r2, #16
 8002484:	4313      	orrs	r3, r2
 8002486:	9302      	str	r3, [sp, #8]
 8002488:	4652      	mov	r2, sl
 800248a:	2a1f      	cmp	r2, #31
 800248c:	dd00      	ble.n	8002490 <__aeabi_dsub+0x98>
 800248e:	e1e3      	b.n	8002858 <__aeabi_dsub+0x460>
 8002490:	4653      	mov	r3, sl
 8002492:	2220      	movs	r2, #32
 8002494:	4661      	mov	r1, ip
 8002496:	9d02      	ldr	r5, [sp, #8]
 8002498:	1ad2      	subs	r2, r2, r3
 800249a:	4095      	lsls	r5, r2
 800249c:	40d9      	lsrs	r1, r3
 800249e:	430d      	orrs	r5, r1
 80024a0:	4661      	mov	r1, ip
 80024a2:	4091      	lsls	r1, r2
 80024a4:	000a      	movs	r2, r1
 80024a6:	1e51      	subs	r1, r2, #1
 80024a8:	418a      	sbcs	r2, r1
 80024aa:	4315      	orrs	r5, r2
 80024ac:	9a02      	ldr	r2, [sp, #8]
 80024ae:	40da      	lsrs	r2, r3
 80024b0:	1aa4      	subs	r4, r4, r2
 80024b2:	1b45      	subs	r5, r0, r5
 80024b4:	42a8      	cmp	r0, r5
 80024b6:	4180      	sbcs	r0, r0
 80024b8:	4240      	negs	r0, r0
 80024ba:	1a24      	subs	r4, r4, r0
 80024bc:	0223      	lsls	r3, r4, #8
 80024be:	d400      	bmi.n	80024c2 <__aeabi_dsub+0xca>
 80024c0:	e13d      	b.n	800273e <__aeabi_dsub+0x346>
 80024c2:	0264      	lsls	r4, r4, #9
 80024c4:	0a64      	lsrs	r4, r4, #9
 80024c6:	2c00      	cmp	r4, #0
 80024c8:	d100      	bne.n	80024cc <__aeabi_dsub+0xd4>
 80024ca:	e147      	b.n	800275c <__aeabi_dsub+0x364>
 80024cc:	0020      	movs	r0, r4
 80024ce:	f000 fc27 	bl	8002d20 <__clzsi2>
 80024d2:	0003      	movs	r3, r0
 80024d4:	3b08      	subs	r3, #8
 80024d6:	2120      	movs	r1, #32
 80024d8:	0028      	movs	r0, r5
 80024da:	1aca      	subs	r2, r1, r3
 80024dc:	40d0      	lsrs	r0, r2
 80024de:	409c      	lsls	r4, r3
 80024e0:	0002      	movs	r2, r0
 80024e2:	409d      	lsls	r5, r3
 80024e4:	4322      	orrs	r2, r4
 80024e6:	429f      	cmp	r7, r3
 80024e8:	dd00      	ble.n	80024ec <__aeabi_dsub+0xf4>
 80024ea:	e177      	b.n	80027dc <__aeabi_dsub+0x3e4>
 80024ec:	1bd8      	subs	r0, r3, r7
 80024ee:	3001      	adds	r0, #1
 80024f0:	1a09      	subs	r1, r1, r0
 80024f2:	002c      	movs	r4, r5
 80024f4:	408d      	lsls	r5, r1
 80024f6:	40c4      	lsrs	r4, r0
 80024f8:	1e6b      	subs	r3, r5, #1
 80024fa:	419d      	sbcs	r5, r3
 80024fc:	0013      	movs	r3, r2
 80024fe:	40c2      	lsrs	r2, r0
 8002500:	408b      	lsls	r3, r1
 8002502:	4325      	orrs	r5, r4
 8002504:	2700      	movs	r7, #0
 8002506:	0014      	movs	r4, r2
 8002508:	431d      	orrs	r5, r3
 800250a:	076b      	lsls	r3, r5, #29
 800250c:	d009      	beq.n	8002522 <__aeabi_dsub+0x12a>
 800250e:	230f      	movs	r3, #15
 8002510:	402b      	ands	r3, r5
 8002512:	2b04      	cmp	r3, #4
 8002514:	d005      	beq.n	8002522 <__aeabi_dsub+0x12a>
 8002516:	1d2b      	adds	r3, r5, #4
 8002518:	42ab      	cmp	r3, r5
 800251a:	41ad      	sbcs	r5, r5
 800251c:	426d      	negs	r5, r5
 800251e:	1964      	adds	r4, r4, r5
 8002520:	001d      	movs	r5, r3
 8002522:	0223      	lsls	r3, r4, #8
 8002524:	d400      	bmi.n	8002528 <__aeabi_dsub+0x130>
 8002526:	e140      	b.n	80027aa <__aeabi_dsub+0x3b2>
 8002528:	4a88      	ldr	r2, [pc, #544]	@ (800274c <__aeabi_dsub+0x354>)
 800252a:	3701      	adds	r7, #1
 800252c:	4297      	cmp	r7, r2
 800252e:	d100      	bne.n	8002532 <__aeabi_dsub+0x13a>
 8002530:	e101      	b.n	8002736 <__aeabi_dsub+0x33e>
 8002532:	2601      	movs	r6, #1
 8002534:	4643      	mov	r3, r8
 8002536:	4986      	ldr	r1, [pc, #536]	@ (8002750 <__aeabi_dsub+0x358>)
 8002538:	08ed      	lsrs	r5, r5, #3
 800253a:	4021      	ands	r1, r4
 800253c:	074a      	lsls	r2, r1, #29
 800253e:	432a      	orrs	r2, r5
 8002540:	057c      	lsls	r4, r7, #21
 8002542:	024d      	lsls	r5, r1, #9
 8002544:	0b2d      	lsrs	r5, r5, #12
 8002546:	0d64      	lsrs	r4, r4, #21
 8002548:	401e      	ands	r6, r3
 800254a:	0524      	lsls	r4, r4, #20
 800254c:	432c      	orrs	r4, r5
 800254e:	07f6      	lsls	r6, r6, #31
 8002550:	4334      	orrs	r4, r6
 8002552:	0010      	movs	r0, r2
 8002554:	0021      	movs	r1, r4
 8002556:	b005      	add	sp, #20
 8002558:	bcf0      	pop	{r4, r5, r6, r7}
 800255a:	46bb      	mov	fp, r7
 800255c:	46b2      	mov	sl, r6
 800255e:	46a9      	mov	r9, r5
 8002560:	46a0      	mov	r8, r4
 8002562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002564:	2d00      	cmp	r5, #0
 8002566:	dc00      	bgt.n	800256a <__aeabi_dsub+0x172>
 8002568:	e2d0      	b.n	8002b0c <__aeabi_dsub+0x714>
 800256a:	4649      	mov	r1, r9
 800256c:	2900      	cmp	r1, #0
 800256e:	d000      	beq.n	8002572 <__aeabi_dsub+0x17a>
 8002570:	e0d4      	b.n	800271c <__aeabi_dsub+0x324>
 8002572:	4661      	mov	r1, ip
 8002574:	9b02      	ldr	r3, [sp, #8]
 8002576:	4319      	orrs	r1, r3
 8002578:	d100      	bne.n	800257c <__aeabi_dsub+0x184>
 800257a:	e12b      	b.n	80027d4 <__aeabi_dsub+0x3dc>
 800257c:	1e69      	subs	r1, r5, #1
 800257e:	2d01      	cmp	r5, #1
 8002580:	d100      	bne.n	8002584 <__aeabi_dsub+0x18c>
 8002582:	e1d9      	b.n	8002938 <__aeabi_dsub+0x540>
 8002584:	4295      	cmp	r5, r2
 8002586:	d100      	bne.n	800258a <__aeabi_dsub+0x192>
 8002588:	e10a      	b.n	80027a0 <__aeabi_dsub+0x3a8>
 800258a:	2501      	movs	r5, #1
 800258c:	2938      	cmp	r1, #56	@ 0x38
 800258e:	dc17      	bgt.n	80025c0 <__aeabi_dsub+0x1c8>
 8002590:	468a      	mov	sl, r1
 8002592:	4653      	mov	r3, sl
 8002594:	2b1f      	cmp	r3, #31
 8002596:	dd00      	ble.n	800259a <__aeabi_dsub+0x1a2>
 8002598:	e1e7      	b.n	800296a <__aeabi_dsub+0x572>
 800259a:	2220      	movs	r2, #32
 800259c:	1ad2      	subs	r2, r2, r3
 800259e:	9b02      	ldr	r3, [sp, #8]
 80025a0:	4661      	mov	r1, ip
 80025a2:	4093      	lsls	r3, r2
 80025a4:	001d      	movs	r5, r3
 80025a6:	4653      	mov	r3, sl
 80025a8:	40d9      	lsrs	r1, r3
 80025aa:	4663      	mov	r3, ip
 80025ac:	4093      	lsls	r3, r2
 80025ae:	001a      	movs	r2, r3
 80025b0:	430d      	orrs	r5, r1
 80025b2:	1e51      	subs	r1, r2, #1
 80025b4:	418a      	sbcs	r2, r1
 80025b6:	4653      	mov	r3, sl
 80025b8:	4315      	orrs	r5, r2
 80025ba:	9a02      	ldr	r2, [sp, #8]
 80025bc:	40da      	lsrs	r2, r3
 80025be:	18a4      	adds	r4, r4, r2
 80025c0:	182d      	adds	r5, r5, r0
 80025c2:	4285      	cmp	r5, r0
 80025c4:	4180      	sbcs	r0, r0
 80025c6:	4240      	negs	r0, r0
 80025c8:	1824      	adds	r4, r4, r0
 80025ca:	0223      	lsls	r3, r4, #8
 80025cc:	d400      	bmi.n	80025d0 <__aeabi_dsub+0x1d8>
 80025ce:	e0b6      	b.n	800273e <__aeabi_dsub+0x346>
 80025d0:	4b5e      	ldr	r3, [pc, #376]	@ (800274c <__aeabi_dsub+0x354>)
 80025d2:	3701      	adds	r7, #1
 80025d4:	429f      	cmp	r7, r3
 80025d6:	d100      	bne.n	80025da <__aeabi_dsub+0x1e2>
 80025d8:	e0ad      	b.n	8002736 <__aeabi_dsub+0x33e>
 80025da:	2101      	movs	r1, #1
 80025dc:	4b5c      	ldr	r3, [pc, #368]	@ (8002750 <__aeabi_dsub+0x358>)
 80025de:	086a      	lsrs	r2, r5, #1
 80025e0:	401c      	ands	r4, r3
 80025e2:	4029      	ands	r1, r5
 80025e4:	430a      	orrs	r2, r1
 80025e6:	07e5      	lsls	r5, r4, #31
 80025e8:	4315      	orrs	r5, r2
 80025ea:	0864      	lsrs	r4, r4, #1
 80025ec:	e78d      	b.n	800250a <__aeabi_dsub+0x112>
 80025ee:	4a59      	ldr	r2, [pc, #356]	@ (8002754 <__aeabi_dsub+0x35c>)
 80025f0:	9b02      	ldr	r3, [sp, #8]
 80025f2:	4692      	mov	sl, r2
 80025f4:	4662      	mov	r2, ip
 80025f6:	44ba      	add	sl, r7
 80025f8:	431a      	orrs	r2, r3
 80025fa:	d02c      	beq.n	8002656 <__aeabi_dsub+0x25e>
 80025fc:	428e      	cmp	r6, r1
 80025fe:	d02e      	beq.n	800265e <__aeabi_dsub+0x266>
 8002600:	4652      	mov	r2, sl
 8002602:	2a00      	cmp	r2, #0
 8002604:	d060      	beq.n	80026c8 <__aeabi_dsub+0x2d0>
 8002606:	2f00      	cmp	r7, #0
 8002608:	d100      	bne.n	800260c <__aeabi_dsub+0x214>
 800260a:	e0db      	b.n	80027c4 <__aeabi_dsub+0x3cc>
 800260c:	4663      	mov	r3, ip
 800260e:	000e      	movs	r6, r1
 8002610:	9c02      	ldr	r4, [sp, #8]
 8002612:	08d8      	lsrs	r0, r3, #3
 8002614:	0762      	lsls	r2, r4, #29
 8002616:	4302      	orrs	r2, r0
 8002618:	08e4      	lsrs	r4, r4, #3
 800261a:	0013      	movs	r3, r2
 800261c:	4323      	orrs	r3, r4
 800261e:	d100      	bne.n	8002622 <__aeabi_dsub+0x22a>
 8002620:	e254      	b.n	8002acc <__aeabi_dsub+0x6d4>
 8002622:	2580      	movs	r5, #128	@ 0x80
 8002624:	032d      	lsls	r5, r5, #12
 8002626:	4325      	orrs	r5, r4
 8002628:	032d      	lsls	r5, r5, #12
 800262a:	4c48      	ldr	r4, [pc, #288]	@ (800274c <__aeabi_dsub+0x354>)
 800262c:	0b2d      	lsrs	r5, r5, #12
 800262e:	e78c      	b.n	800254a <__aeabi_dsub+0x152>
 8002630:	4661      	mov	r1, ip
 8002632:	9b02      	ldr	r3, [sp, #8]
 8002634:	4319      	orrs	r1, r3
 8002636:	d100      	bne.n	800263a <__aeabi_dsub+0x242>
 8002638:	e0cc      	b.n	80027d4 <__aeabi_dsub+0x3dc>
 800263a:	0029      	movs	r1, r5
 800263c:	3901      	subs	r1, #1
 800263e:	2d01      	cmp	r5, #1
 8002640:	d100      	bne.n	8002644 <__aeabi_dsub+0x24c>
 8002642:	e188      	b.n	8002956 <__aeabi_dsub+0x55e>
 8002644:	4295      	cmp	r5, r2
 8002646:	d100      	bne.n	800264a <__aeabi_dsub+0x252>
 8002648:	e0aa      	b.n	80027a0 <__aeabi_dsub+0x3a8>
 800264a:	2501      	movs	r5, #1
 800264c:	2938      	cmp	r1, #56	@ 0x38
 800264e:	dd00      	ble.n	8002652 <__aeabi_dsub+0x25a>
 8002650:	e72f      	b.n	80024b2 <__aeabi_dsub+0xba>
 8002652:	468a      	mov	sl, r1
 8002654:	e718      	b.n	8002488 <__aeabi_dsub+0x90>
 8002656:	2201      	movs	r2, #1
 8002658:	4051      	eors	r1, r2
 800265a:	428e      	cmp	r6, r1
 800265c:	d1d0      	bne.n	8002600 <__aeabi_dsub+0x208>
 800265e:	4653      	mov	r3, sl
 8002660:	2b00      	cmp	r3, #0
 8002662:	d100      	bne.n	8002666 <__aeabi_dsub+0x26e>
 8002664:	e0be      	b.n	80027e4 <__aeabi_dsub+0x3ec>
 8002666:	2f00      	cmp	r7, #0
 8002668:	d000      	beq.n	800266c <__aeabi_dsub+0x274>
 800266a:	e138      	b.n	80028de <__aeabi_dsub+0x4e6>
 800266c:	46ca      	mov	sl, r9
 800266e:	0022      	movs	r2, r4
 8002670:	4302      	orrs	r2, r0
 8002672:	d100      	bne.n	8002676 <__aeabi_dsub+0x27e>
 8002674:	e1e2      	b.n	8002a3c <__aeabi_dsub+0x644>
 8002676:	4653      	mov	r3, sl
 8002678:	1e59      	subs	r1, r3, #1
 800267a:	2b01      	cmp	r3, #1
 800267c:	d100      	bne.n	8002680 <__aeabi_dsub+0x288>
 800267e:	e20d      	b.n	8002a9c <__aeabi_dsub+0x6a4>
 8002680:	4a32      	ldr	r2, [pc, #200]	@ (800274c <__aeabi_dsub+0x354>)
 8002682:	4592      	cmp	sl, r2
 8002684:	d100      	bne.n	8002688 <__aeabi_dsub+0x290>
 8002686:	e1d2      	b.n	8002a2e <__aeabi_dsub+0x636>
 8002688:	2701      	movs	r7, #1
 800268a:	2938      	cmp	r1, #56	@ 0x38
 800268c:	dc13      	bgt.n	80026b6 <__aeabi_dsub+0x2be>
 800268e:	291f      	cmp	r1, #31
 8002690:	dd00      	ble.n	8002694 <__aeabi_dsub+0x29c>
 8002692:	e1ee      	b.n	8002a72 <__aeabi_dsub+0x67a>
 8002694:	2220      	movs	r2, #32
 8002696:	9b02      	ldr	r3, [sp, #8]
 8002698:	1a52      	subs	r2, r2, r1
 800269a:	0025      	movs	r5, r4
 800269c:	0007      	movs	r7, r0
 800269e:	469a      	mov	sl, r3
 80026a0:	40cc      	lsrs	r4, r1
 80026a2:	4090      	lsls	r0, r2
 80026a4:	4095      	lsls	r5, r2
 80026a6:	40cf      	lsrs	r7, r1
 80026a8:	44a2      	add	sl, r4
 80026aa:	1e42      	subs	r2, r0, #1
 80026ac:	4190      	sbcs	r0, r2
 80026ae:	4653      	mov	r3, sl
 80026b0:	432f      	orrs	r7, r5
 80026b2:	4307      	orrs	r7, r0
 80026b4:	9302      	str	r3, [sp, #8]
 80026b6:	003d      	movs	r5, r7
 80026b8:	4465      	add	r5, ip
 80026ba:	4565      	cmp	r5, ip
 80026bc:	4192      	sbcs	r2, r2
 80026be:	9b02      	ldr	r3, [sp, #8]
 80026c0:	4252      	negs	r2, r2
 80026c2:	464f      	mov	r7, r9
 80026c4:	18d4      	adds	r4, r2, r3
 80026c6:	e780      	b.n	80025ca <__aeabi_dsub+0x1d2>
 80026c8:	4a23      	ldr	r2, [pc, #140]	@ (8002758 <__aeabi_dsub+0x360>)
 80026ca:	1c7d      	adds	r5, r7, #1
 80026cc:	4215      	tst	r5, r2
 80026ce:	d000      	beq.n	80026d2 <__aeabi_dsub+0x2da>
 80026d0:	e0aa      	b.n	8002828 <__aeabi_dsub+0x430>
 80026d2:	4662      	mov	r2, ip
 80026d4:	0025      	movs	r5, r4
 80026d6:	9b02      	ldr	r3, [sp, #8]
 80026d8:	4305      	orrs	r5, r0
 80026da:	431a      	orrs	r2, r3
 80026dc:	2f00      	cmp	r7, #0
 80026de:	d000      	beq.n	80026e2 <__aeabi_dsub+0x2ea>
 80026e0:	e0f5      	b.n	80028ce <__aeabi_dsub+0x4d6>
 80026e2:	2d00      	cmp	r5, #0
 80026e4:	d100      	bne.n	80026e8 <__aeabi_dsub+0x2f0>
 80026e6:	e16b      	b.n	80029c0 <__aeabi_dsub+0x5c8>
 80026e8:	2a00      	cmp	r2, #0
 80026ea:	d100      	bne.n	80026ee <__aeabi_dsub+0x2f6>
 80026ec:	e152      	b.n	8002994 <__aeabi_dsub+0x59c>
 80026ee:	4663      	mov	r3, ip
 80026f0:	1ac5      	subs	r5, r0, r3
 80026f2:	9b02      	ldr	r3, [sp, #8]
 80026f4:	1ae2      	subs	r2, r4, r3
 80026f6:	42a8      	cmp	r0, r5
 80026f8:	419b      	sbcs	r3, r3
 80026fa:	425b      	negs	r3, r3
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	021a      	lsls	r2, r3, #8
 8002700:	d400      	bmi.n	8002704 <__aeabi_dsub+0x30c>
 8002702:	e1d5      	b.n	8002ab0 <__aeabi_dsub+0x6b8>
 8002704:	4663      	mov	r3, ip
 8002706:	1a1d      	subs	r5, r3, r0
 8002708:	45ac      	cmp	ip, r5
 800270a:	4192      	sbcs	r2, r2
 800270c:	2601      	movs	r6, #1
 800270e:	9b02      	ldr	r3, [sp, #8]
 8002710:	4252      	negs	r2, r2
 8002712:	1b1c      	subs	r4, r3, r4
 8002714:	4688      	mov	r8, r1
 8002716:	1aa4      	subs	r4, r4, r2
 8002718:	400e      	ands	r6, r1
 800271a:	e6f6      	b.n	800250a <__aeabi_dsub+0x112>
 800271c:	4297      	cmp	r7, r2
 800271e:	d03f      	beq.n	80027a0 <__aeabi_dsub+0x3a8>
 8002720:	4652      	mov	r2, sl
 8002722:	2501      	movs	r5, #1
 8002724:	2a38      	cmp	r2, #56	@ 0x38
 8002726:	dd00      	ble.n	800272a <__aeabi_dsub+0x332>
 8002728:	e74a      	b.n	80025c0 <__aeabi_dsub+0x1c8>
 800272a:	2280      	movs	r2, #128	@ 0x80
 800272c:	9b02      	ldr	r3, [sp, #8]
 800272e:	0412      	lsls	r2, r2, #16
 8002730:	4313      	orrs	r3, r2
 8002732:	9302      	str	r3, [sp, #8]
 8002734:	e72d      	b.n	8002592 <__aeabi_dsub+0x19a>
 8002736:	003c      	movs	r4, r7
 8002738:	2500      	movs	r5, #0
 800273a:	2200      	movs	r2, #0
 800273c:	e705      	b.n	800254a <__aeabi_dsub+0x152>
 800273e:	2307      	movs	r3, #7
 8002740:	402b      	ands	r3, r5
 8002742:	2b00      	cmp	r3, #0
 8002744:	d000      	beq.n	8002748 <__aeabi_dsub+0x350>
 8002746:	e6e2      	b.n	800250e <__aeabi_dsub+0x116>
 8002748:	e06b      	b.n	8002822 <__aeabi_dsub+0x42a>
 800274a:	46c0      	nop			@ (mov r8, r8)
 800274c:	000007ff 	.word	0x000007ff
 8002750:	ff7fffff 	.word	0xff7fffff
 8002754:	fffff801 	.word	0xfffff801
 8002758:	000007fe 	.word	0x000007fe
 800275c:	0028      	movs	r0, r5
 800275e:	f000 fadf 	bl	8002d20 <__clzsi2>
 8002762:	0003      	movs	r3, r0
 8002764:	3318      	adds	r3, #24
 8002766:	2b1f      	cmp	r3, #31
 8002768:	dc00      	bgt.n	800276c <__aeabi_dsub+0x374>
 800276a:	e6b4      	b.n	80024d6 <__aeabi_dsub+0xde>
 800276c:	002a      	movs	r2, r5
 800276e:	3808      	subs	r0, #8
 8002770:	4082      	lsls	r2, r0
 8002772:	429f      	cmp	r7, r3
 8002774:	dd00      	ble.n	8002778 <__aeabi_dsub+0x380>
 8002776:	e0b9      	b.n	80028ec <__aeabi_dsub+0x4f4>
 8002778:	1bdb      	subs	r3, r3, r7
 800277a:	1c58      	adds	r0, r3, #1
 800277c:	281f      	cmp	r0, #31
 800277e:	dc00      	bgt.n	8002782 <__aeabi_dsub+0x38a>
 8002780:	e1a0      	b.n	8002ac4 <__aeabi_dsub+0x6cc>
 8002782:	0015      	movs	r5, r2
 8002784:	3b1f      	subs	r3, #31
 8002786:	40dd      	lsrs	r5, r3
 8002788:	2820      	cmp	r0, #32
 800278a:	d005      	beq.n	8002798 <__aeabi_dsub+0x3a0>
 800278c:	2340      	movs	r3, #64	@ 0x40
 800278e:	1a1b      	subs	r3, r3, r0
 8002790:	409a      	lsls	r2, r3
 8002792:	1e53      	subs	r3, r2, #1
 8002794:	419a      	sbcs	r2, r3
 8002796:	4315      	orrs	r5, r2
 8002798:	2307      	movs	r3, #7
 800279a:	2700      	movs	r7, #0
 800279c:	402b      	ands	r3, r5
 800279e:	e7d0      	b.n	8002742 <__aeabi_dsub+0x34a>
 80027a0:	08c0      	lsrs	r0, r0, #3
 80027a2:	0762      	lsls	r2, r4, #29
 80027a4:	4302      	orrs	r2, r0
 80027a6:	08e4      	lsrs	r4, r4, #3
 80027a8:	e737      	b.n	800261a <__aeabi_dsub+0x222>
 80027aa:	08ea      	lsrs	r2, r5, #3
 80027ac:	0763      	lsls	r3, r4, #29
 80027ae:	431a      	orrs	r2, r3
 80027b0:	4bd3      	ldr	r3, [pc, #844]	@ (8002b00 <__aeabi_dsub+0x708>)
 80027b2:	08e4      	lsrs	r4, r4, #3
 80027b4:	429f      	cmp	r7, r3
 80027b6:	d100      	bne.n	80027ba <__aeabi_dsub+0x3c2>
 80027b8:	e72f      	b.n	800261a <__aeabi_dsub+0x222>
 80027ba:	0324      	lsls	r4, r4, #12
 80027bc:	0b25      	lsrs	r5, r4, #12
 80027be:	057c      	lsls	r4, r7, #21
 80027c0:	0d64      	lsrs	r4, r4, #21
 80027c2:	e6c2      	b.n	800254a <__aeabi_dsub+0x152>
 80027c4:	46ca      	mov	sl, r9
 80027c6:	0022      	movs	r2, r4
 80027c8:	4302      	orrs	r2, r0
 80027ca:	d158      	bne.n	800287e <__aeabi_dsub+0x486>
 80027cc:	4663      	mov	r3, ip
 80027ce:	000e      	movs	r6, r1
 80027d0:	9c02      	ldr	r4, [sp, #8]
 80027d2:	9303      	str	r3, [sp, #12]
 80027d4:	9b03      	ldr	r3, [sp, #12]
 80027d6:	4657      	mov	r7, sl
 80027d8:	08da      	lsrs	r2, r3, #3
 80027da:	e7e7      	b.n	80027ac <__aeabi_dsub+0x3b4>
 80027dc:	4cc9      	ldr	r4, [pc, #804]	@ (8002b04 <__aeabi_dsub+0x70c>)
 80027de:	1aff      	subs	r7, r7, r3
 80027e0:	4014      	ands	r4, r2
 80027e2:	e692      	b.n	800250a <__aeabi_dsub+0x112>
 80027e4:	4dc8      	ldr	r5, [pc, #800]	@ (8002b08 <__aeabi_dsub+0x710>)
 80027e6:	1c7a      	adds	r2, r7, #1
 80027e8:	422a      	tst	r2, r5
 80027ea:	d000      	beq.n	80027ee <__aeabi_dsub+0x3f6>
 80027ec:	e084      	b.n	80028f8 <__aeabi_dsub+0x500>
 80027ee:	0022      	movs	r2, r4
 80027f0:	4302      	orrs	r2, r0
 80027f2:	2f00      	cmp	r7, #0
 80027f4:	d000      	beq.n	80027f8 <__aeabi_dsub+0x400>
 80027f6:	e0ef      	b.n	80029d8 <__aeabi_dsub+0x5e0>
 80027f8:	2a00      	cmp	r2, #0
 80027fa:	d100      	bne.n	80027fe <__aeabi_dsub+0x406>
 80027fc:	e0e5      	b.n	80029ca <__aeabi_dsub+0x5d2>
 80027fe:	4662      	mov	r2, ip
 8002800:	9902      	ldr	r1, [sp, #8]
 8002802:	430a      	orrs	r2, r1
 8002804:	d100      	bne.n	8002808 <__aeabi_dsub+0x410>
 8002806:	e0c5      	b.n	8002994 <__aeabi_dsub+0x59c>
 8002808:	4663      	mov	r3, ip
 800280a:	18c5      	adds	r5, r0, r3
 800280c:	468c      	mov	ip, r1
 800280e:	4285      	cmp	r5, r0
 8002810:	4180      	sbcs	r0, r0
 8002812:	4464      	add	r4, ip
 8002814:	4240      	negs	r0, r0
 8002816:	1824      	adds	r4, r4, r0
 8002818:	0223      	lsls	r3, r4, #8
 800281a:	d502      	bpl.n	8002822 <__aeabi_dsub+0x42a>
 800281c:	4bb9      	ldr	r3, [pc, #740]	@ (8002b04 <__aeabi_dsub+0x70c>)
 800281e:	3701      	adds	r7, #1
 8002820:	401c      	ands	r4, r3
 8002822:	46ba      	mov	sl, r7
 8002824:	9503      	str	r5, [sp, #12]
 8002826:	e7d5      	b.n	80027d4 <__aeabi_dsub+0x3dc>
 8002828:	4662      	mov	r2, ip
 800282a:	1a85      	subs	r5, r0, r2
 800282c:	42a8      	cmp	r0, r5
 800282e:	4192      	sbcs	r2, r2
 8002830:	4252      	negs	r2, r2
 8002832:	4691      	mov	r9, r2
 8002834:	9b02      	ldr	r3, [sp, #8]
 8002836:	1ae3      	subs	r3, r4, r3
 8002838:	001a      	movs	r2, r3
 800283a:	464b      	mov	r3, r9
 800283c:	1ad2      	subs	r2, r2, r3
 800283e:	0013      	movs	r3, r2
 8002840:	4691      	mov	r9, r2
 8002842:	021a      	lsls	r2, r3, #8
 8002844:	d46c      	bmi.n	8002920 <__aeabi_dsub+0x528>
 8002846:	464a      	mov	r2, r9
 8002848:	464c      	mov	r4, r9
 800284a:	432a      	orrs	r2, r5
 800284c:	d000      	beq.n	8002850 <__aeabi_dsub+0x458>
 800284e:	e63a      	b.n	80024c6 <__aeabi_dsub+0xce>
 8002850:	2600      	movs	r6, #0
 8002852:	2400      	movs	r4, #0
 8002854:	2500      	movs	r5, #0
 8002856:	e678      	b.n	800254a <__aeabi_dsub+0x152>
 8002858:	9902      	ldr	r1, [sp, #8]
 800285a:	4653      	mov	r3, sl
 800285c:	000d      	movs	r5, r1
 800285e:	3a20      	subs	r2, #32
 8002860:	40d5      	lsrs	r5, r2
 8002862:	2b20      	cmp	r3, #32
 8002864:	d006      	beq.n	8002874 <__aeabi_dsub+0x47c>
 8002866:	2240      	movs	r2, #64	@ 0x40
 8002868:	1ad2      	subs	r2, r2, r3
 800286a:	000b      	movs	r3, r1
 800286c:	4093      	lsls	r3, r2
 800286e:	4662      	mov	r2, ip
 8002870:	431a      	orrs	r2, r3
 8002872:	4693      	mov	fp, r2
 8002874:	465b      	mov	r3, fp
 8002876:	1e5a      	subs	r2, r3, #1
 8002878:	4193      	sbcs	r3, r2
 800287a:	431d      	orrs	r5, r3
 800287c:	e619      	b.n	80024b2 <__aeabi_dsub+0xba>
 800287e:	4653      	mov	r3, sl
 8002880:	1e5a      	subs	r2, r3, #1
 8002882:	2b01      	cmp	r3, #1
 8002884:	d100      	bne.n	8002888 <__aeabi_dsub+0x490>
 8002886:	e0c6      	b.n	8002a16 <__aeabi_dsub+0x61e>
 8002888:	4e9d      	ldr	r6, [pc, #628]	@ (8002b00 <__aeabi_dsub+0x708>)
 800288a:	45b2      	cmp	sl, r6
 800288c:	d100      	bne.n	8002890 <__aeabi_dsub+0x498>
 800288e:	e6bd      	b.n	800260c <__aeabi_dsub+0x214>
 8002890:	4688      	mov	r8, r1
 8002892:	000e      	movs	r6, r1
 8002894:	2501      	movs	r5, #1
 8002896:	2a38      	cmp	r2, #56	@ 0x38
 8002898:	dc10      	bgt.n	80028bc <__aeabi_dsub+0x4c4>
 800289a:	2a1f      	cmp	r2, #31
 800289c:	dc7f      	bgt.n	800299e <__aeabi_dsub+0x5a6>
 800289e:	2120      	movs	r1, #32
 80028a0:	0025      	movs	r5, r4
 80028a2:	1a89      	subs	r1, r1, r2
 80028a4:	0007      	movs	r7, r0
 80028a6:	4088      	lsls	r0, r1
 80028a8:	408d      	lsls	r5, r1
 80028aa:	40d7      	lsrs	r7, r2
 80028ac:	40d4      	lsrs	r4, r2
 80028ae:	1e41      	subs	r1, r0, #1
 80028b0:	4188      	sbcs	r0, r1
 80028b2:	9b02      	ldr	r3, [sp, #8]
 80028b4:	433d      	orrs	r5, r7
 80028b6:	1b1b      	subs	r3, r3, r4
 80028b8:	4305      	orrs	r5, r0
 80028ba:	9302      	str	r3, [sp, #8]
 80028bc:	4662      	mov	r2, ip
 80028be:	1b55      	subs	r5, r2, r5
 80028c0:	45ac      	cmp	ip, r5
 80028c2:	4192      	sbcs	r2, r2
 80028c4:	9b02      	ldr	r3, [sp, #8]
 80028c6:	4252      	negs	r2, r2
 80028c8:	464f      	mov	r7, r9
 80028ca:	1a9c      	subs	r4, r3, r2
 80028cc:	e5f6      	b.n	80024bc <__aeabi_dsub+0xc4>
 80028ce:	2d00      	cmp	r5, #0
 80028d0:	d000      	beq.n	80028d4 <__aeabi_dsub+0x4dc>
 80028d2:	e0b7      	b.n	8002a44 <__aeabi_dsub+0x64c>
 80028d4:	2a00      	cmp	r2, #0
 80028d6:	d100      	bne.n	80028da <__aeabi_dsub+0x4e2>
 80028d8:	e0f0      	b.n	8002abc <__aeabi_dsub+0x6c4>
 80028da:	2601      	movs	r6, #1
 80028dc:	400e      	ands	r6, r1
 80028de:	4663      	mov	r3, ip
 80028e0:	9802      	ldr	r0, [sp, #8]
 80028e2:	08d9      	lsrs	r1, r3, #3
 80028e4:	0742      	lsls	r2, r0, #29
 80028e6:	430a      	orrs	r2, r1
 80028e8:	08c4      	lsrs	r4, r0, #3
 80028ea:	e696      	b.n	800261a <__aeabi_dsub+0x222>
 80028ec:	4c85      	ldr	r4, [pc, #532]	@ (8002b04 <__aeabi_dsub+0x70c>)
 80028ee:	1aff      	subs	r7, r7, r3
 80028f0:	4014      	ands	r4, r2
 80028f2:	0762      	lsls	r2, r4, #29
 80028f4:	08e4      	lsrs	r4, r4, #3
 80028f6:	e760      	b.n	80027ba <__aeabi_dsub+0x3c2>
 80028f8:	4981      	ldr	r1, [pc, #516]	@ (8002b00 <__aeabi_dsub+0x708>)
 80028fa:	428a      	cmp	r2, r1
 80028fc:	d100      	bne.n	8002900 <__aeabi_dsub+0x508>
 80028fe:	e0c9      	b.n	8002a94 <__aeabi_dsub+0x69c>
 8002900:	4663      	mov	r3, ip
 8002902:	18c1      	adds	r1, r0, r3
 8002904:	4281      	cmp	r1, r0
 8002906:	4180      	sbcs	r0, r0
 8002908:	9b02      	ldr	r3, [sp, #8]
 800290a:	4240      	negs	r0, r0
 800290c:	18e3      	adds	r3, r4, r3
 800290e:	181b      	adds	r3, r3, r0
 8002910:	07dd      	lsls	r5, r3, #31
 8002912:	085c      	lsrs	r4, r3, #1
 8002914:	2307      	movs	r3, #7
 8002916:	0849      	lsrs	r1, r1, #1
 8002918:	430d      	orrs	r5, r1
 800291a:	0017      	movs	r7, r2
 800291c:	402b      	ands	r3, r5
 800291e:	e710      	b.n	8002742 <__aeabi_dsub+0x34a>
 8002920:	4663      	mov	r3, ip
 8002922:	1a1d      	subs	r5, r3, r0
 8002924:	45ac      	cmp	ip, r5
 8002926:	4192      	sbcs	r2, r2
 8002928:	2601      	movs	r6, #1
 800292a:	9b02      	ldr	r3, [sp, #8]
 800292c:	4252      	negs	r2, r2
 800292e:	1b1c      	subs	r4, r3, r4
 8002930:	4688      	mov	r8, r1
 8002932:	1aa4      	subs	r4, r4, r2
 8002934:	400e      	ands	r6, r1
 8002936:	e5c6      	b.n	80024c6 <__aeabi_dsub+0xce>
 8002938:	4663      	mov	r3, ip
 800293a:	18c5      	adds	r5, r0, r3
 800293c:	9b02      	ldr	r3, [sp, #8]
 800293e:	4285      	cmp	r5, r0
 8002940:	4180      	sbcs	r0, r0
 8002942:	469c      	mov	ip, r3
 8002944:	4240      	negs	r0, r0
 8002946:	4464      	add	r4, ip
 8002948:	1824      	adds	r4, r4, r0
 800294a:	2701      	movs	r7, #1
 800294c:	0223      	lsls	r3, r4, #8
 800294e:	d400      	bmi.n	8002952 <__aeabi_dsub+0x55a>
 8002950:	e6f5      	b.n	800273e <__aeabi_dsub+0x346>
 8002952:	2702      	movs	r7, #2
 8002954:	e641      	b.n	80025da <__aeabi_dsub+0x1e2>
 8002956:	4663      	mov	r3, ip
 8002958:	1ac5      	subs	r5, r0, r3
 800295a:	42a8      	cmp	r0, r5
 800295c:	4180      	sbcs	r0, r0
 800295e:	9b02      	ldr	r3, [sp, #8]
 8002960:	4240      	negs	r0, r0
 8002962:	1ae4      	subs	r4, r4, r3
 8002964:	2701      	movs	r7, #1
 8002966:	1a24      	subs	r4, r4, r0
 8002968:	e5a8      	b.n	80024bc <__aeabi_dsub+0xc4>
 800296a:	9d02      	ldr	r5, [sp, #8]
 800296c:	4652      	mov	r2, sl
 800296e:	002b      	movs	r3, r5
 8002970:	3a20      	subs	r2, #32
 8002972:	40d3      	lsrs	r3, r2
 8002974:	0019      	movs	r1, r3
 8002976:	4653      	mov	r3, sl
 8002978:	2b20      	cmp	r3, #32
 800297a:	d006      	beq.n	800298a <__aeabi_dsub+0x592>
 800297c:	2240      	movs	r2, #64	@ 0x40
 800297e:	1ad2      	subs	r2, r2, r3
 8002980:	002b      	movs	r3, r5
 8002982:	4093      	lsls	r3, r2
 8002984:	4662      	mov	r2, ip
 8002986:	431a      	orrs	r2, r3
 8002988:	4693      	mov	fp, r2
 800298a:	465d      	mov	r5, fp
 800298c:	1e6b      	subs	r3, r5, #1
 800298e:	419d      	sbcs	r5, r3
 8002990:	430d      	orrs	r5, r1
 8002992:	e615      	b.n	80025c0 <__aeabi_dsub+0x1c8>
 8002994:	0762      	lsls	r2, r4, #29
 8002996:	08c0      	lsrs	r0, r0, #3
 8002998:	4302      	orrs	r2, r0
 800299a:	08e4      	lsrs	r4, r4, #3
 800299c:	e70d      	b.n	80027ba <__aeabi_dsub+0x3c2>
 800299e:	0011      	movs	r1, r2
 80029a0:	0027      	movs	r7, r4
 80029a2:	3920      	subs	r1, #32
 80029a4:	40cf      	lsrs	r7, r1
 80029a6:	2a20      	cmp	r2, #32
 80029a8:	d005      	beq.n	80029b6 <__aeabi_dsub+0x5be>
 80029aa:	2140      	movs	r1, #64	@ 0x40
 80029ac:	1a8a      	subs	r2, r1, r2
 80029ae:	4094      	lsls	r4, r2
 80029b0:	0025      	movs	r5, r4
 80029b2:	4305      	orrs	r5, r0
 80029b4:	9503      	str	r5, [sp, #12]
 80029b6:	9d03      	ldr	r5, [sp, #12]
 80029b8:	1e6a      	subs	r2, r5, #1
 80029ba:	4195      	sbcs	r5, r2
 80029bc:	433d      	orrs	r5, r7
 80029be:	e77d      	b.n	80028bc <__aeabi_dsub+0x4c4>
 80029c0:	2a00      	cmp	r2, #0
 80029c2:	d100      	bne.n	80029c6 <__aeabi_dsub+0x5ce>
 80029c4:	e744      	b.n	8002850 <__aeabi_dsub+0x458>
 80029c6:	2601      	movs	r6, #1
 80029c8:	400e      	ands	r6, r1
 80029ca:	4663      	mov	r3, ip
 80029cc:	08d9      	lsrs	r1, r3, #3
 80029ce:	9b02      	ldr	r3, [sp, #8]
 80029d0:	075a      	lsls	r2, r3, #29
 80029d2:	430a      	orrs	r2, r1
 80029d4:	08dc      	lsrs	r4, r3, #3
 80029d6:	e6f0      	b.n	80027ba <__aeabi_dsub+0x3c2>
 80029d8:	2a00      	cmp	r2, #0
 80029da:	d028      	beq.n	8002a2e <__aeabi_dsub+0x636>
 80029dc:	4662      	mov	r2, ip
 80029de:	9f02      	ldr	r7, [sp, #8]
 80029e0:	08c0      	lsrs	r0, r0, #3
 80029e2:	433a      	orrs	r2, r7
 80029e4:	d100      	bne.n	80029e8 <__aeabi_dsub+0x5f0>
 80029e6:	e6dc      	b.n	80027a2 <__aeabi_dsub+0x3aa>
 80029e8:	0762      	lsls	r2, r4, #29
 80029ea:	4310      	orrs	r0, r2
 80029ec:	2280      	movs	r2, #128	@ 0x80
 80029ee:	08e4      	lsrs	r4, r4, #3
 80029f0:	0312      	lsls	r2, r2, #12
 80029f2:	4214      	tst	r4, r2
 80029f4:	d009      	beq.n	8002a0a <__aeabi_dsub+0x612>
 80029f6:	08fd      	lsrs	r5, r7, #3
 80029f8:	4215      	tst	r5, r2
 80029fa:	d106      	bne.n	8002a0a <__aeabi_dsub+0x612>
 80029fc:	4663      	mov	r3, ip
 80029fe:	2601      	movs	r6, #1
 8002a00:	002c      	movs	r4, r5
 8002a02:	08d8      	lsrs	r0, r3, #3
 8002a04:	077b      	lsls	r3, r7, #29
 8002a06:	4318      	orrs	r0, r3
 8002a08:	400e      	ands	r6, r1
 8002a0a:	0f42      	lsrs	r2, r0, #29
 8002a0c:	00c0      	lsls	r0, r0, #3
 8002a0e:	08c0      	lsrs	r0, r0, #3
 8002a10:	0752      	lsls	r2, r2, #29
 8002a12:	4302      	orrs	r2, r0
 8002a14:	e601      	b.n	800261a <__aeabi_dsub+0x222>
 8002a16:	4663      	mov	r3, ip
 8002a18:	1a1d      	subs	r5, r3, r0
 8002a1a:	45ac      	cmp	ip, r5
 8002a1c:	4192      	sbcs	r2, r2
 8002a1e:	9b02      	ldr	r3, [sp, #8]
 8002a20:	4252      	negs	r2, r2
 8002a22:	1b1c      	subs	r4, r3, r4
 8002a24:	000e      	movs	r6, r1
 8002a26:	4688      	mov	r8, r1
 8002a28:	2701      	movs	r7, #1
 8002a2a:	1aa4      	subs	r4, r4, r2
 8002a2c:	e546      	b.n	80024bc <__aeabi_dsub+0xc4>
 8002a2e:	4663      	mov	r3, ip
 8002a30:	08d9      	lsrs	r1, r3, #3
 8002a32:	9b02      	ldr	r3, [sp, #8]
 8002a34:	075a      	lsls	r2, r3, #29
 8002a36:	430a      	orrs	r2, r1
 8002a38:	08dc      	lsrs	r4, r3, #3
 8002a3a:	e5ee      	b.n	800261a <__aeabi_dsub+0x222>
 8002a3c:	4663      	mov	r3, ip
 8002a3e:	9c02      	ldr	r4, [sp, #8]
 8002a40:	9303      	str	r3, [sp, #12]
 8002a42:	e6c7      	b.n	80027d4 <__aeabi_dsub+0x3dc>
 8002a44:	08c0      	lsrs	r0, r0, #3
 8002a46:	2a00      	cmp	r2, #0
 8002a48:	d100      	bne.n	8002a4c <__aeabi_dsub+0x654>
 8002a4a:	e6aa      	b.n	80027a2 <__aeabi_dsub+0x3aa>
 8002a4c:	0762      	lsls	r2, r4, #29
 8002a4e:	4310      	orrs	r0, r2
 8002a50:	2280      	movs	r2, #128	@ 0x80
 8002a52:	08e4      	lsrs	r4, r4, #3
 8002a54:	0312      	lsls	r2, r2, #12
 8002a56:	4214      	tst	r4, r2
 8002a58:	d0d7      	beq.n	8002a0a <__aeabi_dsub+0x612>
 8002a5a:	9f02      	ldr	r7, [sp, #8]
 8002a5c:	08fd      	lsrs	r5, r7, #3
 8002a5e:	4215      	tst	r5, r2
 8002a60:	d1d3      	bne.n	8002a0a <__aeabi_dsub+0x612>
 8002a62:	4663      	mov	r3, ip
 8002a64:	2601      	movs	r6, #1
 8002a66:	08d8      	lsrs	r0, r3, #3
 8002a68:	077b      	lsls	r3, r7, #29
 8002a6a:	002c      	movs	r4, r5
 8002a6c:	4318      	orrs	r0, r3
 8002a6e:	400e      	ands	r6, r1
 8002a70:	e7cb      	b.n	8002a0a <__aeabi_dsub+0x612>
 8002a72:	000a      	movs	r2, r1
 8002a74:	0027      	movs	r7, r4
 8002a76:	3a20      	subs	r2, #32
 8002a78:	40d7      	lsrs	r7, r2
 8002a7a:	2920      	cmp	r1, #32
 8002a7c:	d005      	beq.n	8002a8a <__aeabi_dsub+0x692>
 8002a7e:	2240      	movs	r2, #64	@ 0x40
 8002a80:	1a52      	subs	r2, r2, r1
 8002a82:	4094      	lsls	r4, r2
 8002a84:	0025      	movs	r5, r4
 8002a86:	4305      	orrs	r5, r0
 8002a88:	9503      	str	r5, [sp, #12]
 8002a8a:	9d03      	ldr	r5, [sp, #12]
 8002a8c:	1e6a      	subs	r2, r5, #1
 8002a8e:	4195      	sbcs	r5, r2
 8002a90:	432f      	orrs	r7, r5
 8002a92:	e610      	b.n	80026b6 <__aeabi_dsub+0x2be>
 8002a94:	0014      	movs	r4, r2
 8002a96:	2500      	movs	r5, #0
 8002a98:	2200      	movs	r2, #0
 8002a9a:	e556      	b.n	800254a <__aeabi_dsub+0x152>
 8002a9c:	9b02      	ldr	r3, [sp, #8]
 8002a9e:	4460      	add	r0, ip
 8002aa0:	4699      	mov	r9, r3
 8002aa2:	4560      	cmp	r0, ip
 8002aa4:	4192      	sbcs	r2, r2
 8002aa6:	444c      	add	r4, r9
 8002aa8:	4252      	negs	r2, r2
 8002aaa:	0005      	movs	r5, r0
 8002aac:	18a4      	adds	r4, r4, r2
 8002aae:	e74c      	b.n	800294a <__aeabi_dsub+0x552>
 8002ab0:	001a      	movs	r2, r3
 8002ab2:	001c      	movs	r4, r3
 8002ab4:	432a      	orrs	r2, r5
 8002ab6:	d000      	beq.n	8002aba <__aeabi_dsub+0x6c2>
 8002ab8:	e6b3      	b.n	8002822 <__aeabi_dsub+0x42a>
 8002aba:	e6c9      	b.n	8002850 <__aeabi_dsub+0x458>
 8002abc:	2480      	movs	r4, #128	@ 0x80
 8002abe:	2600      	movs	r6, #0
 8002ac0:	0324      	lsls	r4, r4, #12
 8002ac2:	e5ae      	b.n	8002622 <__aeabi_dsub+0x22a>
 8002ac4:	2120      	movs	r1, #32
 8002ac6:	2500      	movs	r5, #0
 8002ac8:	1a09      	subs	r1, r1, r0
 8002aca:	e517      	b.n	80024fc <__aeabi_dsub+0x104>
 8002acc:	2200      	movs	r2, #0
 8002ace:	2500      	movs	r5, #0
 8002ad0:	4c0b      	ldr	r4, [pc, #44]	@ (8002b00 <__aeabi_dsub+0x708>)
 8002ad2:	e53a      	b.n	800254a <__aeabi_dsub+0x152>
 8002ad4:	2d00      	cmp	r5, #0
 8002ad6:	d100      	bne.n	8002ada <__aeabi_dsub+0x6e2>
 8002ad8:	e5f6      	b.n	80026c8 <__aeabi_dsub+0x2d0>
 8002ada:	464b      	mov	r3, r9
 8002adc:	1bda      	subs	r2, r3, r7
 8002ade:	4692      	mov	sl, r2
 8002ae0:	2f00      	cmp	r7, #0
 8002ae2:	d100      	bne.n	8002ae6 <__aeabi_dsub+0x6ee>
 8002ae4:	e66f      	b.n	80027c6 <__aeabi_dsub+0x3ce>
 8002ae6:	2a38      	cmp	r2, #56	@ 0x38
 8002ae8:	dc05      	bgt.n	8002af6 <__aeabi_dsub+0x6fe>
 8002aea:	2680      	movs	r6, #128	@ 0x80
 8002aec:	0436      	lsls	r6, r6, #16
 8002aee:	4334      	orrs	r4, r6
 8002af0:	4688      	mov	r8, r1
 8002af2:	000e      	movs	r6, r1
 8002af4:	e6d1      	b.n	800289a <__aeabi_dsub+0x4a2>
 8002af6:	4688      	mov	r8, r1
 8002af8:	000e      	movs	r6, r1
 8002afa:	2501      	movs	r5, #1
 8002afc:	e6de      	b.n	80028bc <__aeabi_dsub+0x4c4>
 8002afe:	46c0      	nop			@ (mov r8, r8)
 8002b00:	000007ff 	.word	0x000007ff
 8002b04:	ff7fffff 	.word	0xff7fffff
 8002b08:	000007fe 	.word	0x000007fe
 8002b0c:	2d00      	cmp	r5, #0
 8002b0e:	d100      	bne.n	8002b12 <__aeabi_dsub+0x71a>
 8002b10:	e668      	b.n	80027e4 <__aeabi_dsub+0x3ec>
 8002b12:	464b      	mov	r3, r9
 8002b14:	1bd9      	subs	r1, r3, r7
 8002b16:	2f00      	cmp	r7, #0
 8002b18:	d101      	bne.n	8002b1e <__aeabi_dsub+0x726>
 8002b1a:	468a      	mov	sl, r1
 8002b1c:	e5a7      	b.n	800266e <__aeabi_dsub+0x276>
 8002b1e:	2701      	movs	r7, #1
 8002b20:	2938      	cmp	r1, #56	@ 0x38
 8002b22:	dd00      	ble.n	8002b26 <__aeabi_dsub+0x72e>
 8002b24:	e5c7      	b.n	80026b6 <__aeabi_dsub+0x2be>
 8002b26:	2280      	movs	r2, #128	@ 0x80
 8002b28:	0412      	lsls	r2, r2, #16
 8002b2a:	4314      	orrs	r4, r2
 8002b2c:	e5af      	b.n	800268e <__aeabi_dsub+0x296>
 8002b2e:	46c0      	nop			@ (mov r8, r8)

08002b30 <__aeabi_dcmpun>:
 8002b30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b32:	46c6      	mov	lr, r8
 8002b34:	031e      	lsls	r6, r3, #12
 8002b36:	0b36      	lsrs	r6, r6, #12
 8002b38:	46b0      	mov	r8, r6
 8002b3a:	4e0d      	ldr	r6, [pc, #52]	@ (8002b70 <__aeabi_dcmpun+0x40>)
 8002b3c:	030c      	lsls	r4, r1, #12
 8002b3e:	004d      	lsls	r5, r1, #1
 8002b40:	005f      	lsls	r7, r3, #1
 8002b42:	b500      	push	{lr}
 8002b44:	0b24      	lsrs	r4, r4, #12
 8002b46:	0d6d      	lsrs	r5, r5, #21
 8002b48:	0d7f      	lsrs	r7, r7, #21
 8002b4a:	42b5      	cmp	r5, r6
 8002b4c:	d00b      	beq.n	8002b66 <__aeabi_dcmpun+0x36>
 8002b4e:	4908      	ldr	r1, [pc, #32]	@ (8002b70 <__aeabi_dcmpun+0x40>)
 8002b50:	2000      	movs	r0, #0
 8002b52:	428f      	cmp	r7, r1
 8002b54:	d104      	bne.n	8002b60 <__aeabi_dcmpun+0x30>
 8002b56:	4646      	mov	r6, r8
 8002b58:	4316      	orrs	r6, r2
 8002b5a:	0030      	movs	r0, r6
 8002b5c:	1e43      	subs	r3, r0, #1
 8002b5e:	4198      	sbcs	r0, r3
 8002b60:	bc80      	pop	{r7}
 8002b62:	46b8      	mov	r8, r7
 8002b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b66:	4304      	orrs	r4, r0
 8002b68:	2001      	movs	r0, #1
 8002b6a:	2c00      	cmp	r4, #0
 8002b6c:	d1f8      	bne.n	8002b60 <__aeabi_dcmpun+0x30>
 8002b6e:	e7ee      	b.n	8002b4e <__aeabi_dcmpun+0x1e>
 8002b70:	000007ff 	.word	0x000007ff

08002b74 <__aeabi_d2iz>:
 8002b74:	000b      	movs	r3, r1
 8002b76:	0002      	movs	r2, r0
 8002b78:	b570      	push	{r4, r5, r6, lr}
 8002b7a:	4d16      	ldr	r5, [pc, #88]	@ (8002bd4 <__aeabi_d2iz+0x60>)
 8002b7c:	030c      	lsls	r4, r1, #12
 8002b7e:	b082      	sub	sp, #8
 8002b80:	0049      	lsls	r1, r1, #1
 8002b82:	2000      	movs	r0, #0
 8002b84:	9200      	str	r2, [sp, #0]
 8002b86:	9301      	str	r3, [sp, #4]
 8002b88:	0b24      	lsrs	r4, r4, #12
 8002b8a:	0d49      	lsrs	r1, r1, #21
 8002b8c:	0fde      	lsrs	r6, r3, #31
 8002b8e:	42a9      	cmp	r1, r5
 8002b90:	dd04      	ble.n	8002b9c <__aeabi_d2iz+0x28>
 8002b92:	4811      	ldr	r0, [pc, #68]	@ (8002bd8 <__aeabi_d2iz+0x64>)
 8002b94:	4281      	cmp	r1, r0
 8002b96:	dd03      	ble.n	8002ba0 <__aeabi_d2iz+0x2c>
 8002b98:	4b10      	ldr	r3, [pc, #64]	@ (8002bdc <__aeabi_d2iz+0x68>)
 8002b9a:	18f0      	adds	r0, r6, r3
 8002b9c:	b002      	add	sp, #8
 8002b9e:	bd70      	pop	{r4, r5, r6, pc}
 8002ba0:	2080      	movs	r0, #128	@ 0x80
 8002ba2:	0340      	lsls	r0, r0, #13
 8002ba4:	4320      	orrs	r0, r4
 8002ba6:	4c0e      	ldr	r4, [pc, #56]	@ (8002be0 <__aeabi_d2iz+0x6c>)
 8002ba8:	1a64      	subs	r4, r4, r1
 8002baa:	2c1f      	cmp	r4, #31
 8002bac:	dd08      	ble.n	8002bc0 <__aeabi_d2iz+0x4c>
 8002bae:	4b0d      	ldr	r3, [pc, #52]	@ (8002be4 <__aeabi_d2iz+0x70>)
 8002bb0:	1a5b      	subs	r3, r3, r1
 8002bb2:	40d8      	lsrs	r0, r3
 8002bb4:	0003      	movs	r3, r0
 8002bb6:	4258      	negs	r0, r3
 8002bb8:	2e00      	cmp	r6, #0
 8002bba:	d1ef      	bne.n	8002b9c <__aeabi_d2iz+0x28>
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	e7ed      	b.n	8002b9c <__aeabi_d2iz+0x28>
 8002bc0:	4b09      	ldr	r3, [pc, #36]	@ (8002be8 <__aeabi_d2iz+0x74>)
 8002bc2:	9a00      	ldr	r2, [sp, #0]
 8002bc4:	469c      	mov	ip, r3
 8002bc6:	0003      	movs	r3, r0
 8002bc8:	4461      	add	r1, ip
 8002bca:	408b      	lsls	r3, r1
 8002bcc:	40e2      	lsrs	r2, r4
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	e7f1      	b.n	8002bb6 <__aeabi_d2iz+0x42>
 8002bd2:	46c0      	nop			@ (mov r8, r8)
 8002bd4:	000003fe 	.word	0x000003fe
 8002bd8:	0000041d 	.word	0x0000041d
 8002bdc:	7fffffff 	.word	0x7fffffff
 8002be0:	00000433 	.word	0x00000433
 8002be4:	00000413 	.word	0x00000413
 8002be8:	fffffbed 	.word	0xfffffbed

08002bec <__aeabi_i2d>:
 8002bec:	b570      	push	{r4, r5, r6, lr}
 8002bee:	2800      	cmp	r0, #0
 8002bf0:	d016      	beq.n	8002c20 <__aeabi_i2d+0x34>
 8002bf2:	17c3      	asrs	r3, r0, #31
 8002bf4:	18c5      	adds	r5, r0, r3
 8002bf6:	405d      	eors	r5, r3
 8002bf8:	0fc4      	lsrs	r4, r0, #31
 8002bfa:	0028      	movs	r0, r5
 8002bfc:	f000 f890 	bl	8002d20 <__clzsi2>
 8002c00:	4b10      	ldr	r3, [pc, #64]	@ (8002c44 <__aeabi_i2d+0x58>)
 8002c02:	1a1b      	subs	r3, r3, r0
 8002c04:	055b      	lsls	r3, r3, #21
 8002c06:	0d5b      	lsrs	r3, r3, #21
 8002c08:	280a      	cmp	r0, #10
 8002c0a:	dc14      	bgt.n	8002c36 <__aeabi_i2d+0x4a>
 8002c0c:	0002      	movs	r2, r0
 8002c0e:	002e      	movs	r6, r5
 8002c10:	3215      	adds	r2, #21
 8002c12:	4096      	lsls	r6, r2
 8002c14:	220b      	movs	r2, #11
 8002c16:	1a12      	subs	r2, r2, r0
 8002c18:	40d5      	lsrs	r5, r2
 8002c1a:	032d      	lsls	r5, r5, #12
 8002c1c:	0b2d      	lsrs	r5, r5, #12
 8002c1e:	e003      	b.n	8002c28 <__aeabi_i2d+0x3c>
 8002c20:	2400      	movs	r4, #0
 8002c22:	2300      	movs	r3, #0
 8002c24:	2500      	movs	r5, #0
 8002c26:	2600      	movs	r6, #0
 8002c28:	051b      	lsls	r3, r3, #20
 8002c2a:	432b      	orrs	r3, r5
 8002c2c:	07e4      	lsls	r4, r4, #31
 8002c2e:	4323      	orrs	r3, r4
 8002c30:	0030      	movs	r0, r6
 8002c32:	0019      	movs	r1, r3
 8002c34:	bd70      	pop	{r4, r5, r6, pc}
 8002c36:	380b      	subs	r0, #11
 8002c38:	4085      	lsls	r5, r0
 8002c3a:	032d      	lsls	r5, r5, #12
 8002c3c:	2600      	movs	r6, #0
 8002c3e:	0b2d      	lsrs	r5, r5, #12
 8002c40:	e7f2      	b.n	8002c28 <__aeabi_i2d+0x3c>
 8002c42:	46c0      	nop			@ (mov r8, r8)
 8002c44:	0000041e 	.word	0x0000041e

08002c48 <__aeabi_ui2d>:
 8002c48:	b510      	push	{r4, lr}
 8002c4a:	1e04      	subs	r4, r0, #0
 8002c4c:	d010      	beq.n	8002c70 <__aeabi_ui2d+0x28>
 8002c4e:	f000 f867 	bl	8002d20 <__clzsi2>
 8002c52:	4b0e      	ldr	r3, [pc, #56]	@ (8002c8c <__aeabi_ui2d+0x44>)
 8002c54:	1a1b      	subs	r3, r3, r0
 8002c56:	055b      	lsls	r3, r3, #21
 8002c58:	0d5b      	lsrs	r3, r3, #21
 8002c5a:	280a      	cmp	r0, #10
 8002c5c:	dc0f      	bgt.n	8002c7e <__aeabi_ui2d+0x36>
 8002c5e:	220b      	movs	r2, #11
 8002c60:	0021      	movs	r1, r4
 8002c62:	1a12      	subs	r2, r2, r0
 8002c64:	40d1      	lsrs	r1, r2
 8002c66:	3015      	adds	r0, #21
 8002c68:	030a      	lsls	r2, r1, #12
 8002c6a:	4084      	lsls	r4, r0
 8002c6c:	0b12      	lsrs	r2, r2, #12
 8002c6e:	e001      	b.n	8002c74 <__aeabi_ui2d+0x2c>
 8002c70:	2300      	movs	r3, #0
 8002c72:	2200      	movs	r2, #0
 8002c74:	051b      	lsls	r3, r3, #20
 8002c76:	4313      	orrs	r3, r2
 8002c78:	0020      	movs	r0, r4
 8002c7a:	0019      	movs	r1, r3
 8002c7c:	bd10      	pop	{r4, pc}
 8002c7e:	0022      	movs	r2, r4
 8002c80:	380b      	subs	r0, #11
 8002c82:	4082      	lsls	r2, r0
 8002c84:	0312      	lsls	r2, r2, #12
 8002c86:	2400      	movs	r4, #0
 8002c88:	0b12      	lsrs	r2, r2, #12
 8002c8a:	e7f3      	b.n	8002c74 <__aeabi_ui2d+0x2c>
 8002c8c:	0000041e 	.word	0x0000041e

08002c90 <__aeabi_f2d>:
 8002c90:	b570      	push	{r4, r5, r6, lr}
 8002c92:	0242      	lsls	r2, r0, #9
 8002c94:	0043      	lsls	r3, r0, #1
 8002c96:	0fc4      	lsrs	r4, r0, #31
 8002c98:	20fe      	movs	r0, #254	@ 0xfe
 8002c9a:	0e1b      	lsrs	r3, r3, #24
 8002c9c:	1c59      	adds	r1, r3, #1
 8002c9e:	0a55      	lsrs	r5, r2, #9
 8002ca0:	4208      	tst	r0, r1
 8002ca2:	d00c      	beq.n	8002cbe <__aeabi_f2d+0x2e>
 8002ca4:	21e0      	movs	r1, #224	@ 0xe0
 8002ca6:	0089      	lsls	r1, r1, #2
 8002ca8:	468c      	mov	ip, r1
 8002caa:	076d      	lsls	r5, r5, #29
 8002cac:	0b12      	lsrs	r2, r2, #12
 8002cae:	4463      	add	r3, ip
 8002cb0:	051b      	lsls	r3, r3, #20
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	07e4      	lsls	r4, r4, #31
 8002cb6:	4323      	orrs	r3, r4
 8002cb8:	0028      	movs	r0, r5
 8002cba:	0019      	movs	r1, r3
 8002cbc:	bd70      	pop	{r4, r5, r6, pc}
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d114      	bne.n	8002cec <__aeabi_f2d+0x5c>
 8002cc2:	2d00      	cmp	r5, #0
 8002cc4:	d01b      	beq.n	8002cfe <__aeabi_f2d+0x6e>
 8002cc6:	0028      	movs	r0, r5
 8002cc8:	f000 f82a 	bl	8002d20 <__clzsi2>
 8002ccc:	280a      	cmp	r0, #10
 8002cce:	dc1c      	bgt.n	8002d0a <__aeabi_f2d+0x7a>
 8002cd0:	230b      	movs	r3, #11
 8002cd2:	002a      	movs	r2, r5
 8002cd4:	1a1b      	subs	r3, r3, r0
 8002cd6:	40da      	lsrs	r2, r3
 8002cd8:	0003      	movs	r3, r0
 8002cda:	3315      	adds	r3, #21
 8002cdc:	409d      	lsls	r5, r3
 8002cde:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <__aeabi_f2d+0x88>)
 8002ce0:	0312      	lsls	r2, r2, #12
 8002ce2:	1a1b      	subs	r3, r3, r0
 8002ce4:	055b      	lsls	r3, r3, #21
 8002ce6:	0b12      	lsrs	r2, r2, #12
 8002ce8:	0d5b      	lsrs	r3, r3, #21
 8002cea:	e7e1      	b.n	8002cb0 <__aeabi_f2d+0x20>
 8002cec:	2d00      	cmp	r5, #0
 8002cee:	d009      	beq.n	8002d04 <__aeabi_f2d+0x74>
 8002cf0:	0b13      	lsrs	r3, r2, #12
 8002cf2:	2280      	movs	r2, #128	@ 0x80
 8002cf4:	0312      	lsls	r2, r2, #12
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	076d      	lsls	r5, r5, #29
 8002cfa:	4b08      	ldr	r3, [pc, #32]	@ (8002d1c <__aeabi_f2d+0x8c>)
 8002cfc:	e7d8      	b.n	8002cb0 <__aeabi_f2d+0x20>
 8002cfe:	2300      	movs	r3, #0
 8002d00:	2200      	movs	r2, #0
 8002d02:	e7d5      	b.n	8002cb0 <__aeabi_f2d+0x20>
 8002d04:	2200      	movs	r2, #0
 8002d06:	4b05      	ldr	r3, [pc, #20]	@ (8002d1c <__aeabi_f2d+0x8c>)
 8002d08:	e7d2      	b.n	8002cb0 <__aeabi_f2d+0x20>
 8002d0a:	0003      	movs	r3, r0
 8002d0c:	002a      	movs	r2, r5
 8002d0e:	3b0b      	subs	r3, #11
 8002d10:	409a      	lsls	r2, r3
 8002d12:	2500      	movs	r5, #0
 8002d14:	e7e3      	b.n	8002cde <__aeabi_f2d+0x4e>
 8002d16:	46c0      	nop			@ (mov r8, r8)
 8002d18:	00000389 	.word	0x00000389
 8002d1c:	000007ff 	.word	0x000007ff

08002d20 <__clzsi2>:
 8002d20:	211c      	movs	r1, #28
 8002d22:	2301      	movs	r3, #1
 8002d24:	041b      	lsls	r3, r3, #16
 8002d26:	4298      	cmp	r0, r3
 8002d28:	d301      	bcc.n	8002d2e <__clzsi2+0xe>
 8002d2a:	0c00      	lsrs	r0, r0, #16
 8002d2c:	3910      	subs	r1, #16
 8002d2e:	0a1b      	lsrs	r3, r3, #8
 8002d30:	4298      	cmp	r0, r3
 8002d32:	d301      	bcc.n	8002d38 <__clzsi2+0x18>
 8002d34:	0a00      	lsrs	r0, r0, #8
 8002d36:	3908      	subs	r1, #8
 8002d38:	091b      	lsrs	r3, r3, #4
 8002d3a:	4298      	cmp	r0, r3
 8002d3c:	d301      	bcc.n	8002d42 <__clzsi2+0x22>
 8002d3e:	0900      	lsrs	r0, r0, #4
 8002d40:	3904      	subs	r1, #4
 8002d42:	a202      	add	r2, pc, #8	@ (adr r2, 8002d4c <__clzsi2+0x2c>)
 8002d44:	5c10      	ldrb	r0, [r2, r0]
 8002d46:	1840      	adds	r0, r0, r1
 8002d48:	4770      	bx	lr
 8002d4a:	46c0      	nop			@ (mov r8, r8)
 8002d4c:	02020304 	.word	0x02020304
 8002d50:	01010101 	.word	0x01010101
	...

08002d5c <__clzdi2>:
 8002d5c:	b510      	push	{r4, lr}
 8002d5e:	2900      	cmp	r1, #0
 8002d60:	d103      	bne.n	8002d6a <__clzdi2+0xe>
 8002d62:	f7ff ffdd 	bl	8002d20 <__clzsi2>
 8002d66:	3020      	adds	r0, #32
 8002d68:	e002      	b.n	8002d70 <__clzdi2+0x14>
 8002d6a:	0008      	movs	r0, r1
 8002d6c:	f7ff ffd8 	bl	8002d20 <__clzsi2>
 8002d70:	bd10      	pop	{r4, pc}
 8002d72:	46c0      	nop			@ (mov r8, r8)

08002d74 <cli_init>:

/*!
 * @brief This API initialises the command-line interface.
 */
cli_status_t cli_init(cli_t *cli)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
	/* Set buffer ptr to beginning of buf */
	buf_ptr = buf;
 8002d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dac <cli_init+0x38>)
 8002d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8002db0 <cli_init+0x3c>)
 8002d80:	601a      	str	r2, [r3, #0]

	cmd_pending = 0;
 8002d82:	4b0c      	ldr	r3, [pc, #48]	@ (8002db4 <cli_init+0x40>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	701a      	strb	r2, [r3, #0]

	/* Print the CLI prompt. */
	cli_print(cli, cli_init_message);
 8002d88:	4a0b      	ldr	r2, [pc, #44]	@ (8002db8 <cli_init+0x44>)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	0011      	movs	r1, r2
 8002d8e:	0018      	movs	r0, r3
 8002d90:	f000 f934 	bl	8002ffc <cli_print>
	cli_print(cli, cli_prompt);
 8002d94:	4a09      	ldr	r2, [pc, #36]	@ (8002dbc <cli_init+0x48>)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	0011      	movs	r1, r2
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	f000 f92e 	bl	8002ffc <cli_print>
	return CLI_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	0018      	movs	r0, r3
 8002da4:	46bd      	mov	sp, r7
 8002da6:	b002      	add	sp, #8
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	46c0      	nop			@ (mov r8, r8)
 8002dac:	20000380 	.word	0x20000380
 8002db0:	20000300 	.word	0x20000300
 8002db4:	20000404 	.word	0x20000404
 8002db8:	08013874 	.word	0x08013874
 8002dbc:	0801388c 	.word	0x0801388c

08002dc0 <cli_deinit>:

/*!
 * @brief This API deinitialises the command-line interface.
 */
cli_status_t cli_deinit(cli_t *cli)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
	buf_ptr = buf; 	//Reset the buffer pointer to the start of the buffer.
 8002dc8:	4b05      	ldr	r3, [pc, #20]	@ (8002de0 <cli_deinit+0x20>)
 8002dca:	4a06      	ldr	r2, [pc, #24]	@ (8002de4 <cli_deinit+0x24>)
 8002dcc:	601a      	str	r2, [r3, #0]
	cmd_pending = 0; //Clear any pending command flag.
 8002dce:	4b06      	ldr	r3, [pc, #24]	@ (8002de8 <cli_deinit+0x28>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	701a      	strb	r2, [r3, #0]

	return CLI_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	0018      	movs	r0, r3
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	b002      	add	sp, #8
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	46c0      	nop			@ (mov r8, r8)
 8002de0:	20000380 	.word	0x20000380
 8002de4:	20000300 	.word	0x20000300
 8002de8:	20000404 	.word	0x20000404

08002dec <cli_process>:

/*! @brief This API must be periodically called by the user to process and
 * execute any commands received.
 */
cli_status_t cli_process(cli_t *cli)
{
 8002dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dee:	b0a5      	sub	sp, #148	@ 0x94
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
	if (!cmd_pending)
 8002df4:	4b4d      	ldr	r3, [pc, #308]	@ (8002f2c <cli_process+0x140>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d101      	bne.n	8002e02 <cli_process+0x16>
		return CLI_IDLE;
 8002dfe:	2306      	movs	r3, #6
 8002e00:	e08f      	b.n	8002f22 <cli_process+0x136>

	uint8_t argc = 0;
 8002e02:	218f      	movs	r1, #143	@ 0x8f
 8002e04:	187b      	adds	r3, r7, r1
 8002e06:	2200      	movs	r2, #0
 8002e08:	701a      	strb	r2, [r3, #0]
	char *argv[30];

	/* Get the first token (cmd name) */
	argv[argc] = strtok(cmd_buf, " ");
 8002e0a:	187b      	adds	r3, r7, r1
 8002e0c:	781c      	ldrb	r4, [r3, #0]
 8002e0e:	4a48      	ldr	r2, [pc, #288]	@ (8002f30 <cli_process+0x144>)
 8002e10:	4b48      	ldr	r3, [pc, #288]	@ (8002f34 <cli_process+0x148>)
 8002e12:	0011      	movs	r1, r2
 8002e14:	0018      	movs	r0, r3
 8002e16:	f00e f983 	bl	8011120 <strtok>
 8002e1a:	0001      	movs	r1, r0
 8002e1c:	230c      	movs	r3, #12
 8002e1e:	18fb      	adds	r3, r7, r3
 8002e20:	00a2      	lsls	r2, r4, #2
 8002e22:	50d1      	str	r1, [r2, r3]

	/* Walk through the other tokens (parameters) */
	while ((argv[argc] != NULL) && (argc < 30))
 8002e24:	e011      	b.n	8002e4a <cli_process+0x5e>
	{
		argv[++argc] = strtok(NULL, " ");
 8002e26:	218f      	movs	r1, #143	@ 0x8f
 8002e28:	187b      	adds	r3, r7, r1
 8002e2a:	187a      	adds	r2, r7, r1
 8002e2c:	7812      	ldrb	r2, [r2, #0]
 8002e2e:	3201      	adds	r2, #1
 8002e30:	701a      	strb	r2, [r3, #0]
 8002e32:	187b      	adds	r3, r7, r1
 8002e34:	781c      	ldrb	r4, [r3, #0]
 8002e36:	4b3e      	ldr	r3, [pc, #248]	@ (8002f30 <cli_process+0x144>)
 8002e38:	0019      	movs	r1, r3
 8002e3a:	2000      	movs	r0, #0
 8002e3c:	f00e f970 	bl	8011120 <strtok>
 8002e40:	0001      	movs	r1, r0
 8002e42:	230c      	movs	r3, #12
 8002e44:	18fb      	adds	r3, r7, r3
 8002e46:	00a2      	lsls	r2, r4, #2
 8002e48:	50d1      	str	r1, [r2, r3]
	while ((argv[argc] != NULL) && (argc < 30))
 8002e4a:	218f      	movs	r1, #143	@ 0x8f
 8002e4c:	187b      	adds	r3, r7, r1
 8002e4e:	781a      	ldrb	r2, [r3, #0]
 8002e50:	230c      	movs	r3, #12
 8002e52:	18fb      	adds	r3, r7, r3
 8002e54:	0092      	lsls	r2, r2, #2
 8002e56:	58d3      	ldr	r3, [r2, r3]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d003      	beq.n	8002e64 <cli_process+0x78>
 8002e5c:	187b      	adds	r3, r7, r1
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	2b1d      	cmp	r3, #29
 8002e62:	d9e0      	bls.n	8002e26 <cli_process+0x3a>
	}

	/* Search the command table for a matching command, using argv[0]
	 * which is the command name. */
	if (argv[0] == NULL)
 8002e64:	230c      	movs	r3, #12
 8002e66:	18fb      	adds	r3, r7, r3
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10a      	bne.n	8002e84 <cli_process+0x98>
	{
		cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 8002e6e:	4a32      	ldr	r2, [pc, #200]	@ (8002f38 <cli_process+0x14c>)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	0011      	movs	r1, r2
 8002e74:	0018      	movs	r0, r3
 8002e76:	f000 f8c1 	bl	8002ffc <cli_print>
		cmd_pending = 0;
 8002e7a:	4b2c      	ldr	r3, [pc, #176]	@ (8002f2c <cli_process+0x140>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]
		return CLI_IDLE;
 8002e80:	2306      	movs	r3, #6
 8002e82:	e04e      	b.n	8002f22 <cli_process+0x136>
	}
	else
	{
		for (size_t i = 0; i < cli->cmd_cnt; i++)
 8002e84:	2300      	movs	r3, #0
 8002e86:	2288      	movs	r2, #136	@ 0x88
 8002e88:	18ba      	adds	r2, r7, r2
 8002e8a:	6013      	str	r3, [r2, #0]
 8002e8c:	e032      	b.n	8002ef4 <cli_process+0x108>
		{
			if (strcmp(argv[0], cli->cmd_tbl[i].cmd) == 0)
 8002e8e:	250c      	movs	r5, #12
 8002e90:	197b      	adds	r3, r7, r5
 8002e92:	6818      	ldr	r0, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	2488      	movs	r4, #136	@ 0x88
 8002e9a:	193b      	adds	r3, r7, r4
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	18d3      	adds	r3, r2, r3
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	0019      	movs	r1, r3
 8002ea6:	f7fd f92d 	bl	8000104 <strcmp>
 8002eaa:	1e03      	subs	r3, r0, #0
 8002eac:	d11c      	bne.n	8002ee8 <cli_process+0xfc>
			{
				/* Found a match, execute the associated function. */
				cli_status_t return_value = cli->cmd_tbl[i].func(argc, argv);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	193b      	adds	r3, r7, r4
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	18d3      	adds	r3, r2, r3
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	228f      	movs	r2, #143	@ 0x8f
 8002ebe:	18ba      	adds	r2, r7, r2
 8002ec0:	7812      	ldrb	r2, [r2, #0]
 8002ec2:	2687      	movs	r6, #135	@ 0x87
 8002ec4:	19bc      	adds	r4, r7, r6
 8002ec6:	1979      	adds	r1, r7, r5
 8002ec8:	0010      	movs	r0, r2
 8002eca:	4798      	blx	r3
 8002ecc:	0003      	movs	r3, r0
 8002ece:	7023      	strb	r3, [r4, #0]
				cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 8002ed0:	4a19      	ldr	r2, [pc, #100]	@ (8002f38 <cli_process+0x14c>)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	0011      	movs	r1, r2
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f000 f890 	bl	8002ffc <cli_print>
				cmd_pending = 0;
 8002edc:	4b13      	ldr	r3, [pc, #76]	@ (8002f2c <cli_process+0x140>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	701a      	strb	r2, [r3, #0]
				return return_value;
 8002ee2:	19bb      	adds	r3, r7, r6
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	e01c      	b.n	8002f22 <cli_process+0x136>
		for (size_t i = 0; i < cli->cmd_cnt; i++)
 8002ee8:	2288      	movs	r2, #136	@ 0x88
 8002eea:	18bb      	adds	r3, r7, r2
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	3301      	adds	r3, #1
 8002ef0:	18ba      	adds	r2, r7, r2
 8002ef2:	6013      	str	r3, [r2, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	2288      	movs	r2, #136	@ 0x88
 8002efa:	18ba      	adds	r2, r7, r2
 8002efc:	6812      	ldr	r2, [r2, #0]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d3c5      	bcc.n	8002e8e <cli_process+0xa2>
			}
		}
		/* Command not found */
		cli_print(cli, cli_unrecog);
 8002f02:	4a0e      	ldr	r2, [pc, #56]	@ (8002f3c <cli_process+0x150>)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	0011      	movs	r1, r2
 8002f08:	0018      	movs	r0, r3
 8002f0a:	f000 f877 	bl	8002ffc <cli_print>
		cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 8002f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f38 <cli_process+0x14c>)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	0011      	movs	r1, r2
 8002f14:	0018      	movs	r0, r3
 8002f16:	f000 f871 	bl	8002ffc <cli_print>
		cmd_pending = 0;
 8002f1a:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <cli_process+0x140>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	701a      	strb	r2, [r3, #0]
		return CLI_E_CMD_NOT_FOUND;
 8002f20:	2303      	movs	r3, #3
	}

}
 8002f22:	0018      	movs	r0, r3
 8002f24:	46bd      	mov	sp, r7
 8002f26:	b025      	add	sp, #148	@ 0x94
 8002f28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f2a:	46c0      	nop			@ (mov r8, r8)
 8002f2c:	20000404 	.word	0x20000404
 8002f30:	08013548 	.word	0x08013548
 8002f34:	20000384 	.word	0x20000384
 8002f38:	0801388c 	.word	0x0801388c
 8002f3c:	080138a0 	.word	0x080138a0

08002f40 <cli_put>:
/*!
 * @brief This API should be called from the devices interrupt handler whenever
 * a character is received over the input stream.
 */
cli_status_t cli_put(cli_t *cli, char c)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	000a      	movs	r2, r1
 8002f4a:	1cfb      	adds	r3, r7, #3
 8002f4c:	701a      	strb	r2, [r3, #0]
	switch (c)
 8002f4e:	1cfb      	adds	r3, r7, #3
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f54:	d01a      	beq.n	8002f8c <cli_put+0x4c>
 8002f56:	dc2f      	bgt.n	8002fb8 <cli_put+0x78>
 8002f58:	2b08      	cmp	r3, #8
 8002f5a:	d022      	beq.n	8002fa2 <cli_put+0x62>
 8002f5c:	2b0d      	cmp	r3, #13
 8002f5e:	d12b      	bne.n	8002fb8 <cli_put+0x78>
	{
	case CMD_TERMINATOR:

		if (!cmd_pending)
 8002f60:	4b22      	ldr	r3, [pc, #136]	@ (8002fec <cli_put+0xac>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d137      	bne.n	8002fda <cli_put+0x9a>
		{
			*buf_ptr = '\0'; /* Terminate the msg and reset the msg ptr.      */
 8002f6a:	4b21      	ldr	r3, [pc, #132]	@ (8002ff0 <cli_put+0xb0>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	701a      	strb	r2, [r3, #0]
			strcpy(cmd_buf, buf); /* Copy string to command buffer for processing. */
 8002f72:	4a20      	ldr	r2, [pc, #128]	@ (8002ff4 <cli_put+0xb4>)
 8002f74:	4b20      	ldr	r3, [pc, #128]	@ (8002ff8 <cli_put+0xb8>)
 8002f76:	0011      	movs	r1, r2
 8002f78:	0018      	movs	r0, r3
 8002f7a:	f00e f9b0 	bl	80112de <strcpy>
			cmd_pending = 1;
 8002f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002fec <cli_put+0xac>)
 8002f80:	2201      	movs	r2, #1
 8002f82:	701a      	strb	r2, [r3, #0]
			buf_ptr = buf; /* Reset buf_ptr to beginning.                   */
 8002f84:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff0 <cli_put+0xb0>)
 8002f86:	4a1b      	ldr	r2, [pc, #108]	@ (8002ff4 <cli_put+0xb4>)
 8002f88:	601a      	str	r2, [r3, #0]
		}
		break;
 8002f8a:	e026      	b.n	8002fda <cli_put+0x9a>

	case '\x7F':
		/* Backspace. Delete character. */
		if (buf_ptr > buf)
 8002f8c:	4b18      	ldr	r3, [pc, #96]	@ (8002ff0 <cli_put+0xb0>)
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	4b18      	ldr	r3, [pc, #96]	@ (8002ff4 <cli_put+0xb4>)
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d923      	bls.n	8002fde <cli_put+0x9e>
			buf_ptr--;
 8002f96:	4b16      	ldr	r3, [pc, #88]	@ (8002ff0 <cli_put+0xb0>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	1e5a      	subs	r2, r3, #1
 8002f9c:	4b14      	ldr	r3, [pc, #80]	@ (8002ff0 <cli_put+0xb0>)
 8002f9e:	601a      	str	r2, [r3, #0]
		break;
 8002fa0:	e01d      	b.n	8002fde <cli_put+0x9e>

	case '\b':
		/* Backspace. Delete character. */
		if (buf_ptr > buf)
 8002fa2:	4b13      	ldr	r3, [pc, #76]	@ (8002ff0 <cli_put+0xb0>)
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	4b13      	ldr	r3, [pc, #76]	@ (8002ff4 <cli_put+0xb4>)
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d91a      	bls.n	8002fe2 <cli_put+0xa2>
			buf_ptr--;
 8002fac:	4b10      	ldr	r3, [pc, #64]	@ (8002ff0 <cli_put+0xb0>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	1e5a      	subs	r2, r3, #1
 8002fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8002ff0 <cli_put+0xb0>)
 8002fb4:	601a      	str	r2, [r3, #0]
		break;
 8002fb6:	e014      	b.n	8002fe2 <cli_put+0xa2>

	default:
		/* Normal character received, add to buffer. */
		if ((buf_ptr - buf) < MAX_BUF_SIZE)
 8002fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff0 <cli_put+0xb0>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff4 <cli_put+0xb4>)
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b7f      	cmp	r3, #127	@ 0x7f
 8002fc2:	dc08      	bgt.n	8002fd6 <cli_put+0x96>
			*buf_ptr++ = c;
 8002fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff0 <cli_put+0xb0>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	1c59      	adds	r1, r3, #1
 8002fca:	4a09      	ldr	r2, [pc, #36]	@ (8002ff0 <cli_put+0xb0>)
 8002fcc:	6011      	str	r1, [r2, #0]
 8002fce:	1cfa      	adds	r2, r7, #3
 8002fd0:	7812      	ldrb	r2, [r2, #0]
 8002fd2:	701a      	strb	r2, [r3, #0]
		else
			return CLI_E_BUF_FULL;
		break;
 8002fd4:	e006      	b.n	8002fe4 <cli_put+0xa4>
			return CLI_E_BUF_FULL;
 8002fd6:	2305      	movs	r3, #5
 8002fd8:	e004      	b.n	8002fe4 <cli_put+0xa4>
		break;
 8002fda:	46c0      	nop			@ (mov r8, r8)
 8002fdc:	e002      	b.n	8002fe4 <cli_put+0xa4>
		break;
 8002fde:	46c0      	nop			@ (mov r8, r8)
 8002fe0:	e000      	b.n	8002fe4 <cli_put+0xa4>
		break;
 8002fe2:	46c0      	nop			@ (mov r8, r8)
	}
}
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b002      	add	sp, #8
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	20000404 	.word	0x20000404
 8002ff0:	20000380 	.word	0x20000380
 8002ff4:	20000300 	.word	0x20000300
 8002ff8:	20000384 	.word	0x20000384

08002ffc <cli_print>:

static void cli_print(cli_t *cli, const char *msg)
{
 8002ffc:	b590      	push	{r4, r7, lr}
 8002ffe:	b0a5      	sub	sp, #148	@ 0x94
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
	/* Temp buffer to store text in RAM first. Use MAX_BUF_SIZE for safety. */
	// Ensure MAX_BUF_SIZE is defined in cli_defs.h
	char buf[MAX_BUF_SIZE + 1]; // +1 for safety (string termination)

	// Use strncpy to limit the copy operation, preventing overflow
	strncpy(buf, msg, MAX_BUF_SIZE);
 8003006:	6839      	ldr	r1, [r7, #0]
 8003008:	240c      	movs	r4, #12
 800300a:	193b      	adds	r3, r7, r4
 800300c:	2280      	movs	r2, #128	@ 0x80
 800300e:	0018      	movs	r0, r3
 8003010:	f00e f872 	bl	80110f8 <strncpy>
	buf[MAX_BUF_SIZE] = '\0'; // Manually ensure null termination
 8003014:	0020      	movs	r0, r4
 8003016:	183b      	adds	r3, r7, r0
 8003018:	2280      	movs	r2, #128	@ 0x80
 800301a:	2100      	movs	r1, #0
 800301c:	5499      	strb	r1, [r3, r2]

	cli->println(buf);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	183a      	adds	r2, r7, r0
 8003024:	0010      	movs	r0, r2
 8003026:	4798      	blx	r3
}
 8003028:	46c0      	nop			@ (mov r8, r8)
 800302a:	46bd      	mov	sp, r7
 800302c:	b025      	add	sp, #148	@ 0x94
 800302e:	bd90      	pop	{r4, r7, pc}

08003030 <HDC2021_ReadRegister>:
 * @param data Pointer to store the read data.
 * @return HAL_StatusTypeDef HAL_OK if read is successful, HAL_ERROR otherwise.
 */
HAL_StatusTypeDef HDC2021_ReadRegister(I2C_HandleTypeDef *hi2c,
		uint8_t reg_addr, uint8_t *data)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b088      	sub	sp, #32
 8003034:	af04      	add	r7, sp, #16
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	607a      	str	r2, [r7, #4]
 800303a:	200b      	movs	r0, #11
 800303c:	183b      	adds	r3, r7, r0
 800303e:	1c0a      	adds	r2, r1, #0
 8003040:	701a      	strb	r2, [r3, #0]
	// Use HAL_I2C_Mem_Read to read one byte from the specified register address.
	// The device address is HDC2021_I2C_ADDR, register address size is 1 byte (I2C_MEMADD_SIZE_8BIT).
	// Timeout is HDC2021_I2C_TIMEOUT_MS.
	if (HAL_I2C_Mem_Read(hi2c, HDC2021_I2C_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT,
 8003042:	183b      	adds	r3, r7, r0
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	b29a      	uxth	r2, r3
 8003048:	68f8      	ldr	r0, [r7, #12]
 800304a:	230a      	movs	r3, #10
 800304c:	9302      	str	r3, [sp, #8]
 800304e:	2301      	movs	r3, #1
 8003050:	9301      	str	r3, [sp, #4]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	2301      	movs	r3, #1
 8003058:	2180      	movs	r1, #128	@ 0x80
 800305a:	f002 fd1f 	bl	8005a9c <HAL_I2C_Mem_Read>
 800305e:	1e03      	subs	r3, r0, #0
 8003060:	d001      	beq.n	8003066 <HDC2021_ReadRegister+0x36>
			data, 1, HDC2021_I2C_TIMEOUT_MS) != HAL_OK)
	{
		// Error occurred during I2C read.
		return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e000      	b.n	8003068 <HDC2021_ReadRegister+0x38>
	}
	return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	0018      	movs	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	b004      	add	sp, #16
 800306e:	bd80      	pop	{r7, pc}

08003070 <HDC2021_WriteRegister>:
 * @param data Data to write to the register.
 * @return HAL_StatusTypeDef HAL_OK if write is successful, HAL_ERROR otherwise.
 */
HAL_StatusTypeDef HDC2021_WriteRegister(I2C_HandleTypeDef *hi2c,
		uint8_t reg_addr, uint8_t data)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af04      	add	r7, sp, #16
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	0008      	movs	r0, r1
 800307a:	0011      	movs	r1, r2
 800307c:	1cfb      	adds	r3, r7, #3
 800307e:	1c02      	adds	r2, r0, #0
 8003080:	701a      	strb	r2, [r3, #0]
 8003082:	1cbb      	adds	r3, r7, #2
 8003084:	1c0a      	adds	r2, r1, #0
 8003086:	701a      	strb	r2, [r3, #0]
	// Use HAL_I2C_Mem_Write to write one byte to the specified register address.
	// The device address is HDC2021_I2C_ADDR, register address size is 1 byte (I2C_MEMADD_SIZE_8BIT).
	// Timeout is HDC2021_I2C_TIMEOUT_MS.
	if (HAL_I2C_Mem_Write(hi2c, HDC2021_I2C_ADDR, reg_addr,
 8003088:	1cfb      	adds	r3, r7, #3
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	b29a      	uxth	r2, r3
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	230a      	movs	r3, #10
 8003092:	9302      	str	r3, [sp, #8]
 8003094:	2301      	movs	r3, #1
 8003096:	9301      	str	r3, [sp, #4]
 8003098:	1cbb      	adds	r3, r7, #2
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	2301      	movs	r3, #1
 800309e:	2180      	movs	r1, #128	@ 0x80
 80030a0:	f002 fbce 	bl	8005840 <HAL_I2C_Mem_Write>
 80030a4:	1e03      	subs	r3, r0, #0
 80030a6:	d001      	beq.n	80030ac <HDC2021_WriteRegister+0x3c>
			I2C_MEMADD_SIZE_8BIT, &data, 1, HDC2021_I2C_TIMEOUT_MS) != HAL_OK)
	{
		// Error occurred during I2C write.
		return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e000      	b.n	80030ae <HDC2021_WriteRegister+0x3e>
	}
	return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	0018      	movs	r0, r3
 80030b0:	46bd      	mov	sp, r7
 80030b2:	b002      	add	sp, #8
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <HDC2021_Init>:
 * @return HAL_StatusTypeDef HAL_OK if initialization is successful, HAL_ERROR otherwise.
 */
HAL_StatusTypeDef HDC2021_Init(I2C_HandleTypeDef *hi2c,
		HDC2021_Resolution_t tempRes, HDC2021_Resolution_t humidRes,
		HDC2021_Rate_t measRate)
{
 80030b6:	b5b0      	push	{r4, r5, r7, lr}
 80030b8:	b084      	sub	sp, #16
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
 80030be:	000c      	movs	r4, r1
 80030c0:	0010      	movs	r0, r2
 80030c2:	0019      	movs	r1, r3
 80030c4:	1cfb      	adds	r3, r7, #3
 80030c6:	1c22      	adds	r2, r4, #0
 80030c8:	701a      	strb	r2, [r3, #0]
 80030ca:	1cbb      	adds	r3, r7, #2
 80030cc:	1c02      	adds	r2, r0, #0
 80030ce:	701a      	strb	r2, [r3, #0]
 80030d0:	1c7b      	adds	r3, r7, #1
 80030d2:	1c0a      	adds	r2, r1, #0
 80030d4:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef status;
	uint8_t config_reg_val;
	uint8_t meas_config_reg_val;

	// Perform a soft reset to ensure the sensor is in a known state
	status = HDC2021_SoftReset(hi2c);
 80030d6:	250e      	movs	r5, #14
 80030d8:	197c      	adds	r4, r7, r5
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	0018      	movs	r0, r3
 80030de:	f000 f971 	bl	80033c4 <HDC2021_SoftReset>
 80030e2:	0003      	movs	r3, r0
 80030e4:	7023      	strb	r3, [r4, #0]
	if (status != HAL_OK)
 80030e6:	197b      	adds	r3, r7, r5
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d002      	beq.n	80030f4 <HDC2021_Init+0x3e>
	{
		return status;
 80030ee:	197b      	adds	r3, r7, r5
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	e0a5      	b.n	8003240 <HDC2021_Init+0x18a>
	}
	// Give some time for reset to complete
	HAL_Delay(10);
 80030f4:	200a      	movs	r0, #10
 80030f6:	f001 fbaf 	bl	8004858 <HAL_Delay>
	// --- Configure Measurement Configuration Register (0x0F) ---
	// Set Temperature Resolution (bits 1:0)
	// Set Humidity Resolution (bits 3:2)
	// Set Measurement Rate (bits 6:4)
	// Clear Continuous Measurement Mode Enable (bit 7) if measRate is OFF, otherwise set it
	meas_config_reg_val = 0x00; // Start with a clear register value
 80030fa:	210f      	movs	r1, #15
 80030fc:	187b      	adds	r3, r7, r1
 80030fe:	2200      	movs	r2, #0
 8003100:	701a      	strb	r2, [r3, #0]

	// Set Temperature Resolution
	meas_config_reg_val |= (tempRes & 0x03) << 0;
 8003102:	1cfb      	adds	r3, r7, #3
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	b25b      	sxtb	r3, r3
 8003108:	2203      	movs	r2, #3
 800310a:	4013      	ands	r3, r2
 800310c:	b25a      	sxtb	r2, r3
 800310e:	187b      	adds	r3, r7, r1
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	b25b      	sxtb	r3, r3
 8003114:	4313      	orrs	r3, r2
 8003116:	b25a      	sxtb	r2, r3
 8003118:	187b      	adds	r3, r7, r1
 800311a:	701a      	strb	r2, [r3, #0]

	// Set Humidity Resolution
	meas_config_reg_val |= (humidRes & 0x03) << 2;
 800311c:	1cbb      	adds	r3, r7, #2
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	b25b      	sxtb	r3, r3
 8003124:	220c      	movs	r2, #12
 8003126:	4013      	ands	r3, r2
 8003128:	b25a      	sxtb	r2, r3
 800312a:	187b      	adds	r3, r7, r1
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	b25b      	sxtb	r3, r3
 8003130:	4313      	orrs	r3, r2
 8003132:	b25a      	sxtb	r2, r3
 8003134:	187b      	adds	r3, r7, r1
 8003136:	701a      	strb	r2, [r3, #0]

	// Set Measurement Rate and Continuous Measurement Mode
	if (measRate == HDC2021_RATE_OFF)
 8003138:	1c7b      	adds	r3, r7, #1
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10d      	bne.n	800315c <HDC2021_Init+0xa6>
	{
		// Single shot mode, clear continuous mode enable
		meas_config_reg_val &= ~HDC2021_MEAS_CONT_MODE_EN;
 8003140:	187b      	adds	r3, r7, r1
 8003142:	0008      	movs	r0, r1
 8003144:	187a      	adds	r2, r7, r1
 8003146:	7812      	ldrb	r2, [r2, #0]
 8003148:	217f      	movs	r1, #127	@ 0x7f
 800314a:	400a      	ands	r2, r1
 800314c:	701a      	strb	r2, [r3, #0]
		meas_config_reg_val &= ~HDC2021_MEAS_RATE_MASK; // Ensure rate bits are clear
 800314e:	183b      	adds	r3, r7, r0
 8003150:	183a      	adds	r2, r7, r0
 8003152:	7812      	ldrb	r2, [r2, #0]
 8003154:	2170      	movs	r1, #112	@ 0x70
 8003156:	438a      	bics	r2, r1
 8003158:	701a      	strb	r2, [r3, #0]
 800315a:	e015      	b.n	8003188 <HDC2021_Init+0xd2>
	}
	else
	{
		// Continuous measurement mode
		meas_config_reg_val |= HDC2021_MEAS_CONT_MODE_EN; // Enable continuous mode
 800315c:	200f      	movs	r0, #15
 800315e:	183b      	adds	r3, r7, r0
 8003160:	183a      	adds	r2, r7, r0
 8003162:	7812      	ldrb	r2, [r2, #0]
 8003164:	2180      	movs	r1, #128	@ 0x80
 8003166:	4249      	negs	r1, r1
 8003168:	430a      	orrs	r2, r1
 800316a:	701a      	strb	r2, [r3, #0]
		meas_config_reg_val |= (measRate << 4) & HDC2021_MEAS_RATE_MASK; // Set rate
 800316c:	1c7b      	adds	r3, r7, #1
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	011b      	lsls	r3, r3, #4
 8003172:	b25b      	sxtb	r3, r3
 8003174:	2270      	movs	r2, #112	@ 0x70
 8003176:	4013      	ands	r3, r2
 8003178:	b25a      	sxtb	r2, r3
 800317a:	183b      	adds	r3, r7, r0
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	b25b      	sxtb	r3, r3
 8003180:	4313      	orrs	r3, r2
 8003182:	b25a      	sxtb	r2, r3
 8003184:	183b      	adds	r3, r7, r0
 8003186:	701a      	strb	r2, [r3, #0]
	}

	status = HDC2021_WriteRegister(hi2c, HDC2021_REG_MEAS_CONFIG,
 8003188:	250e      	movs	r5, #14
 800318a:	197c      	adds	r4, r7, r5
 800318c:	230f      	movs	r3, #15
 800318e:	18fb      	adds	r3, r7, r3
 8003190:	781a      	ldrb	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	210f      	movs	r1, #15
 8003196:	0018      	movs	r0, r3
 8003198:	f7ff ff6a 	bl	8003070 <HDC2021_WriteRegister>
 800319c:	0003      	movs	r3, r0
 800319e:	7023      	strb	r3, [r4, #0]
			meas_config_reg_val);
	if (status != HAL_OK)
 80031a0:	197b      	adds	r3, r7, r5
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <HDC2021_Init+0xf8>
	{
		return status;
 80031a8:	197b      	adds	r3, r7, r5
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	e048      	b.n	8003240 <HDC2021_Init+0x18a>
	}

	// --- Configure Configuration Register (0x0E) ---
	// Read current config to avoid overwriting other settings, then modify.
	status = HDC2021_ReadRegister(hi2c, HDC2021_REG_CONFIG, &config_reg_val);
 80031ae:	250e      	movs	r5, #14
 80031b0:	197c      	adds	r4, r7, r5
 80031b2:	230d      	movs	r3, #13
 80031b4:	18fa      	adds	r2, r7, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	210e      	movs	r1, #14
 80031ba:	0018      	movs	r0, r3
 80031bc:	f7ff ff38 	bl	8003030 <HDC2021_ReadRegister>
 80031c0:	0003      	movs	r3, r0
 80031c2:	7023      	strb	r3, [r4, #0]
	if (status != HAL_OK)
 80031c4:	197b      	adds	r3, r7, r5
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d002      	beq.n	80031d2 <HDC2021_Init+0x11c>
	{
		return status;
 80031cc:	197b      	adds	r3, r7, r5
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	e036      	b.n	8003240 <HDC2021_Init+0x18a>
	}

	// Set Mode (Measurement cycle enabled if in continuous mode, otherwise keep sleep)
	if (measRate != HDC2021_RATE_OFF)
 80031d2:	1c7b      	adds	r3, r7, #1
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d008      	beq.n	80031ec <HDC2021_Init+0x136>
	{
		config_reg_val |= HDC2021_CONFIG_MODE_MEAS; // Enable measurement cycle
 80031da:	210d      	movs	r1, #13
 80031dc:	187b      	adds	r3, r7, r1
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	2204      	movs	r2, #4
 80031e2:	4313      	orrs	r3, r2
 80031e4:	b2da      	uxtb	r2, r3
 80031e6:	187b      	adds	r3, r7, r1
 80031e8:	701a      	strb	r2, [r3, #0]
 80031ea:	e007      	b.n	80031fc <HDC2021_Init+0x146>
	}
	else
	{
		config_reg_val &= ~HDC2021_CONFIG_MODE_MEAS; // Keep in sleep mode for single shot
 80031ec:	210d      	movs	r1, #13
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	2204      	movs	r2, #4
 80031f4:	4393      	bics	r3, r2
 80031f6:	b2da      	uxtb	r2, r3
 80031f8:	187b      	adds	r3, r7, r1
 80031fa:	701a      	strb	r2, [r3, #0]
	}

	// We can also disable heater or data ready interrupt if not needed for simplicity
	config_reg_val &= ~HDC2021_CONFIG_HEATER_EN;      // Disable heater for now
 80031fc:	210d      	movs	r1, #13
 80031fe:	187b      	adds	r3, r7, r1
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	2208      	movs	r2, #8
 8003204:	4393      	bics	r3, r2
 8003206:	b2da      	uxtb	r2, r3
 8003208:	187b      	adds	r3, r7, r1
 800320a:	701a      	strb	r2, [r3, #0]
	config_reg_val &= ~HDC2021_CONFIG_DRDY_INT_EN; // Disable data ready interrupt for now
 800320c:	187b      	adds	r3, r7, r1
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	2201      	movs	r2, #1
 8003212:	4393      	bics	r3, r2
 8003214:	b2da      	uxtb	r2, r3
 8003216:	187b      	adds	r3, r7, r1
 8003218:	701a      	strb	r2, [r3, #0]

	status = HDC2021_WriteRegister(hi2c, HDC2021_REG_CONFIG, config_reg_val);
 800321a:	187b      	adds	r3, r7, r1
 800321c:	781a      	ldrb	r2, [r3, #0]
 800321e:	250e      	movs	r5, #14
 8003220:	197c      	adds	r4, r7, r5
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	210e      	movs	r1, #14
 8003226:	0018      	movs	r0, r3
 8003228:	f7ff ff22 	bl	8003070 <HDC2021_WriteRegister>
 800322c:	0003      	movs	r3, r0
 800322e:	7023      	strb	r3, [r4, #0]
	if (status != HAL_OK)
 8003230:	197b      	adds	r3, r7, r5
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d002      	beq.n	800323e <HDC2021_Init+0x188>
	{
		return status;
 8003238:	197b      	adds	r3, r7, r5
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	e000      	b.n	8003240 <HDC2021_Init+0x18a>
	}

	return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	0018      	movs	r0, r3
 8003242:	46bd      	mov	sp, r7
 8003244:	b004      	add	sp, #16
 8003246:	bdb0      	pop	{r4, r5, r7, pc}

08003248 <HDC2021_TriggerMeasurement>:
 * This function is typically used in single shot measurement mode.
 * @param hi2c Pointer to the I2C_HandleTypeDef structure for the I2C peripheral.
 * @return HAL_StatusTypeDef HAL_OK if trigger is successful, HAL_ERROR otherwise.
 */
HAL_StatusTypeDef HDC2021_TriggerMeasurement(I2C_HandleTypeDef *hi2c)
{
 8003248:	b5b0      	push	{r4, r5, r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	uint8_t meas_config_reg_val;

	// Read current measurement config register
	status = HDC2021_ReadRegister(hi2c, HDC2021_REG_MEAS_CONFIG,
 8003250:	250f      	movs	r5, #15
 8003252:	197c      	adds	r4, r7, r5
 8003254:	230e      	movs	r3, #14
 8003256:	18fa      	adds	r2, r7, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	210f      	movs	r1, #15
 800325c:	0018      	movs	r0, r3
 800325e:	f7ff fee7 	bl	8003030 <HDC2021_ReadRegister>
 8003262:	0003      	movs	r3, r0
 8003264:	7023      	strb	r3, [r4, #0]
			&meas_config_reg_val);
	if (status != HAL_OK)
 8003266:	197b      	adds	r3, r7, r5
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d002      	beq.n	8003274 <HDC2021_TriggerMeasurement+0x2c>
	{
		return status;
 800326e:	197b      	adds	r3, r7, r5
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	e01d      	b.n	80032b0 <HDC2021_TriggerMeasurement+0x68>
	}

	// Set the MEAS_TRIG bit (bit 0) to trigger a measurement
	meas_config_reg_val |= HDC2021_MEAS_TRIG;
 8003274:	210e      	movs	r1, #14
 8003276:	187b      	adds	r3, r7, r1
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	2201      	movs	r2, #1
 800327c:	4313      	orrs	r3, r2
 800327e:	b2da      	uxtb	r2, r3
 8003280:	187b      	adds	r3, r7, r1
 8003282:	701a      	strb	r2, [r3, #0]

	status = HDC2021_WriteRegister(hi2c, HDC2021_REG_MEAS_CONFIG,
 8003284:	187b      	adds	r3, r7, r1
 8003286:	781a      	ldrb	r2, [r3, #0]
 8003288:	250f      	movs	r5, #15
 800328a:	197c      	adds	r4, r7, r5
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	210f      	movs	r1, #15
 8003290:	0018      	movs	r0, r3
 8003292:	f7ff feed 	bl	8003070 <HDC2021_WriteRegister>
 8003296:	0003      	movs	r3, r0
 8003298:	7023      	strb	r3, [r4, #0]
			meas_config_reg_val);
	if (status != HAL_OK)
 800329a:	197b      	adds	r3, r7, r5
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d002      	beq.n	80032a8 <HDC2021_TriggerMeasurement+0x60>
	{
		return status;
 80032a2:	197b      	adds	r3, r7, r5
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	e003      	b.n	80032b0 <HDC2021_TriggerMeasurement+0x68>
	}

	// Wait for the measurement to complete.
	// Max conversion time for 14-bit resolution is ~8ms.
	// A longer delay is safer to ensure data is ready.
	HAL_Delay(HDC2021_MEAS_DELAY_MS);
 80032a8:	200a      	movs	r0, #10
 80032aa:	f001 fad5 	bl	8004858 <HAL_Delay>

	return HAL_OK;
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	0018      	movs	r0, r3
 80032b2:	46bd      	mov	sp, r7
 80032b4:	b004      	add	sp, #16
 80032b6:	bdb0      	pop	{r4, r5, r7, pc}

080032b8 <HDC2021_ReadTemperature>:
 * @brief Reads the temperature from the HDC2021 sensor.
 * @param hi2c Pointer to the I2C_HandleTypeDef structure for the I2C peripheral.
 * @return float Temperature in degrees Celsius. Returns a large negative number on error.
 */
float HDC2021_ReadTemperature(I2C_HandleTypeDef *hi2c)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b088      	sub	sp, #32
 80032bc:	af04      	add	r7, sp, #16
 80032be:	6078      	str	r0, [r7, #4]
	uint8_t temp_data[2]; // temp_low, temp_high
	HAL_StatusTypeDef status;
	uint16_t raw_temp;
	float temperature_celsius = -999.0f; // Default error value
 80032c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003338 <HDC2021_ReadTemperature+0x80>)
 80032c2:	60fb      	str	r3, [r7, #12]

	// Read Temperature Low and High registers
	// Use HAL_I2C_Mem_Read to read two bytes starting from HDC2021_REG_TEMP_LOW.
	if (HAL_I2C_Mem_Read(hi2c, HDC2021_I2C_ADDR, HDC2021_REG_TEMP_LOW,
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	230a      	movs	r3, #10
 80032c8:	9302      	str	r3, [sp, #8]
 80032ca:	2302      	movs	r3, #2
 80032cc:	9301      	str	r3, [sp, #4]
 80032ce:	2308      	movs	r3, #8
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	2301      	movs	r3, #1
 80032d6:	2200      	movs	r2, #0
 80032d8:	2180      	movs	r1, #128	@ 0x80
 80032da:	f002 fbdf 	bl	8005a9c <HAL_I2C_Mem_Read>
 80032de:	1e03      	subs	r3, r0, #0
 80032e0:	d001      	beq.n	80032e6 <HDC2021_ReadTemperature+0x2e>
			I2C_MEMADD_SIZE_8BIT, temp_data, 2, HDC2021_I2C_TIMEOUT_MS)
			!= HAL_OK)
	{
		return temperature_celsius; // Return error value
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	e024      	b.n	8003330 <HDC2021_ReadTemperature+0x78>
	// The MSB (High byte) is received first, then LSB (Low byte).
	// The datasheet implies that Temp_High (0x01) contains bits [15:8] and Temp_Low (0x00) contains bits [7:0].
	// This forms a 16-bit unsigned integer. The 14-bit value is the most significant 14 bits of this 16-bit value.
	// So, Temp_High contains bits D13-D6 and Temp_Low contains bits D5-D0 plus two LSBs (D1, D0) which are 0.
	// We combine them as (High_Byte << 8) | Low_Byte.
	raw_temp = (uint16_t) ((temp_data[1] << 8) | temp_data[0]);
 80032e6:	2108      	movs	r1, #8
 80032e8:	187b      	adds	r3, r7, r1
 80032ea:	785b      	ldrb	r3, [r3, #1]
 80032ec:	021b      	lsls	r3, r3, #8
 80032ee:	b21a      	sxth	r2, r3
 80032f0:	187b      	adds	r3, r7, r1
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	b21b      	sxth	r3, r3
 80032f6:	4313      	orrs	r3, r2
 80032f8:	b21a      	sxth	r2, r3
 80032fa:	210a      	movs	r1, #10
 80032fc:	187b      	adds	r3, r7, r1
 80032fe:	801a      	strh	r2, [r3, #0]

	// Convert raw temperature to Celsius
	// The datasheet formula for 14-bit resolution: Temp = ((raw_temp / 65536.0) * 165.0) - 40.0
	temperature_celsius = ((float) raw_temp / 65536.0f) * 165.0f - 40.0f;
 8003300:	187b      	adds	r3, r7, r1
 8003302:	881b      	ldrh	r3, [r3, #0]
 8003304:	0018      	movs	r0, r3
 8003306:	f7fd fdc5 	bl	8000e94 <__aeabi_ui2f>
 800330a:	1c03      	adds	r3, r0, #0
 800330c:	218f      	movs	r1, #143	@ 0x8f
 800330e:	05c9      	lsls	r1, r1, #23
 8003310:	1c18      	adds	r0, r3, #0
 8003312:	f7fd f9bd 	bl	8000690 <__aeabi_fdiv>
 8003316:	1c03      	adds	r3, r0, #0
 8003318:	4908      	ldr	r1, [pc, #32]	@ (800333c <HDC2021_ReadTemperature+0x84>)
 800331a:	1c18      	adds	r0, r3, #0
 800331c:	f7fd fad8 	bl	80008d0 <__aeabi_fmul>
 8003320:	1c03      	adds	r3, r0, #0
 8003322:	4907      	ldr	r1, [pc, #28]	@ (8003340 <HDC2021_ReadTemperature+0x88>)
 8003324:	1c18      	adds	r0, r3, #0
 8003326:	f7fd fc11 	bl	8000b4c <__aeabi_fsub>
 800332a:	1c03      	adds	r3, r0, #0
 800332c:	60fb      	str	r3, [r7, #12]

	return temperature_celsius;
 800332e:	68fb      	ldr	r3, [r7, #12]
}
 8003330:	1c18      	adds	r0, r3, #0
 8003332:	46bd      	mov	sp, r7
 8003334:	b004      	add	sp, #16
 8003336:	bd80      	pop	{r7, pc}
 8003338:	c479c000 	.word	0xc479c000
 800333c:	43250000 	.word	0x43250000
 8003340:	42200000 	.word	0x42200000

08003344 <HDC2021_ReadHumidity>:
 * @brief Reads the humidity from the HDC2021 sensor.
 * @param hi2c Pointer to the I2C_HandleTypeDef structure for the I2C peripheral.
 * @return float Humidity in %RH. Returns a large negative number on error.
 */
float HDC2021_ReadHumidity(I2C_HandleTypeDef *hi2c)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b088      	sub	sp, #32
 8003348:	af04      	add	r7, sp, #16
 800334a:	6078      	str	r0, [r7, #4]
	uint8_t humid_data[2]; // humid_low, humid_high
	HAL_StatusTypeDef status;
	uint16_t raw_humid;
	float humidity_rh = -999.0f; // Default error value
 800334c:	4b1b      	ldr	r3, [pc, #108]	@ (80033bc <HDC2021_ReadHumidity+0x78>)
 800334e:	60fb      	str	r3, [r7, #12]

	// Read Humidity Low and High registers
	// Use HAL_I2C_Mem_Read to read two bytes starting from HDC2021_REG_HUMID_LOW.
	if (HAL_I2C_Mem_Read(hi2c, HDC2021_I2C_ADDR, HDC2021_REG_HUMID_LOW,
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	230a      	movs	r3, #10
 8003354:	9302      	str	r3, [sp, #8]
 8003356:	2302      	movs	r3, #2
 8003358:	9301      	str	r3, [sp, #4]
 800335a:	2308      	movs	r3, #8
 800335c:	18fb      	adds	r3, r7, r3
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	2301      	movs	r3, #1
 8003362:	2202      	movs	r2, #2
 8003364:	2180      	movs	r1, #128	@ 0x80
 8003366:	f002 fb99 	bl	8005a9c <HAL_I2C_Mem_Read>
 800336a:	1e03      	subs	r3, r0, #0
 800336c:	d001      	beq.n	8003372 <HDC2021_ReadHumidity+0x2e>
			I2C_MEMADD_SIZE_8BIT, humid_data, 2, HDC2021_I2C_TIMEOUT_MS)
			!= HAL_OK)
	{
		return humidity_rh; // Return error value
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	e01f      	b.n	80033b2 <HDC2021_ReadHumidity+0x6e>
	}

	// Combine the two bytes into a 16-bit raw value
	// Similar to temperature, High_Byte << 8 | Low_Byte.
	raw_humid = (uint16_t) ((humid_data[1] << 8) | humid_data[0]);
 8003372:	2108      	movs	r1, #8
 8003374:	187b      	adds	r3, r7, r1
 8003376:	785b      	ldrb	r3, [r3, #1]
 8003378:	021b      	lsls	r3, r3, #8
 800337a:	b21a      	sxth	r2, r3
 800337c:	187b      	adds	r3, r7, r1
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	b21b      	sxth	r3, r3
 8003382:	4313      	orrs	r3, r2
 8003384:	b21a      	sxth	r2, r3
 8003386:	210a      	movs	r1, #10
 8003388:	187b      	adds	r3, r7, r1
 800338a:	801a      	strh	r2, [r3, #0]

	// Convert raw humidity to %RH
	// The datasheet formula for 14-bit resolution: Humid = ((raw_humid / 65536.0) * 100.0)
	humidity_rh = ((float) raw_humid / 65536.0f) * 100.0f;
 800338c:	187b      	adds	r3, r7, r1
 800338e:	881b      	ldrh	r3, [r3, #0]
 8003390:	0018      	movs	r0, r3
 8003392:	f7fd fd7f 	bl	8000e94 <__aeabi_ui2f>
 8003396:	1c03      	adds	r3, r0, #0
 8003398:	218f      	movs	r1, #143	@ 0x8f
 800339a:	05c9      	lsls	r1, r1, #23
 800339c:	1c18      	adds	r0, r3, #0
 800339e:	f7fd f977 	bl	8000690 <__aeabi_fdiv>
 80033a2:	1c03      	adds	r3, r0, #0
 80033a4:	4906      	ldr	r1, [pc, #24]	@ (80033c0 <HDC2021_ReadHumidity+0x7c>)
 80033a6:	1c18      	adds	r0, r3, #0
 80033a8:	f7fd fa92 	bl	80008d0 <__aeabi_fmul>
 80033ac:	1c03      	adds	r3, r0, #0
 80033ae:	60fb      	str	r3, [r7, #12]

	return humidity_rh;
 80033b0:	68fb      	ldr	r3, [r7, #12]
}
 80033b2:	1c18      	adds	r0, r3, #0
 80033b4:	46bd      	mov	sp, r7
 80033b6:	b004      	add	sp, #16
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	46c0      	nop			@ (mov r8, r8)
 80033bc:	c479c000 	.word	0xc479c000
 80033c0:	42c80000 	.word	0x42c80000

080033c4 <HDC2021_SoftReset>:
 * @brief Resets the HDC2021 sensor.
 * @param hi2c Pointer to the I2C_HandleTypeDef structure for the I2C peripheral.
 * @return HAL_StatusTypeDef HAL_OK if reset is successful, HAL_ERROR otherwise.
 */
HAL_StatusTypeDef HDC2021_SoftReset(I2C_HandleTypeDef *hi2c)
{
 80033c4:	b5b0      	push	{r4, r5, r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	uint8_t config_reg_val;

	// Read the current configuration register value
	status = HDC2021_ReadRegister(hi2c, HDC2021_REG_CONFIG, &config_reg_val);
 80033cc:	250f      	movs	r5, #15
 80033ce:	197c      	adds	r4, r7, r5
 80033d0:	230e      	movs	r3, #14
 80033d2:	18fa      	adds	r2, r7, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	210e      	movs	r1, #14
 80033d8:	0018      	movs	r0, r3
 80033da:	f7ff fe29 	bl	8003030 <HDC2021_ReadRegister>
 80033de:	0003      	movs	r3, r0
 80033e0:	7023      	strb	r3, [r4, #0]
	if (status != HAL_OK)
 80033e2:	197b      	adds	r3, r7, r5
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d002      	beq.n	80033f0 <HDC2021_SoftReset+0x2c>
	{
		return status;
 80033ea:	197b      	adds	r3, r7, r5
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	e01b      	b.n	8003428 <HDC2021_SoftReset+0x64>
	}

	// Set the RST bit (bit 7) to trigger a soft reset
	config_reg_val |= HDC2021_CONFIG_RST;
 80033f0:	210e      	movs	r1, #14
 80033f2:	187b      	adds	r3, r7, r1
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	2280      	movs	r2, #128	@ 0x80
 80033f8:	4252      	negs	r2, r2
 80033fa:	4313      	orrs	r3, r2
 80033fc:	b2da      	uxtb	r2, r3
 80033fe:	187b      	adds	r3, r7, r1
 8003400:	701a      	strb	r2, [r3, #0]

	// Write the modified configuration register back to the sensor
	status = HDC2021_WriteRegister(hi2c, HDC2021_REG_CONFIG, config_reg_val);
 8003402:	187b      	adds	r3, r7, r1
 8003404:	781a      	ldrb	r2, [r3, #0]
 8003406:	250f      	movs	r5, #15
 8003408:	197c      	adds	r4, r7, r5
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	210e      	movs	r1, #14
 800340e:	0018      	movs	r0, r3
 8003410:	f7ff fe2e 	bl	8003070 <HDC2021_WriteRegister>
 8003414:	0003      	movs	r3, r0
 8003416:	7023      	strb	r3, [r4, #0]
	if (status != HAL_OK)
 8003418:	197b      	adds	r3, r7, r5
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d002      	beq.n	8003426 <HDC2021_SoftReset+0x62>
	{
		return status;
 8003420:	197b      	adds	r3, r7, r5
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	e000      	b.n	8003428 <HDC2021_SoftReset+0x64>
	}
	// The RST bit self-clears, so no need to clear it manually.

	return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	0018      	movs	r0, r3
 800342a:	46bd      	mov	sp, r7
 800342c:	b004      	add	sp, #16
 800342e:	bdb0      	pop	{r4, r5, r7, pc}

08003430 <help_func>:
{ .cmd = "help", .func = help_func },
{ .cmd = "can_power", .func = can_pwr_func },
{ .cmd = "temp", .func = temp } };

cli_status_t help_func(int argc, char **argv)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
	cli.println("-- HAL CLI Commands -- \r\n");
 800343a:	4b0c      	ldr	r3, [pc, #48]	@ (800346c <help_func+0x3c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a0c      	ldr	r2, [pc, #48]	@ (8003470 <help_func+0x40>)
 8003440:	0010      	movs	r0, r2
 8003442:	4798      	blx	r3
	cli.println("help \r\n");
 8003444:	4b09      	ldr	r3, [pc, #36]	@ (800346c <help_func+0x3c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a0a      	ldr	r2, [pc, #40]	@ (8003474 <help_func+0x44>)
 800344a:	0010      	movs	r0, r2
 800344c:	4798      	blx	r3
	cli.println("can_power [ 1 | 0 | -help ] \r\n");
 800344e:	4b07      	ldr	r3, [pc, #28]	@ (800346c <help_func+0x3c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a09      	ldr	r2, [pc, #36]	@ (8003478 <help_func+0x48>)
 8003454:	0010      	movs	r0, r2
 8003456:	4798      	blx	r3
	cli.println("temp [ -read | -help ] \r\n");
 8003458:	4b04      	ldr	r3, [pc, #16]	@ (800346c <help_func+0x3c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a07      	ldr	r2, [pc, #28]	@ (800347c <help_func+0x4c>)
 800345e:	0010      	movs	r0, r2
 8003460:	4798      	blx	r3
	return CLI_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	0018      	movs	r0, r3
 8003466:	46bd      	mov	sp, r7
 8003468:	b002      	add	sp, #8
 800346a:	bd80      	pop	{r7, pc}
 800346c:	20000760 	.word	0x20000760
 8003470:	08013568 	.word	0x08013568
 8003474:	08013584 	.word	0x08013584
 8003478:	0801358c 	.word	0x0801358c
 800347c:	080135ac 	.word	0x080135ac

08003480 <can_pwr_func>:

cli_status_t can_pwr_func(int argc, char **argv)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
	if (argc > 0)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	dd4c      	ble.n	800352a <can_pwr_func+0xaa>
	{
		if (strcmp(argv[1], "-help") == 0)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	3304      	adds	r3, #4
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a27      	ldr	r2, [pc, #156]	@ (8003534 <can_pwr_func+0xb4>)
 8003498:	0011      	movs	r1, r2
 800349a:	0018      	movs	r0, r3
 800349c:	f7fc fe32 	bl	8000104 <strcmp>
 80034a0:	1e03      	subs	r3, r0, #0
 80034a2:	d10f      	bne.n	80034c4 <can_pwr_func+0x44>
		{
			cli.println("-- CAN Power help menu --\r\n");
 80034a4:	4b24      	ldr	r3, [pc, #144]	@ (8003538 <can_pwr_func+0xb8>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a24      	ldr	r2, [pc, #144]	@ (800353c <can_pwr_func+0xbc>)
 80034aa:	0010      	movs	r0, r2
 80034ac:	4798      	blx	r3
			cli.println("can_power 1	//Enable CAN isolated PSU \r\n");
 80034ae:	4b22      	ldr	r3, [pc, #136]	@ (8003538 <can_pwr_func+0xb8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a23      	ldr	r2, [pc, #140]	@ (8003540 <can_pwr_func+0xc0>)
 80034b4:	0010      	movs	r0, r2
 80034b6:	4798      	blx	r3
			cli.println("can_power 0	//Disabled CAN isolated PSU \r\n");
 80034b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003538 <can_pwr_func+0xb8>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a21      	ldr	r2, [pc, #132]	@ (8003544 <can_pwr_func+0xc4>)
 80034be:	0010      	movs	r0, r2
 80034c0:	4798      	blx	r3
 80034c2:	e032      	b.n	800352a <can_pwr_func+0xaa>
		}
		else if (strcmp(argv[1], "1") == 0)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	3304      	adds	r3, #4
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a1f      	ldr	r2, [pc, #124]	@ (8003548 <can_pwr_func+0xc8>)
 80034cc:	0011      	movs	r1, r2
 80034ce:	0018      	movs	r0, r3
 80034d0:	f7fc fe18 	bl	8000104 <strcmp>
 80034d4:	1e03      	subs	r3, r0, #0
 80034d6:	d10b      	bne.n	80034f0 <can_pwr_func+0x70>
		{
			cli.println("CAN power on \r\n");
 80034d8:	4b17      	ldr	r3, [pc, #92]	@ (8003538 <can_pwr_func+0xb8>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a1b      	ldr	r2, [pc, #108]	@ (800354c <can_pwr_func+0xcc>)
 80034de:	0010      	movs	r0, r2
 80034e0:	4798      	blx	r3
			HAL_GPIO_WritePin(CAN_PWR_EN_GPIO_Port, CAN_PWR_EN_Pin,
 80034e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003550 <can_pwr_func+0xd0>)
 80034e4:	2201      	movs	r2, #1
 80034e6:	2110      	movs	r1, #16
 80034e8:	0018      	movs	r0, r3
 80034ea:	f002 f8b1 	bl	8005650 <HAL_GPIO_WritePin>
 80034ee:	e01c      	b.n	800352a <can_pwr_func+0xaa>
					GPIO_PIN_SET);
		}
		else if (strcmp(argv[1], "0") == 0)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	3304      	adds	r3, #4
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a17      	ldr	r2, [pc, #92]	@ (8003554 <can_pwr_func+0xd4>)
 80034f8:	0011      	movs	r1, r2
 80034fa:	0018      	movs	r0, r3
 80034fc:	f7fc fe02 	bl	8000104 <strcmp>
 8003500:	1e03      	subs	r3, r0, #0
 8003502:	d10b      	bne.n	800351c <can_pwr_func+0x9c>
		{
			cli.println("CAN power off \r\n");
 8003504:	4b0c      	ldr	r3, [pc, #48]	@ (8003538 <can_pwr_func+0xb8>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a13      	ldr	r2, [pc, #76]	@ (8003558 <can_pwr_func+0xd8>)
 800350a:	0010      	movs	r0, r2
 800350c:	4798      	blx	r3
			HAL_GPIO_WritePin(CAN_PWR_EN_GPIO_Port, CAN_PWR_EN_Pin,
 800350e:	4b10      	ldr	r3, [pc, #64]	@ (8003550 <can_pwr_func+0xd0>)
 8003510:	2200      	movs	r2, #0
 8003512:	2110      	movs	r1, #16
 8003514:	0018      	movs	r0, r3
 8003516:	f002 f89b 	bl	8005650 <HAL_GPIO_WritePin>
 800351a:	e006      	b.n	800352a <can_pwr_func+0xaa>
					GPIO_PIN_RESET);
		}
		else
		{
			cli.println("can_power invalid argument \r\n");
 800351c:	4b06      	ldr	r3, [pc, #24]	@ (8003538 <can_pwr_func+0xb8>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a0e      	ldr	r2, [pc, #56]	@ (800355c <can_pwr_func+0xdc>)
 8003522:	0010      	movs	r0, r2
 8003524:	4798      	blx	r3
			return CLI_E_INVALID_ARGS;
 8003526:	2304      	movs	r3, #4
 8003528:	e000      	b.n	800352c <can_pwr_func+0xac>
		}
	}

	return CLI_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	0018      	movs	r0, r3
 800352e:	46bd      	mov	sp, r7
 8003530:	b002      	add	sp, #8
 8003532:	bd80      	pop	{r7, pc}
 8003534:	080135c8 	.word	0x080135c8
 8003538:	20000760 	.word	0x20000760
 800353c:	080135d0 	.word	0x080135d0
 8003540:	080135ec 	.word	0x080135ec
 8003544:	08013618 	.word	0x08013618
 8003548:	08013644 	.word	0x08013644
 800354c:	08013648 	.word	0x08013648
 8003550:	50000400 	.word	0x50000400
 8003554:	08013658 	.word	0x08013658
 8003558:	0801365c 	.word	0x0801365c
 800355c:	08013670 	.word	0x08013670

08003560 <temp>:

cli_status_t temp(int argc, char **argv)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
	if (argc > 0)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	dd28      	ble.n	80035c2 <temp+0x62>
	{
		if (strcmp(argv[1], "-help") == 0)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	3304      	adds	r3, #4
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a15      	ldr	r2, [pc, #84]	@ (80035cc <temp+0x6c>)
 8003578:	0011      	movs	r1, r2
 800357a:	0018      	movs	r0, r3
 800357c:	f7fc fdc2 	bl	8000104 <strcmp>
 8003580:	1e03      	subs	r3, r0, #0
 8003582:	d10a      	bne.n	800359a <temp+0x3a>
		{
			cli.println("-- Temperature Sensor help menu --\r\n");
 8003584:	4b12      	ldr	r3, [pc, #72]	@ (80035d0 <temp+0x70>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a12      	ldr	r2, [pc, #72]	@ (80035d4 <temp+0x74>)
 800358a:	0010      	movs	r0, r2
 800358c:	4798      	blx	r3
			cli.println(
 800358e:	4b10      	ldr	r3, [pc, #64]	@ (80035d0 <temp+0x70>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a11      	ldr	r2, [pc, #68]	@ (80035d8 <temp+0x78>)
 8003594:	0010      	movs	r0, r2
 8003596:	4798      	blx	r3
 8003598:	e013      	b.n	80035c2 <temp+0x62>
					"temp -read	//Print Temperature (C) and Humidity (%) on CLI \r\n");
		}
		else if (strcmp(argv[1], "-read") == 0)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	3304      	adds	r3, #4
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a0e      	ldr	r2, [pc, #56]	@ (80035dc <temp+0x7c>)
 80035a2:	0011      	movs	r1, r2
 80035a4:	0018      	movs	r0, r3
 80035a6:	f7fc fdad 	bl	8000104 <strcmp>
 80035aa:	1e03      	subs	r3, r0, #0
 80035ac:	d102      	bne.n	80035b4 <temp+0x54>
		{
			Read_Temp_Humid();
 80035ae:	f000 f899 	bl	80036e4 <Read_Temp_Humid>
 80035b2:	e006      	b.n	80035c2 <temp+0x62>
		}
		else
		{
			cli.println("temp invalid argument \r\n");
 80035b4:	4b06      	ldr	r3, [pc, #24]	@ (80035d0 <temp+0x70>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a09      	ldr	r2, [pc, #36]	@ (80035e0 <temp+0x80>)
 80035ba:	0010      	movs	r0, r2
 80035bc:	4798      	blx	r3
			return CLI_E_INVALID_ARGS;
 80035be:	2304      	movs	r3, #4
 80035c0:	e000      	b.n	80035c4 <temp+0x64>
		}
	}
	return CLI_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	0018      	movs	r0, r3
 80035c6:	46bd      	mov	sp, r7
 80035c8:	b002      	add	sp, #8
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	080135c8 	.word	0x080135c8
 80035d0:	20000760 	.word	0x20000760
 80035d4:	08013690 	.word	0x08013690
 80035d8:	080136b8 	.word	0x080136b8
 80035dc:	080136f8 	.word	0x080136f8
 80035e0:	08013700 	.word	0x08013700

080035e4 <cli_println>:

void cli_println(char *string)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
	CDC_Transmit_FS((uint8_t*) string, strlen(string)); //transmit CLI messages on USB CDC interface
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	0018      	movs	r0, r3
 80035f0:	f7fc fd92 	bl	8000118 <strlen>
 80035f4:	0003      	movs	r3, r0
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	0011      	movs	r1, r2
 80035fc:	0018      	movs	r0, r3
 80035fe:	f00c fa89 	bl	800fb14 <CDC_Transmit_FS>
	HAL_Delay(1); //debug only, small delay to test sequential transmissions
 8003602:	2001      	movs	r0, #1
 8003604:	f001 f928 	bl	8004858 <HAL_Delay>
}
 8003608:	46c0      	nop			@ (mov r8, r8)
 800360a:	46bd      	mov	sp, r7
 800360c:	b002      	add	sp, #8
 800360e:	bd80      	pop	{r7, pc}

08003610 <cli_rx>:

void cli_rx(char c)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	0002      	movs	r2, r0
 8003618:	1dfb      	adds	r3, r7, #7
 800361a:	701a      	strb	r2, [r3, #0]
	cli_put(&cli, c);
 800361c:	1dfb      	adds	r3, r7, #7
 800361e:	781a      	ldrb	r2, [r3, #0]
 8003620:	4b04      	ldr	r3, [pc, #16]	@ (8003634 <cli_rx+0x24>)
 8003622:	0011      	movs	r1, r2
 8003624:	0018      	movs	r0, r3
 8003626:	f7ff fc8b 	bl	8002f40 <cli_put>
}
 800362a:	46c0      	nop			@ (mov r8, r8)
 800362c:	46bd      	mov	sp, r7
 800362e:	b002      	add	sp, #8
 8003630:	bd80      	pop	{r7, pc}
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	20000760 	.word	0x20000760

08003638 <breathe_LED>:

void breathe_LED(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
	if (LED_direction == 1) //counting up
 800363c:	4b1b      	ldr	r3, [pc, #108]	@ (80036ac <breathe_LED+0x74>)
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d106      	bne.n	8003652 <breathe_LED+0x1a>
	{
		LED_duty++;
 8003644:	4b1a      	ldr	r3, [pc, #104]	@ (80036b0 <breathe_LED+0x78>)
 8003646:	881b      	ldrh	r3, [r3, #0]
 8003648:	3301      	adds	r3, #1
 800364a:	b29a      	uxth	r2, r3
 800364c:	4b18      	ldr	r3, [pc, #96]	@ (80036b0 <breathe_LED+0x78>)
 800364e:	801a      	strh	r2, [r3, #0]
 8003650:	e009      	b.n	8003666 <breathe_LED+0x2e>
	}
	else if (LED_direction == 0) //counting down
 8003652:	4b16      	ldr	r3, [pc, #88]	@ (80036ac <breathe_LED+0x74>)
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d105      	bne.n	8003666 <breathe_LED+0x2e>
	{
		LED_duty--;
 800365a:	4b15      	ldr	r3, [pc, #84]	@ (80036b0 <breathe_LED+0x78>)
 800365c:	881b      	ldrh	r3, [r3, #0]
 800365e:	3b01      	subs	r3, #1
 8003660:	b29a      	uxth	r2, r3
 8003662:	4b13      	ldr	r3, [pc, #76]	@ (80036b0 <breathe_LED+0x78>)
 8003664:	801a      	strh	r2, [r3, #0]
	}

	if (LED_duty == 2000)	//
 8003666:	4b12      	ldr	r3, [pc, #72]	@ (80036b0 <breathe_LED+0x78>)
 8003668:	881a      	ldrh	r2, [r3, #0]
 800366a:	23fa      	movs	r3, #250	@ 0xfa
 800366c:	00db      	lsls	r3, r3, #3
 800366e:	429a      	cmp	r2, r3
 8003670:	d103      	bne.n	800367a <breathe_LED+0x42>
	{
		LED_direction = 0;
 8003672:	4b0e      	ldr	r3, [pc, #56]	@ (80036ac <breathe_LED+0x74>)
 8003674:	2200      	movs	r2, #0
 8003676:	701a      	strb	r2, [r3, #0]
 8003678:	e006      	b.n	8003688 <breathe_LED+0x50>
	}
	else if (LED_duty == 100)
 800367a:	4b0d      	ldr	r3, [pc, #52]	@ (80036b0 <breathe_LED+0x78>)
 800367c:	881b      	ldrh	r3, [r3, #0]
 800367e:	2b64      	cmp	r3, #100	@ 0x64
 8003680:	d102      	bne.n	8003688 <breathe_LED+0x50>
	{
		LED_direction = 1;
 8003682:	4b0a      	ldr	r3, [pc, #40]	@ (80036ac <breathe_LED+0x74>)
 8003684:	2201      	movs	r2, #1
 8003686:	701a      	strb	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim4, GRN_LED, LED_duty);
 8003688:	4b09      	ldr	r3, [pc, #36]	@ (80036b0 <breathe_LED+0x78>)
 800368a:	881a      	ldrh	r2, [r3, #0]
 800368c:	4b09      	ldr	r3, [pc, #36]	@ (80036b4 <breathe_LED+0x7c>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, RED_LED, LED_duty);
 8003692:	4b07      	ldr	r3, [pc, #28]	@ (80036b0 <breathe_LED+0x78>)
 8003694:	881a      	ldrh	r2, [r3, #0]
 8003696:	4b07      	ldr	r3, [pc, #28]	@ (80036b4 <breathe_LED+0x7c>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, BLU_LED, LED_duty);
 800369c:	4b04      	ldr	r3, [pc, #16]	@ (80036b0 <breathe_LED+0x78>)
 800369e:	881a      	ldrh	r2, [r3, #0]
 80036a0:	4b04      	ldr	r3, [pc, #16]	@ (80036b4 <breathe_LED+0x7c>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80036a6:	46c0      	nop			@ (mov r8, r8)
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	20000002 	.word	0x20000002
 80036b0:	20000000 	.word	0x20000000
 80036b4:	20000580 	.word	0x20000580

080036b8 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	0002      	movs	r2, r0
 80036c0:	1dbb      	adds	r3, r7, #6
 80036c2:	801a      	strh	r2, [r3, #0]
	if (GPIO_Pin == USR_BTN_Pin)
 80036c4:	1dbb      	adds	r3, r7, #6
 80036c6:	881a      	ldrh	r2, [r3, #0]
 80036c8:	2380      	movs	r3, #128	@ 0x80
 80036ca:	01db      	lsls	r3, r3, #7
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d102      	bne.n	80036d6 <HAL_GPIO_EXTI_Falling_Callback+0x1e>
	{
		button_pushed = 1;
 80036d0:	4b03      	ldr	r3, [pc, #12]	@ (80036e0 <HAL_GPIO_EXTI_Falling_Callback+0x28>)
 80036d2:	2201      	movs	r2, #1
 80036d4:	701a      	strb	r2, [r3, #0]
	}
}
 80036d6:	46c0      	nop			@ (mov r8, r8)
 80036d8:	46bd      	mov	sp, r7
 80036da:	b002      	add	sp, #8
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	46c0      	nop			@ (mov r8, r8)
 80036e0:	20000755 	.word	0x20000755

080036e4 <Read_Temp_Humid>:

void Read_Temp_Humid(void)
{
 80036e4:	b5b0      	push	{r4, r5, r7, lr}
 80036e6:	b08a      	sub	sp, #40	@ 0x28
 80036e8:	af02      	add	r7, sp, #8
	HDC2021_TriggerMeasurement(&hi2c2);
 80036ea:	4b18      	ldr	r3, [pc, #96]	@ (800374c <Read_Temp_Humid+0x68>)
 80036ec:	0018      	movs	r0, r3
 80036ee:	f7ff fdab 	bl	8003248 <HDC2021_TriggerMeasurement>
	temperature = HDC2021_ReadTemperature(&hi2c2);
 80036f2:	4b16      	ldr	r3, [pc, #88]	@ (800374c <Read_Temp_Humid+0x68>)
 80036f4:	0018      	movs	r0, r3
 80036f6:	f7ff fddf 	bl	80032b8 <HDC2021_ReadTemperature>
 80036fa:	1c02      	adds	r2, r0, #0
 80036fc:	4b14      	ldr	r3, [pc, #80]	@ (8003750 <Read_Temp_Humid+0x6c>)
 80036fe:	601a      	str	r2, [r3, #0]
	humidity = HDC2021_ReadHumidity(&hi2c2);
 8003700:	4b12      	ldr	r3, [pc, #72]	@ (800374c <Read_Temp_Humid+0x68>)
 8003702:	0018      	movs	r0, r3
 8003704:	f7ff fe1e 	bl	8003344 <HDC2021_ReadHumidity>
 8003708:	1c02      	adds	r2, r0, #0
 800370a:	4b12      	ldr	r3, [pc, #72]	@ (8003754 <Read_Temp_Humid+0x70>)
 800370c:	601a      	str	r2, [r3, #0]

	char msg[30];
	sprintf(msg, "T: %.2fC, H: %.2f%%\r\n", temperature, humidity);
 800370e:	4b10      	ldr	r3, [pc, #64]	@ (8003750 <Read_Temp_Humid+0x6c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	1c18      	adds	r0, r3, #0
 8003714:	f7ff fabc 	bl	8002c90 <__aeabi_f2d>
 8003718:	0004      	movs	r4, r0
 800371a:	000d      	movs	r5, r1
 800371c:	4b0d      	ldr	r3, [pc, #52]	@ (8003754 <Read_Temp_Humid+0x70>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	1c18      	adds	r0, r3, #0
 8003722:	f7ff fab5 	bl	8002c90 <__aeabi_f2d>
 8003726:	0002      	movs	r2, r0
 8003728:	000b      	movs	r3, r1
 800372a:	490b      	ldr	r1, [pc, #44]	@ (8003758 <Read_Temp_Humid+0x74>)
 800372c:	0038      	movs	r0, r7
 800372e:	9200      	str	r2, [sp, #0]
 8003730:	9301      	str	r3, [sp, #4]
 8003732:	0022      	movs	r2, r4
 8003734:	002b      	movs	r3, r5
 8003736:	f00d fc6b 	bl	8011010 <siprintf>
	cli.println(msg);
 800373a:	4b08      	ldr	r3, [pc, #32]	@ (800375c <Read_Temp_Humid+0x78>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	003a      	movs	r2, r7
 8003740:	0010      	movs	r0, r2
 8003742:	4798      	blx	r3
}
 8003744:	46c0      	nop			@ (mov r8, r8)
 8003746:	46bd      	mov	sp, r7
 8003748:	b008      	add	sp, #32
 800374a:	bdb0      	pop	{r4, r5, r7, pc}
 800374c:	2000046c 	.word	0x2000046c
 8003750:	20000758 	.word	0x20000758
 8003754:	2000075c 	.word	0x2000075c
 8003758:	0801371c 	.word	0x0801371c
 800375c:	20000760 	.word	0x20000760

08003760 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003764:	f000 fff2 	bl	800474c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003768:	f000 f884 	bl	8003874 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800376c:	f000 fb6a 	bl	8003e44 <MX_GPIO_Init>
	MX_DMA_Init();
 8003770:	f000 fb4a 	bl	8003e08 <MX_DMA_Init>
	MX_FDCAN1_Init();
 8003774:	f000 f8ce 	bl	8003914 <MX_FDCAN1_Init>
	MX_I2C2_Init();
 8003778:	f000 f914 	bl	80039a4 <MX_I2C2_Init>
	MX_USART2_UART_Init();
 800377c:	f000 fac2 	bl	8003d04 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8003780:	f000 f9ae 	bl	8003ae0 <MX_TIM2_Init>
	MX_SPI2_Init();
 8003784:	f000 f96e 	bl	8003a64 <MX_SPI2_Init>
	MX_TIM4_Init();
 8003788:	f000 fa28 	bl	8003bdc <MX_TIM4_Init>
	MX_USART4_UART_Init();
 800378c:	f000 fb08 	bl	8003da0 <MX_USART4_UART_Init>
	MX_USB_Device_Init();
 8003790:	f00c f8f8 	bl	800f984 <MX_USB_Device_Init>
	MX_IWDG_Init();
 8003794:	f000 f946 	bl	8003a24 <MX_IWDG_Init>
	/* USER CODE BEGIN 2 */

	cli.println = cli_println;	//define function used for cli.println
 8003798:	4b2d      	ldr	r3, [pc, #180]	@ (8003850 <main+0xf0>)
 800379a:	4a2e      	ldr	r2, [pc, #184]	@ (8003854 <main+0xf4>)
 800379c:	601a      	str	r2, [r3, #0]
	cli.cmd_tbl = cmd_tbl;				//define name of array used for cmd_tbl
 800379e:	4b2c      	ldr	r3, [pc, #176]	@ (8003850 <main+0xf0>)
 80037a0:	4a2d      	ldr	r2, [pc, #180]	@ (8003858 <main+0xf8>)
 80037a2:	605a      	str	r2, [r3, #4]
	cli.cmd_cnt = sizeof(cmd_tbl) / sizeof(cmd_t);	//define number of commands
 80037a4:	4b2a      	ldr	r3, [pc, #168]	@ (8003850 <main+0xf0>)
 80037a6:	2203      	movs	r2, #3
 80037a8:	609a      	str	r2, [r3, #8]

	HAL_TIM_PWM_Start(&htim4, GRN_LED);	// Green LED
 80037aa:	4b2c      	ldr	r3, [pc, #176]	@ (800385c <main+0xfc>)
 80037ac:	2104      	movs	r1, #4
 80037ae:	0018      	movs	r0, r3
 80037b0:	f005 fd1a 	bl	80091e8 <HAL_TIM_PWM_Start>

	HDC2021_Init(&hi2c2, HDC2021_RESOLUTION_14BIT, HDC2021_RESOLUTION_14BIT,
 80037b4:	482a      	ldr	r0, [pc, #168]	@ (8003860 <main+0x100>)
 80037b6:	2300      	movs	r3, #0
 80037b8:	2200      	movs	r2, #0
 80037ba:	2100      	movs	r1, #0
 80037bc:	f7ff fc7b 	bl	80030b6 <HDC2021_Init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1)
	{
		HAL_IWDG_Refresh(&hiwdg);
 80037c0:	4b28      	ldr	r3, [pc, #160]	@ (8003864 <main+0x104>)
 80037c2:	0018      	movs	r0, r3
 80037c4:	f002 fe84 	bl	80064d0 <HAL_IWDG_Refresh>

		if (CDC_Connection_Open_Flag == 1)	//only init cli if USB CDC is open
 80037c8:	4b27      	ldr	r3, [pc, #156]	@ (8003868 <main+0x108>)
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d123      	bne.n	800381a <main+0xba>
		{
			if (!connection_message_sent)
 80037d2:	4b26      	ldr	r3, [pc, #152]	@ (800386c <main+0x10c>)
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d110      	bne.n	80037fc <main+0x9c>
			{
				cli_init(&cli);	//initialize cli
 80037da:	4b1d      	ldr	r3, [pc, #116]	@ (8003850 <main+0xf0>)
 80037dc:	0018      	movs	r0, r3
 80037de:	f7ff fac9 	bl	8002d74 <cli_init>
				connection_message_sent = 1; // Mark message as sent
 80037e2:	4b22      	ldr	r3, [pc, #136]	@ (800386c <main+0x10c>)
 80037e4:	2201      	movs	r2, #1
 80037e6:	701a      	strb	r2, [r3, #0]
				HAL_TIM_PWM_Start(&htim4, RED_LED);	// Red LED
 80037e8:	4b1c      	ldr	r3, [pc, #112]	@ (800385c <main+0xfc>)
 80037ea:	2108      	movs	r1, #8
 80037ec:	0018      	movs	r0, r3
 80037ee:	f005 fcfb 	bl	80091e8 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_Stop(&htim4, GRN_LED);
 80037f2:	4b1a      	ldr	r3, [pc, #104]	@ (800385c <main+0xfc>)
 80037f4:	2104      	movs	r1, #4
 80037f6:	0018      	movs	r0, r3
 80037f8:	f005 fde6 	bl	80093c8 <HAL_TIM_PWM_Stop>
			}

			if (button_pushed == 1)
 80037fc:	4b1c      	ldr	r3, [pc, #112]	@ (8003870 <main+0x110>)
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b01      	cmp	r3, #1
 8003804:	d104      	bne.n	8003810 <main+0xb0>
			{
				Read_Temp_Humid();
 8003806:	f7ff ff6d 	bl	80036e4 <Read_Temp_Humid>
				button_pushed = 0;
 800380a:	4b19      	ldr	r3, [pc, #100]	@ (8003870 <main+0x110>)
 800380c:	2200      	movs	r2, #0
 800380e:	701a      	strb	r2, [r3, #0]
			}

			cli_process(&cli);//periodically call to process incoming characters
 8003810:	4b0f      	ldr	r3, [pc, #60]	@ (8003850 <main+0xf0>)
 8003812:	0018      	movs	r0, r3
 8003814:	f7ff faea 	bl	8002dec <cli_process>
 8003818:	e7d2      	b.n	80037c0 <main+0x60>
		}
		else if (CDC_Connection_Open_Flag == 0)
 800381a:	4b13      	ldr	r3, [pc, #76]	@ (8003868 <main+0x108>)
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b00      	cmp	r3, #0
 8003822:	d1cd      	bne.n	80037c0 <main+0x60>
		{
			if (connection_message_sent) // if connection was previously open
 8003824:	4b11      	ldr	r3, [pc, #68]	@ (800386c <main+0x10c>)
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d0c9      	beq.n	80037c0 <main+0x60>
			{
				cli_deinit(&cli);
 800382c:	4b08      	ldr	r3, [pc, #32]	@ (8003850 <main+0xf0>)
 800382e:	0018      	movs	r0, r3
 8003830:	f7ff fac6 	bl	8002dc0 <cli_deinit>
				connection_message_sent = 0; // Mark state as disconnected/deinit
 8003834:	4b0d      	ldr	r3, [pc, #52]	@ (800386c <main+0x10c>)
 8003836:	2200      	movs	r2, #0
 8003838:	701a      	strb	r2, [r3, #0]
				// State change: Red OFF, Green ON
				HAL_TIM_PWM_Stop(&htim4, RED_LED);
 800383a:	4b08      	ldr	r3, [pc, #32]	@ (800385c <main+0xfc>)
 800383c:	2108      	movs	r1, #8
 800383e:	0018      	movs	r0, r3
 8003840:	f005 fdc2 	bl	80093c8 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Start(&htim4, GRN_LED);
 8003844:	4b05      	ldr	r3, [pc, #20]	@ (800385c <main+0xfc>)
 8003846:	2104      	movs	r1, #4
 8003848:	0018      	movs	r0, r3
 800384a:	f005 fccd 	bl	80091e8 <HAL_TIM_PWM_Start>
		HAL_IWDG_Refresh(&hiwdg);
 800384e:	e7b7      	b.n	80037c0 <main+0x60>
 8003850:	20000760 	.word	0x20000760
 8003854:	080035e5 	.word	0x080035e5
 8003858:	20000004 	.word	0x20000004
 800385c:	20000580 	.word	0x20000580
 8003860:	2000046c 	.word	0x2000046c
 8003864:	200004c0 	.word	0x200004c0
 8003868:	20000a54 	.word	0x20000a54
 800386c:	20000754 	.word	0x20000754
 8003870:	20000755 	.word	0x20000755

08003874 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003874:	b590      	push	{r4, r7, lr}
 8003876:	b095      	sub	sp, #84	@ 0x54
 8003878:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800387a:	2414      	movs	r4, #20
 800387c:	193b      	adds	r3, r7, r4
 800387e:	0018      	movs	r0, r3
 8003880:	233c      	movs	r3, #60	@ 0x3c
 8003882:	001a      	movs	r2, r3
 8003884:	2100      	movs	r1, #0
 8003886:	f00d fc2f 	bl	80110e8 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800388a:	1d3b      	adds	r3, r7, #4
 800388c:	0018      	movs	r0, r3
 800388e:	2310      	movs	r3, #16
 8003890:	001a      	movs	r2, r3
 8003892:	2100      	movs	r1, #0
 8003894:	f00d fc28 	bl	80110e8 <memset>
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003898:	2380      	movs	r3, #128	@ 0x80
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	0018      	movs	r0, r3
 800389e:	f004 fba1 	bl	8007fe4 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 80038a2:	193b      	adds	r3, r7, r4
 80038a4:	222a      	movs	r2, #42	@ 0x2a
 80038a6:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80038a8:	193b      	adds	r3, r7, r4
 80038aa:	2280      	movs	r2, #128	@ 0x80
 80038ac:	0052      	lsls	r2, r2, #1
 80038ae:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80038b0:	193b      	adds	r3, r7, r4
 80038b2:	2280      	movs	r2, #128	@ 0x80
 80038b4:	03d2      	lsls	r2, r2, #15
 80038b6:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80038b8:	0021      	movs	r1, r4
 80038ba:	187b      	adds	r3, r7, r1
 80038bc:	2200      	movs	r2, #0
 80038be:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80038c0:	187b      	adds	r3, r7, r1
 80038c2:	2240      	movs	r2, #64	@ 0x40
 80038c4:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80038c6:	187b      	adds	r3, r7, r1
 80038c8:	2201      	movs	r2, #1
 80038ca:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80038cc:	187b      	adds	r3, r7, r1
 80038ce:	2200      	movs	r2, #0
 80038d0:	621a      	str	r2, [r3, #32]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038d2:	187b      	adds	r3, r7, r1
 80038d4:	0018      	movs	r0, r3
 80038d6:	f004 fbd1 	bl	800807c <HAL_RCC_OscConfig>
 80038da:	1e03      	subs	r3, r0, #0
 80038dc:	d001      	beq.n	80038e2 <SystemClock_Config+0x6e>
	{
		Error_Handler();
 80038de:	f000 fb2d 	bl	8003f3c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80038e2:	1d3b      	adds	r3, r7, #4
 80038e4:	2207      	movs	r2, #7
 80038e6:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80038e8:	1d3b      	adds	r3, r7, #4
 80038ea:	2200      	movs	r2, #0
 80038ec:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038ee:	1d3b      	adds	r3, r7, #4
 80038f0:	2200      	movs	r2, #0
 80038f2:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80038f4:	1d3b      	adds	r3, r7, #4
 80038f6:	2200      	movs	r2, #0
 80038f8:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80038fa:	1d3b      	adds	r3, r7, #4
 80038fc:	2100      	movs	r1, #0
 80038fe:	0018      	movs	r0, r3
 8003900:	f004 ff1c 	bl	800873c <HAL_RCC_ClockConfig>
 8003904:	1e03      	subs	r3, r0, #0
 8003906:	d001      	beq.n	800390c <SystemClock_Config+0x98>
	{
		Error_Handler();
 8003908:	f000 fb18 	bl	8003f3c <Error_Handler>
	}
}
 800390c:	46c0      	nop			@ (mov r8, r8)
 800390e:	46bd      	mov	sp, r7
 8003910:	b015      	add	sp, #84	@ 0x54
 8003912:	bd90      	pop	{r4, r7, pc}

08003914 <MX_FDCAN1_Init>:
 * @brief FDCAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_FDCAN1_Init(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
	/* USER CODE END FDCAN1_Init 0 */

	/* USER CODE BEGIN FDCAN1_Init 1 */

	/* USER CODE END FDCAN1_Init 1 */
	hfdcan1.Instance = FDCAN1;
 8003918:	4b20      	ldr	r3, [pc, #128]	@ (800399c <MX_FDCAN1_Init+0x88>)
 800391a:	4a21      	ldr	r2, [pc, #132]	@ (80039a0 <MX_FDCAN1_Init+0x8c>)
 800391c:	601a      	str	r2, [r3, #0]
	hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800391e:	4b1f      	ldr	r3, [pc, #124]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003920:	2200      	movs	r2, #0
 8003922:	605a      	str	r2, [r3, #4]
	hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8003924:	4b1d      	ldr	r3, [pc, #116]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003926:	2200      	movs	r2, #0
 8003928:	609a      	str	r2, [r3, #8]
	hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800392a:	4b1c      	ldr	r3, [pc, #112]	@ (800399c <MX_FDCAN1_Init+0x88>)
 800392c:	2200      	movs	r2, #0
 800392e:	60da      	str	r2, [r3, #12]
	hfdcan1.Init.AutoRetransmission = DISABLE;
 8003930:	4b1a      	ldr	r3, [pc, #104]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003932:	2200      	movs	r2, #0
 8003934:	741a      	strb	r2, [r3, #16]
	hfdcan1.Init.TransmitPause = DISABLE;
 8003936:	4b19      	ldr	r3, [pc, #100]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003938:	2200      	movs	r2, #0
 800393a:	745a      	strb	r2, [r3, #17]
	hfdcan1.Init.ProtocolException = DISABLE;
 800393c:	4b17      	ldr	r3, [pc, #92]	@ (800399c <MX_FDCAN1_Init+0x88>)
 800393e:	2200      	movs	r2, #0
 8003940:	749a      	strb	r2, [r3, #18]
	hfdcan1.Init.NominalPrescaler = 16;
 8003942:	4b16      	ldr	r3, [pc, #88]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003944:	2210      	movs	r2, #16
 8003946:	615a      	str	r2, [r3, #20]
	hfdcan1.Init.NominalSyncJumpWidth = 1;
 8003948:	4b14      	ldr	r3, [pc, #80]	@ (800399c <MX_FDCAN1_Init+0x88>)
 800394a:	2201      	movs	r2, #1
 800394c:	619a      	str	r2, [r3, #24]
	hfdcan1.Init.NominalTimeSeg1 = 2;
 800394e:	4b13      	ldr	r3, [pc, #76]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003950:	2202      	movs	r2, #2
 8003952:	61da      	str	r2, [r3, #28]
	hfdcan1.Init.NominalTimeSeg2 = 2;
 8003954:	4b11      	ldr	r3, [pc, #68]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003956:	2202      	movs	r2, #2
 8003958:	621a      	str	r2, [r3, #32]
	hfdcan1.Init.DataPrescaler = 1;
 800395a:	4b10      	ldr	r3, [pc, #64]	@ (800399c <MX_FDCAN1_Init+0x88>)
 800395c:	2201      	movs	r2, #1
 800395e:	625a      	str	r2, [r3, #36]	@ 0x24
	hfdcan1.Init.DataSyncJumpWidth = 1;
 8003960:	4b0e      	ldr	r3, [pc, #56]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003962:	2201      	movs	r2, #1
 8003964:	629a      	str	r2, [r3, #40]	@ 0x28
	hfdcan1.Init.DataTimeSeg1 = 1;
 8003966:	4b0d      	ldr	r3, [pc, #52]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003968:	2201      	movs	r2, #1
 800396a:	62da      	str	r2, [r3, #44]	@ 0x2c
	hfdcan1.Init.DataTimeSeg2 = 1;
 800396c:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <MX_FDCAN1_Init+0x88>)
 800396e:	2201      	movs	r2, #1
 8003970:	631a      	str	r2, [r3, #48]	@ 0x30
	hfdcan1.Init.StdFiltersNbr = 0;
 8003972:	4b0a      	ldr	r3, [pc, #40]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003974:	2200      	movs	r2, #0
 8003976:	635a      	str	r2, [r3, #52]	@ 0x34
	hfdcan1.Init.ExtFiltersNbr = 0;
 8003978:	4b08      	ldr	r3, [pc, #32]	@ (800399c <MX_FDCAN1_Init+0x88>)
 800397a:	2200      	movs	r2, #0
 800397c:	639a      	str	r2, [r3, #56]	@ 0x38
	hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800397e:	4b07      	ldr	r3, [pc, #28]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003980:	2200      	movs	r2, #0
 8003982:	63da      	str	r2, [r3, #60]	@ 0x3c
	if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8003984:	4b05      	ldr	r3, [pc, #20]	@ (800399c <MX_FDCAN1_Init+0x88>)
 8003986:	0018      	movs	r0, r3
 8003988:	f001 fb24 	bl	8004fd4 <HAL_FDCAN_Init>
 800398c:	1e03      	subs	r3, r0, #0
 800398e:	d001      	beq.n	8003994 <MX_FDCAN1_Init+0x80>
	{
		Error_Handler();
 8003990:	f000 fad4 	bl	8003f3c <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN1_Init 2 */

	/* USER CODE END FDCAN1_Init 2 */

}
 8003994:	46c0      	nop			@ (mov r8, r8)
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	46c0      	nop			@ (mov r8, r8)
 800399c:	20000408 	.word	0x20000408
 80039a0:	40006400 	.word	0x40006400

080039a4 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80039a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039aa:	4a1c      	ldr	r2, [pc, #112]	@ (8003a1c <MX_I2C2_Init+0x78>)
 80039ac:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x00303D5B;
 80039ae:	4b1a      	ldr	r3, [pc, #104]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039b0:	4a1b      	ldr	r2, [pc, #108]	@ (8003a20 <MX_I2C2_Init+0x7c>)
 80039b2:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 80039b4:	4b18      	ldr	r3, [pc, #96]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80039ba:	4b17      	ldr	r3, [pc, #92]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039bc:	2201      	movs	r2, #1
 80039be:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80039c0:	4b15      	ldr	r3, [pc, #84]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 80039c6:	4b14      	ldr	r3, [pc, #80]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80039cc:	4b12      	ldr	r3, [pc, #72]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80039d2:	4b11      	ldr	r3, [pc, #68]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80039d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039da:	2200      	movs	r2, #0
 80039dc:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80039de:	4b0e      	ldr	r3, [pc, #56]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039e0:	0018      	movs	r0, r3
 80039e2:	f001 fe87 	bl	80056f4 <HAL_I2C_Init>
 80039e6:	1e03      	subs	r3, r0, #0
 80039e8:	d001      	beq.n	80039ee <MX_I2C2_Init+0x4a>
	{
		Error_Handler();
 80039ea:	f000 faa7 	bl	8003f3c <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80039ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003a18 <MX_I2C2_Init+0x74>)
 80039f0:	2100      	movs	r1, #0
 80039f2:	0018      	movs	r0, r3
 80039f4:	f002 fc82 	bl	80062fc <HAL_I2CEx_ConfigAnalogFilter>
 80039f8:	1e03      	subs	r3, r0, #0
 80039fa:	d001      	beq.n	8003a00 <MX_I2C2_Init+0x5c>
	{
		Error_Handler();
 80039fc:	f000 fa9e 	bl	8003f3c <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003a00:	4b05      	ldr	r3, [pc, #20]	@ (8003a18 <MX_I2C2_Init+0x74>)
 8003a02:	2100      	movs	r1, #0
 8003a04:	0018      	movs	r0, r3
 8003a06:	f002 fcc5 	bl	8006394 <HAL_I2CEx_ConfigDigitalFilter>
 8003a0a:	1e03      	subs	r3, r0, #0
 8003a0c:	d001      	beq.n	8003a12 <MX_I2C2_Init+0x6e>
	{
		Error_Handler();
 8003a0e:	f000 fa95 	bl	8003f3c <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	2000046c 	.word	0x2000046c
 8003a1c:	40005800 	.word	0x40005800
 8003a20:	00303d5b 	.word	0x00303d5b

08003a24 <MX_IWDG_Init>:
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	af00      	add	r7, sp, #0
	/* USER CODE END IWDG_Init 0 */

	/* USER CODE BEGIN IWDG_Init 1 */

	/* USER CODE END IWDG_Init 1 */
	hiwdg.Instance = IWDG;
 8003a28:	4b0b      	ldr	r3, [pc, #44]	@ (8003a58 <MX_IWDG_Init+0x34>)
 8003a2a:	4a0c      	ldr	r2, [pc, #48]	@ (8003a5c <MX_IWDG_Init+0x38>)
 8003a2c:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8003a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a58 <MX_IWDG_Init+0x34>)
 8003a30:	2200      	movs	r2, #0
 8003a32:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Window = 4095;
 8003a34:	4b08      	ldr	r3, [pc, #32]	@ (8003a58 <MX_IWDG_Init+0x34>)
 8003a36:	4a0a      	ldr	r2, [pc, #40]	@ (8003a60 <MX_IWDG_Init+0x3c>)
 8003a38:	60da      	str	r2, [r3, #12]
	hiwdg.Init.Reload = 4095;
 8003a3a:	4b07      	ldr	r3, [pc, #28]	@ (8003a58 <MX_IWDG_Init+0x34>)
 8003a3c:	4a08      	ldr	r2, [pc, #32]	@ (8003a60 <MX_IWDG_Init+0x3c>)
 8003a3e:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8003a40:	4b05      	ldr	r3, [pc, #20]	@ (8003a58 <MX_IWDG_Init+0x34>)
 8003a42:	0018      	movs	r0, r3
 8003a44:	f002 fcf2 	bl	800642c <HAL_IWDG_Init>
 8003a48:	1e03      	subs	r3, r0, #0
 8003a4a:	d001      	beq.n	8003a50 <MX_IWDG_Init+0x2c>
	{
		Error_Handler();
 8003a4c:	f000 fa76 	bl	8003f3c <Error_Handler>
	}
	/* USER CODE BEGIN IWDG_Init 2 */

	/* USER CODE END IWDG_Init 2 */

}
 8003a50:	46c0      	nop			@ (mov r8, r8)
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	46c0      	nop			@ (mov r8, r8)
 8003a58:	200004c0 	.word	0x200004c0
 8003a5c:	40003000 	.word	0x40003000
 8003a60:	00000fff 	.word	0x00000fff

08003a64 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8003a68:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003a6a:	4a1c      	ldr	r2, [pc, #112]	@ (8003adc <MX_SPI2_Init+0x78>)
 8003a6c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8003a6e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003a70:	2282      	movs	r2, #130	@ 0x82
 8003a72:	0052      	lsls	r2, r2, #1
 8003a74:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003a76:	4b18      	ldr	r3, [pc, #96]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a7c:	4b16      	ldr	r3, [pc, #88]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003a7e:	22e0      	movs	r2, #224	@ 0xe0
 8003a80:	00d2      	lsls	r2, r2, #3
 8003a82:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a84:	4b14      	ldr	r3, [pc, #80]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a8a:	4b13      	ldr	r3, [pc, #76]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003a90:	4b11      	ldr	r3, [pc, #68]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003a92:	2280      	movs	r2, #128	@ 0x80
 8003a94:	02d2      	lsls	r2, r2, #11
 8003a96:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a98:	4b0f      	ldr	r3, [pc, #60]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 7;
 8003ab0:	4b09      	ldr	r3, [pc, #36]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003ab2:	2207      	movs	r2, #7
 8003ab4:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003ab6:	4b08      	ldr	r3, [pc, #32]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003abc:	4b06      	ldr	r3, [pc, #24]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003abe:	2208      	movs	r2, #8
 8003ac0:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003ac2:	4b05      	ldr	r3, [pc, #20]	@ (8003ad8 <MX_SPI2_Init+0x74>)
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f005 fa1f 	bl	8008f08 <HAL_SPI_Init>
 8003aca:	1e03      	subs	r3, r0, #0
 8003acc:	d001      	beq.n	8003ad2 <MX_SPI2_Init+0x6e>
	{
		Error_Handler();
 8003ace:	f000 fa35 	bl	8003f3c <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8003ad2:	46c0      	nop			@ (mov r8, r8)
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	200004d0 	.word	0x200004d0
 8003adc:	40003800 	.word	0x40003800

08003ae0 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b08e      	sub	sp, #56	@ 0x38
 8003ae4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 8003ae6:	2328      	movs	r3, #40	@ 0x28
 8003ae8:	18fb      	adds	r3, r7, r3
 8003aea:	0018      	movs	r0, r3
 8003aec:	2310      	movs	r3, #16
 8003aee:	001a      	movs	r2, r3
 8003af0:	2100      	movs	r1, #0
 8003af2:	f00d faf9 	bl	80110e8 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8003af6:	231c      	movs	r3, #28
 8003af8:	18fb      	adds	r3, r7, r3
 8003afa:	0018      	movs	r0, r3
 8003afc:	230c      	movs	r3, #12
 8003afe:	001a      	movs	r2, r3
 8003b00:	2100      	movs	r1, #0
 8003b02:	f00d faf1 	bl	80110e8 <memset>
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 8003b06:	003b      	movs	r3, r7
 8003b08:	0018      	movs	r0, r3
 8003b0a:	231c      	movs	r3, #28
 8003b0c:	001a      	movs	r2, r3
 8003b0e:	2100      	movs	r1, #0
 8003b10:	f00d faea 	bl	80110e8 <memset>
	{ 0 };

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8003b14:	4b30      	ldr	r3, [pc, #192]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003b16:	2280      	movs	r2, #128	@ 0x80
 8003b18:	05d2      	lsls	r2, r2, #23
 8003b1a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 3;
 8003b1c:	4b2e      	ldr	r3, [pc, #184]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003b1e:	2203      	movs	r2, #3
 8003b20:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b22:	4b2d      	ldr	r3, [pc, #180]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 8003b28:	4b2b      	ldr	r3, [pc, #172]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003b2a:	2209      	movs	r2, #9
 8003b2c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b2e:	4b2a      	ldr	r3, [pc, #168]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b34:	4b28      	ldr	r3, [pc, #160]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003b3a:	4b27      	ldr	r3, [pc, #156]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f005 fa9b 	bl	8009078 <HAL_TIM_Base_Init>
 8003b42:	1e03      	subs	r3, r0, #0
 8003b44:	d001      	beq.n	8003b4a <MX_TIM2_Init+0x6a>
	{
		Error_Handler();
 8003b46:	f000 f9f9 	bl	8003f3c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b4a:	2128      	movs	r1, #40	@ 0x28
 8003b4c:	187b      	adds	r3, r7, r1
 8003b4e:	2280      	movs	r2, #128	@ 0x80
 8003b50:	0152      	lsls	r2, r2, #5
 8003b52:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003b54:	187a      	adds	r2, r7, r1
 8003b56:	4b20      	ldr	r3, [pc, #128]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003b58:	0011      	movs	r1, r2
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	f005 fdc0 	bl	80096e0 <HAL_TIM_ConfigClockSource>
 8003b60:	1e03      	subs	r3, r0, #0
 8003b62:	d001      	beq.n	8003b68 <MX_TIM2_Init+0x88>
	{
		Error_Handler();
 8003b64:	f000 f9ea 	bl	8003f3c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003b68:	4b1b      	ldr	r3, [pc, #108]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	f005 fadc 	bl	8009128 <HAL_TIM_PWM_Init>
 8003b70:	1e03      	subs	r3, r0, #0
 8003b72:	d001      	beq.n	8003b78 <MX_TIM2_Init+0x98>
	{
		Error_Handler();
 8003b74:	f000 f9e2 	bl	8003f3c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b78:	211c      	movs	r1, #28
 8003b7a:	187b      	adds	r3, r7, r1
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b80:	187b      	adds	r3, r7, r1
 8003b82:	2200      	movs	r2, #0
 8003b84:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003b86:	187a      	adds	r2, r7, r1
 8003b88:	4b13      	ldr	r3, [pc, #76]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003b8a:	0011      	movs	r1, r2
 8003b8c:	0018      	movs	r0, r3
 8003b8e:	f006 fa99 	bl	800a0c4 <HAL_TIMEx_MasterConfigSynchronization>
 8003b92:	1e03      	subs	r3, r0, #0
 8003b94:	d001      	beq.n	8003b9a <MX_TIM2_Init+0xba>
	{
		Error_Handler();
 8003b96:	f000 f9d1 	bl	8003f3c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b9a:	003b      	movs	r3, r7
 8003b9c:	2260      	movs	r2, #96	@ 0x60
 8003b9e:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 5;
 8003ba0:	003b      	movs	r3, r7
 8003ba2:	2205      	movs	r2, #5
 8003ba4:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ba6:	003b      	movs	r3, r7
 8003ba8:	2200      	movs	r2, #0
 8003baa:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003bac:	003b      	movs	r3, r7
 8003bae:	2200      	movs	r2, #0
 8003bb0:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003bb2:	0039      	movs	r1, r7
 8003bb4:	4b08      	ldr	r3, [pc, #32]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003bb6:	2204      	movs	r2, #4
 8003bb8:	0018      	movs	r0, r3
 8003bba:	f005 fc91 	bl	80094e0 <HAL_TIM_PWM_ConfigChannel>
 8003bbe:	1e03      	subs	r3, r0, #0
 8003bc0:	d001      	beq.n	8003bc6 <MX_TIM2_Init+0xe6>
	{
		Error_Handler();
 8003bc2:	f000 f9bb 	bl	8003f3c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8003bc6:	4b04      	ldr	r3, [pc, #16]	@ (8003bd8 <MX_TIM2_Init+0xf8>)
 8003bc8:	0018      	movs	r0, r3
 8003bca:	f000 fb51 	bl	8004270 <HAL_TIM_MspPostInit>

}
 8003bce:	46c0      	nop			@ (mov r8, r8)
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	b00e      	add	sp, #56	@ 0x38
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	46c0      	nop			@ (mov r8, r8)
 8003bd8:	20000534 	.word	0x20000534

08003bdc <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b08e      	sub	sp, #56	@ 0x38
 8003be0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 8003be2:	2328      	movs	r3, #40	@ 0x28
 8003be4:	18fb      	adds	r3, r7, r3
 8003be6:	0018      	movs	r0, r3
 8003be8:	2310      	movs	r3, #16
 8003bea:	001a      	movs	r2, r3
 8003bec:	2100      	movs	r1, #0
 8003bee:	f00d fa7b 	bl	80110e8 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8003bf2:	231c      	movs	r3, #28
 8003bf4:	18fb      	adds	r3, r7, r3
 8003bf6:	0018      	movs	r0, r3
 8003bf8:	230c      	movs	r3, #12
 8003bfa:	001a      	movs	r2, r3
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	f00d fa73 	bl	80110e8 <memset>
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 8003c02:	003b      	movs	r3, r7
 8003c04:	0018      	movs	r0, r3
 8003c06:	231c      	movs	r3, #28
 8003c08:	001a      	movs	r2, r3
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	f00d fa6c 	bl	80110e8 <memset>
	{ 0 };

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8003c10:	4b39      	ldr	r3, [pc, #228]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003c12:	4a3a      	ldr	r2, [pc, #232]	@ (8003cfc <MX_TIM4_Init+0x120>)
 8003c14:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 3;
 8003c16:	4b38      	ldr	r3, [pc, #224]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003c18:	2203      	movs	r2, #3
 8003c1a:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c1c:	4b36      	ldr	r3, [pc, #216]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 7999;
 8003c22:	4b35      	ldr	r3, [pc, #212]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003c24:	4a36      	ldr	r2, [pc, #216]	@ (8003d00 <MX_TIM4_Init+0x124>)
 8003c26:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c28:	4b33      	ldr	r3, [pc, #204]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003c2e:	4b32      	ldr	r3, [pc, #200]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003c30:	2280      	movs	r2, #128	@ 0x80
 8003c32:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003c34:	4b30      	ldr	r3, [pc, #192]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003c36:	0018      	movs	r0, r3
 8003c38:	f005 fa1e 	bl	8009078 <HAL_TIM_Base_Init>
 8003c3c:	1e03      	subs	r3, r0, #0
 8003c3e:	d001      	beq.n	8003c44 <MX_TIM4_Init+0x68>
	{
		Error_Handler();
 8003c40:	f000 f97c 	bl	8003f3c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c44:	2128      	movs	r1, #40	@ 0x28
 8003c46:	187b      	adds	r3, r7, r1
 8003c48:	2280      	movs	r2, #128	@ 0x80
 8003c4a:	0152      	lsls	r2, r2, #5
 8003c4c:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003c4e:	187a      	adds	r2, r7, r1
 8003c50:	4b29      	ldr	r3, [pc, #164]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003c52:	0011      	movs	r1, r2
 8003c54:	0018      	movs	r0, r3
 8003c56:	f005 fd43 	bl	80096e0 <HAL_TIM_ConfigClockSource>
 8003c5a:	1e03      	subs	r3, r0, #0
 8003c5c:	d001      	beq.n	8003c62 <MX_TIM4_Init+0x86>
	{
		Error_Handler();
 8003c5e:	f000 f96d 	bl	8003f3c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003c62:	4b25      	ldr	r3, [pc, #148]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003c64:	0018      	movs	r0, r3
 8003c66:	f005 fa5f 	bl	8009128 <HAL_TIM_PWM_Init>
 8003c6a:	1e03      	subs	r3, r0, #0
 8003c6c:	d001      	beq.n	8003c72 <MX_TIM4_Init+0x96>
	{
		Error_Handler();
 8003c6e:	f000 f965 	bl	8003f3c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c72:	211c      	movs	r1, #28
 8003c74:	187b      	adds	r3, r7, r1
 8003c76:	2200      	movs	r2, #0
 8003c78:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c7a:	187b      	adds	r3, r7, r1
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003c80:	187a      	adds	r2, r7, r1
 8003c82:	4b1d      	ldr	r3, [pc, #116]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003c84:	0011      	movs	r1, r2
 8003c86:	0018      	movs	r0, r3
 8003c88:	f006 fa1c 	bl	800a0c4 <HAL_TIMEx_MasterConfigSynchronization>
 8003c8c:	1e03      	subs	r3, r0, #0
 8003c8e:	d001      	beq.n	8003c94 <MX_TIM4_Init+0xb8>
	{
		Error_Handler();
 8003c90:	f000 f954 	bl	8003f3c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c94:	003b      	movs	r3, r7
 8003c96:	2260      	movs	r2, #96	@ 0x60
 8003c98:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 1;
 8003c9a:	003b      	movs	r3, r7
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003ca0:	003b      	movs	r3, r7
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ca6:	003b      	movs	r3, r7
 8003ca8:	2200      	movs	r2, #0
 8003caa:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003cac:	0039      	movs	r1, r7
 8003cae:	4b12      	ldr	r3, [pc, #72]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003cb0:	2204      	movs	r2, #4
 8003cb2:	0018      	movs	r0, r3
 8003cb4:	f005 fc14 	bl	80094e0 <HAL_TIM_PWM_ConfigChannel>
 8003cb8:	1e03      	subs	r3, r0, #0
 8003cba:	d001      	beq.n	8003cc0 <MX_TIM4_Init+0xe4>
	{
		Error_Handler();
 8003cbc:	f000 f93e 	bl	8003f3c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003cc0:	0039      	movs	r1, r7
 8003cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003cc4:	2208      	movs	r2, #8
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	f005 fc0a 	bl	80094e0 <HAL_TIM_PWM_ConfigChannel>
 8003ccc:	1e03      	subs	r3, r0, #0
 8003cce:	d001      	beq.n	8003cd4 <MX_TIM4_Init+0xf8>
	{
		Error_Handler();
 8003cd0:	f000 f934 	bl	8003f3c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003cd4:	0039      	movs	r1, r7
 8003cd6:	4b08      	ldr	r3, [pc, #32]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003cd8:	220c      	movs	r2, #12
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f005 fc00 	bl	80094e0 <HAL_TIM_PWM_ConfigChannel>
 8003ce0:	1e03      	subs	r3, r0, #0
 8003ce2:	d001      	beq.n	8003ce8 <MX_TIM4_Init+0x10c>
	{
		Error_Handler();
 8003ce4:	f000 f92a 	bl	8003f3c <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8003ce8:	4b03      	ldr	r3, [pc, #12]	@ (8003cf8 <MX_TIM4_Init+0x11c>)
 8003cea:	0018      	movs	r0, r3
 8003cec:	f000 fac0 	bl	8004270 <HAL_TIM_MspPostInit>

}
 8003cf0:	46c0      	nop			@ (mov r8, r8)
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	b00e      	add	sp, #56	@ 0x38
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	20000580 	.word	0x20000580
 8003cfc:	40000800 	.word	0x40000800
 8003d00:	00001f3f 	.word	0x00001f3f

08003d04 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8003d08:	4b23      	ldr	r3, [pc, #140]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d0a:	4a24      	ldr	r2, [pc, #144]	@ (8003d9c <MX_USART2_UART_Init+0x98>)
 8003d0c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8003d0e:	4b22      	ldr	r3, [pc, #136]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d10:	22e1      	movs	r2, #225	@ 0xe1
 8003d12:	0252      	lsls	r2, r2, #9
 8003d14:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003d16:	4b20      	ldr	r3, [pc, #128]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003d1c:	4b1e      	ldr	r3, [pc, #120]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003d22:	4b1d      	ldr	r3, [pc, #116]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003d28:	4b1b      	ldr	r3, [pc, #108]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d2a:	220c      	movs	r2, #12
 8003d2c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d34:	4b18      	ldr	r3, [pc, #96]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d3a:	4b17      	ldr	r3, [pc, #92]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003d40:	4b15      	ldr	r3, [pc, #84]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d46:	4b14      	ldr	r3, [pc, #80]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8003d4c:	4b12      	ldr	r3, [pc, #72]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d4e:	0018      	movs	r0, r3
 8003d50:	f006 fa2e 	bl	800a1b0 <HAL_UART_Init>
 8003d54:	1e03      	subs	r3, r0, #0
 8003d56:	d001      	beq.n	8003d5c <MX_USART2_UART_Init+0x58>
	{
		Error_Handler();
 8003d58:	f000 f8f0 	bl	8003f3c <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8)
 8003d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d5e:	2100      	movs	r1, #0
 8003d60:	0018      	movs	r0, r3
 8003d62:	f007 fbdd 	bl	800b520 <HAL_UARTEx_SetTxFifoThreshold>
 8003d66:	1e03      	subs	r3, r0, #0
 8003d68:	d001      	beq.n	8003d6e <MX_USART2_UART_Init+0x6a>
			!= HAL_OK)
	{
		Error_Handler();
 8003d6a:	f000 f8e7 	bl	8003f3c <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8)
 8003d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d70:	2100      	movs	r1, #0
 8003d72:	0018      	movs	r0, r3
 8003d74:	f007 fc14 	bl	800b5a0 <HAL_UARTEx_SetRxFifoThreshold>
 8003d78:	1e03      	subs	r3, r0, #0
 8003d7a:	d001      	beq.n	8003d80 <MX_USART2_UART_Init+0x7c>
			!= HAL_OK)
	{
		Error_Handler();
 8003d7c:	f000 f8de 	bl	8003f3c <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003d80:	4b05      	ldr	r3, [pc, #20]	@ (8003d98 <MX_USART2_UART_Init+0x94>)
 8003d82:	0018      	movs	r0, r3
 8003d84:	f007 fb92 	bl	800b4ac <HAL_UARTEx_DisableFifoMode>
 8003d88:	1e03      	subs	r3, r0, #0
 8003d8a:	d001      	beq.n	8003d90 <MX_USART2_UART_Init+0x8c>
	{
		Error_Handler();
 8003d8c:	f000 f8d6 	bl	8003f3c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8003d90:	46c0      	nop			@ (mov r8, r8)
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	200005cc 	.word	0x200005cc
 8003d9c:	40004400 	.word	0x40004400

08003da0 <MX_USART4_UART_Init>:
 * @brief USART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART4_UART_Init(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
	/* USER CODE END USART4_Init 0 */

	/* USER CODE BEGIN USART4_Init 1 */

	/* USER CODE END USART4_Init 1 */
	huart4.Instance = USART4;
 8003da4:	4b16      	ldr	r3, [pc, #88]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003da6:	4a17      	ldr	r2, [pc, #92]	@ (8003e04 <MX_USART4_UART_Init+0x64>)
 8003da8:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 8003daa:	4b15      	ldr	r3, [pc, #84]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003dac:	22e1      	movs	r2, #225	@ 0xe1
 8003dae:	0252      	lsls	r2, r2, #9
 8003db0:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003db2:	4b13      	ldr	r3, [pc, #76]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8003db8:	4b11      	ldr	r3, [pc, #68]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8003dbe:	4b10      	ldr	r3, [pc, #64]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8003dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003dc6:	220c      	movs	r2, #12
 8003dc8:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003dca:	4b0d      	ldr	r3, [pc, #52]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003ddc:	4b08      	ldr	r3, [pc, #32]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	625a      	str	r2, [r3, #36]	@ 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003de2:	4b07      	ldr	r3, [pc, #28]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK)
 8003de8:	4b05      	ldr	r3, [pc, #20]	@ (8003e00 <MX_USART4_UART_Init+0x60>)
 8003dea:	0018      	movs	r0, r3
 8003dec:	f006 f9e0 	bl	800a1b0 <HAL_UART_Init>
 8003df0:	1e03      	subs	r3, r0, #0
 8003df2:	d001      	beq.n	8003df8 <MX_USART4_UART_Init+0x58>
	{
		Error_Handler();
 8003df4:	f000 f8a2 	bl	8003f3c <Error_Handler>
	}
	/* USER CODE BEGIN USART4_Init 2 */

	/* USER CODE END USART4_Init 2 */

}
 8003df8:	46c0      	nop			@ (mov r8, r8)
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	46c0      	nop			@ (mov r8, r8)
 8003e00:	20000660 	.word	0x20000660
 8003e04:	40004c00 	.word	0x40004c00

08003e08 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8003e40 <MX_DMA_Init+0x38>)
 8003e10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e12:	4b0b      	ldr	r3, [pc, #44]	@ (8003e40 <MX_DMA_Init+0x38>)
 8003e14:	2101      	movs	r1, #1
 8003e16:	430a      	orrs	r2, r1
 8003e18:	639a      	str	r2, [r3, #56]	@ 0x38
 8003e1a:	4b09      	ldr	r3, [pc, #36]	@ (8003e40 <MX_DMA_Init+0x38>)
 8003e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e1e:	2201      	movs	r2, #1
 8003e20:	4013      	ands	r3, r2
 8003e22:	607b      	str	r3, [r7, #4]
 8003e24:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel2_3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8003e26:	2200      	movs	r2, #0
 8003e28:	2100      	movs	r1, #0
 8003e2a:	200a      	movs	r0, #10
 8003e2c:	f000 fdfa 	bl	8004a24 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003e30:	200a      	movs	r0, #10
 8003e32:	f000 fe0c 	bl	8004a4e <HAL_NVIC_EnableIRQ>

}
 8003e36:	46c0      	nop			@ (mov r8, r8)
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	b002      	add	sp, #8
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	46c0      	nop			@ (mov r8, r8)
 8003e40:	40021000 	.word	0x40021000

08003e44 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8003e44:	b590      	push	{r4, r7, lr}
 8003e46:	b089      	sub	sp, #36	@ 0x24
 8003e48:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8003e4a:	240c      	movs	r4, #12
 8003e4c:	193b      	adds	r3, r7, r4
 8003e4e:	0018      	movs	r0, r3
 8003e50:	2314      	movs	r3, #20
 8003e52:	001a      	movs	r2, r3
 8003e54:	2100      	movs	r1, #0
 8003e56:	f00d f947 	bl	80110e8 <memset>
	{ 0 };
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003e5a:	4b36      	ldr	r3, [pc, #216]	@ (8003f34 <MX_GPIO_Init+0xf0>)
 8003e5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e5e:	4b35      	ldr	r3, [pc, #212]	@ (8003f34 <MX_GPIO_Init+0xf0>)
 8003e60:	2101      	movs	r1, #1
 8003e62:	430a      	orrs	r2, r1
 8003e64:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e66:	4b33      	ldr	r3, [pc, #204]	@ (8003f34 <MX_GPIO_Init+0xf0>)
 8003e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	60bb      	str	r3, [r7, #8]
 8003e70:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003e72:	4b30      	ldr	r3, [pc, #192]	@ (8003f34 <MX_GPIO_Init+0xf0>)
 8003e74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e76:	4b2f      	ldr	r3, [pc, #188]	@ (8003f34 <MX_GPIO_Init+0xf0>)
 8003e78:	2102      	movs	r1, #2
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e7e:	4b2d      	ldr	r3, [pc, #180]	@ (8003f34 <MX_GPIO_Init+0xf0>)
 8003e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e82:	2202      	movs	r2, #2
 8003e84:	4013      	ands	r3, r2
 8003e86:	607b      	str	r3, [r7, #4]
 8003e88:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003e8a:	4b2a      	ldr	r3, [pc, #168]	@ (8003f34 <MX_GPIO_Init+0xf0>)
 8003e8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e8e:	4b29      	ldr	r3, [pc, #164]	@ (8003f34 <MX_GPIO_Init+0xf0>)
 8003e90:	2108      	movs	r1, #8
 8003e92:	430a      	orrs	r2, r1
 8003e94:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e96:	4b27      	ldr	r3, [pc, #156]	@ (8003f34 <MX_GPIO_Init+0xf0>)
 8003e98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e9a:	2208      	movs	r2, #8
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	603b      	str	r3, [r7, #0]
 8003ea0:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, BLE_RESET_Pin | CAN_PWR_EN_Pin, GPIO_PIN_RESET);
 8003ea2:	4b25      	ldr	r3, [pc, #148]	@ (8003f38 <MX_GPIO_Init+0xf4>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	2112      	movs	r1, #18
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	f001 fbd1 	bl	8005650 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : BLE_RESET_Pin CAN_PWR_EN_Pin */
	GPIO_InitStruct.Pin = BLE_RESET_Pin | CAN_PWR_EN_Pin;
 8003eae:	193b      	adds	r3, r7, r4
 8003eb0:	2212      	movs	r2, #18
 8003eb2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eb4:	193b      	adds	r3, r7, r4
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eba:	193b      	adds	r3, r7, r4
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ec0:	193b      	adds	r3, r7, r4
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ec6:	193b      	adds	r3, r7, r4
 8003ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8003f38 <MX_GPIO_Init+0xf4>)
 8003eca:	0019      	movs	r1, r3
 8003ecc:	0010      	movs	r0, r2
 8003ece:	f001 fa53 	bl	8005378 <HAL_GPIO_Init>

	/*Configure GPIO pin : BLE_SPI_IRQ_Pin */
	GPIO_InitStruct.Pin = BLE_SPI_IRQ_Pin;
 8003ed2:	0021      	movs	r1, r4
 8003ed4:	187b      	adds	r3, r7, r1
 8003ed6:	2280      	movs	r2, #128	@ 0x80
 8003ed8:	0192      	lsls	r2, r2, #6
 8003eda:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003edc:	000c      	movs	r4, r1
 8003ede:	193b      	adds	r3, r7, r4
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee4:	193b      	adds	r3, r7, r4
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(BLE_SPI_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003eea:	193b      	adds	r3, r7, r4
 8003eec:	4a12      	ldr	r2, [pc, #72]	@ (8003f38 <MX_GPIO_Init+0xf4>)
 8003eee:	0019      	movs	r1, r3
 8003ef0:	0010      	movs	r0, r2
 8003ef2:	f001 fa41 	bl	8005378 <HAL_GPIO_Init>

	/*Configure GPIO pin : USR_BTN_Pin */
	GPIO_InitStruct.Pin = USR_BTN_Pin;
 8003ef6:	0021      	movs	r1, r4
 8003ef8:	187b      	adds	r3, r7, r1
 8003efa:	2280      	movs	r2, #128	@ 0x80
 8003efc:	01d2      	lsls	r2, r2, #7
 8003efe:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003f00:	187b      	adds	r3, r7, r1
 8003f02:	2284      	movs	r2, #132	@ 0x84
 8003f04:	0392      	lsls	r2, r2, #14
 8003f06:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f08:	187b      	adds	r3, r7, r1
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8003f0e:	187b      	adds	r3, r7, r1
 8003f10:	4a09      	ldr	r2, [pc, #36]	@ (8003f38 <MX_GPIO_Init+0xf4>)
 8003f12:	0019      	movs	r1, r3
 8003f14:	0010      	movs	r0, r2
 8003f16:	f001 fa2f 	bl	8005378 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	2007      	movs	r0, #7
 8003f20:	f000 fd80 	bl	8004a24 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003f24:	2007      	movs	r0, #7
 8003f26:	f000 fd92 	bl	8004a4e <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8003f2a:	46c0      	nop			@ (mov r8, r8)
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	b009      	add	sp, #36	@ 0x24
 8003f30:	bd90      	pop	{r4, r7, pc}
 8003f32:	46c0      	nop			@ (mov r8, r8)
 8003f34:	40021000 	.word	0x40021000
 8003f38:	50000400 	.word	0x50000400

08003f3c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
 \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
	__ASM volatile ("cpsid i" : : : "memory");
 8003f40:	b672      	cpsid	i
}
 8003f42:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003f44:	46c0      	nop			@ (mov r8, r8)
 8003f46:	e7fd      	b.n	8003f44 <Error_Handler+0x8>

08003f48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f4e:	4b11      	ldr	r3, [pc, #68]	@ (8003f94 <HAL_MspInit+0x4c>)
 8003f50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f52:	4b10      	ldr	r3, [pc, #64]	@ (8003f94 <HAL_MspInit+0x4c>)
 8003f54:	2101      	movs	r1, #1
 8003f56:	430a      	orrs	r2, r1
 8003f58:	641a      	str	r2, [r3, #64]	@ 0x40
 8003f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8003f94 <HAL_MspInit+0x4c>)
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	2201      	movs	r2, #1
 8003f60:	4013      	ands	r3, r2
 8003f62:	607b      	str	r3, [r7, #4]
 8003f64:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();
 8003f66:	4b0b      	ldr	r3, [pc, #44]	@ (8003f94 <HAL_MspInit+0x4c>)
 8003f68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f94 <HAL_MspInit+0x4c>)
 8003f6c:	2180      	movs	r1, #128	@ 0x80
 8003f6e:	0549      	lsls	r1, r1, #21
 8003f70:	430a      	orrs	r2, r1
 8003f72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003f74:	4b07      	ldr	r3, [pc, #28]	@ (8003f94 <HAL_MspInit+0x4c>)
 8003f76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f78:	2380      	movs	r3, #128	@ 0x80
 8003f7a:	055b      	lsls	r3, r3, #21
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	603b      	str	r3, [r7, #0]
 8003f80:	683b      	ldr	r3, [r7, #0]

	/* System interrupt init*/

	/** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
	 */
	HAL_SYSCFG_StrobeDBattpinsConfig(
 8003f82:	23c0      	movs	r3, #192	@ 0xc0
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	0018      	movs	r0, r3
 8003f88:	f000 fc8a 	bl	80048a0 <HAL_SYSCFG_StrobeDBattpinsConfig>
			SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 8003f8c:	46c0      	nop			@ (mov r8, r8)
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	b002      	add	sp, #8
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	40021000 	.word	0x40021000

08003f98 <HAL_FDCAN_MspInit>:
 * This function configures the hardware resources used in this example
 * @param hfdcan: FDCAN handle pointer
 * @retval None
 */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef *hfdcan)
{
 8003f98:	b590      	push	{r4, r7, lr}
 8003f9a:	b09d      	sub	sp, #116	@ 0x74
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct =
 8003fa0:	235c      	movs	r3, #92	@ 0x5c
 8003fa2:	18fb      	adds	r3, r7, r3
 8003fa4:	0018      	movs	r0, r3
 8003fa6:	2314      	movs	r3, #20
 8003fa8:	001a      	movs	r2, r3
 8003faa:	2100      	movs	r1, #0
 8003fac:	f00d f89c 	bl	80110e8 <memset>
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 8003fb0:	2410      	movs	r4, #16
 8003fb2:	193b      	adds	r3, r7, r4
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	234c      	movs	r3, #76	@ 0x4c
 8003fb8:	001a      	movs	r2, r3
 8003fba:	2100      	movs	r1, #0
 8003fbc:	f00d f894 	bl	80110e8 <memset>
	{ 0 };
	if (hfdcan->Instance == FDCAN1)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a22      	ldr	r2, [pc, #136]	@ (8004050 <HAL_FDCAN_MspInit+0xb8>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d13e      	bne.n	8004048 <HAL_FDCAN_MspInit+0xb0>

		/* USER CODE END FDCAN1_MspInit 0 */

		/** Initializes the peripherals clocks
		 */
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8003fca:	193b      	adds	r3, r7, r4
 8003fcc:	2280      	movs	r2, #128	@ 0x80
 8003fce:	0492      	lsls	r2, r2, #18
 8003fd0:	601a      	str	r2, [r3, #0]
		PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8003fd2:	193b      	adds	r3, r7, r4
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	649a      	str	r2, [r3, #72]	@ 0x48

		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fd8:	193b      	adds	r3, r7, r4
 8003fda:	0018      	movs	r0, r3
 8003fdc:	f004 fd58 	bl	8008a90 <HAL_RCCEx_PeriphCLKConfig>
 8003fe0:	1e03      	subs	r3, r0, #0
 8003fe2:	d001      	beq.n	8003fe8 <HAL_FDCAN_MspInit+0x50>
		{
			Error_Handler();
 8003fe4:	f7ff ffaa 	bl	8003f3c <Error_Handler>
		}

		/* Peripheral clock enable */
		__HAL_RCC_FDCAN_CLK_ENABLE();
 8003fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8004054 <HAL_FDCAN_MspInit+0xbc>)
 8003fea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fec:	4b19      	ldr	r3, [pc, #100]	@ (8004054 <HAL_FDCAN_MspInit+0xbc>)
 8003fee:	2180      	movs	r1, #128	@ 0x80
 8003ff0:	0149      	lsls	r1, r1, #5
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ff6:	4b17      	ldr	r3, [pc, #92]	@ (8004054 <HAL_FDCAN_MspInit+0xbc>)
 8003ff8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ffa:	2380      	movs	r3, #128	@ 0x80
 8003ffc:	015b      	lsls	r3, r3, #5
 8003ffe:	4013      	ands	r3, r2
 8004000:	60fb      	str	r3, [r7, #12]
 8004002:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOD_CLK_ENABLE();
 8004004:	4b13      	ldr	r3, [pc, #76]	@ (8004054 <HAL_FDCAN_MspInit+0xbc>)
 8004006:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004008:	4b12      	ldr	r3, [pc, #72]	@ (8004054 <HAL_FDCAN_MspInit+0xbc>)
 800400a:	2108      	movs	r1, #8
 800400c:	430a      	orrs	r2, r1
 800400e:	635a      	str	r2, [r3, #52]	@ 0x34
 8004010:	4b10      	ldr	r3, [pc, #64]	@ (8004054 <HAL_FDCAN_MspInit+0xbc>)
 8004012:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004014:	2208      	movs	r2, #8
 8004016:	4013      	ands	r3, r2
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	68bb      	ldr	r3, [r7, #8]
		/**FDCAN1 GPIO Configuration
		 PD0     ------> FDCAN1_RX
		 PD1     ------> FDCAN1_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800401c:	215c      	movs	r1, #92	@ 0x5c
 800401e:	187b      	adds	r3, r7, r1
 8004020:	2203      	movs	r2, #3
 8004022:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004024:	187b      	adds	r3, r7, r1
 8004026:	2202      	movs	r2, #2
 8004028:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800402a:	187b      	adds	r3, r7, r1
 800402c:	2200      	movs	r2, #0
 800402e:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004030:	187b      	adds	r3, r7, r1
 8004032:	2200      	movs	r2, #0
 8004034:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 8004036:	187b      	adds	r3, r7, r1
 8004038:	2203      	movs	r2, #3
 800403a:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800403c:	187b      	adds	r3, r7, r1
 800403e:	4a06      	ldr	r2, [pc, #24]	@ (8004058 <HAL_FDCAN_MspInit+0xc0>)
 8004040:	0019      	movs	r1, r3
 8004042:	0010      	movs	r0, r2
 8004044:	f001 f998 	bl	8005378 <HAL_GPIO_Init>
		/* USER CODE BEGIN FDCAN1_MspInit 1 */

		/* USER CODE END FDCAN1_MspInit 1 */
	}

}
 8004048:	46c0      	nop			@ (mov r8, r8)
 800404a:	46bd      	mov	sp, r7
 800404c:	b01d      	add	sp, #116	@ 0x74
 800404e:	bd90      	pop	{r4, r7, pc}
 8004050:	40006400 	.word	0x40006400
 8004054:	40021000 	.word	0x40021000
 8004058:	50000c00 	.word	0x50000c00

0800405c <HAL_I2C_MspInit>:
 * This function configures the hardware resources used in this example
 * @param hi2c: I2C handle pointer
 * @retval None
 */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800405c:	b590      	push	{r4, r7, lr}
 800405e:	b09d      	sub	sp, #116	@ 0x74
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct =
 8004064:	235c      	movs	r3, #92	@ 0x5c
 8004066:	18fb      	adds	r3, r7, r3
 8004068:	0018      	movs	r0, r3
 800406a:	2314      	movs	r3, #20
 800406c:	001a      	movs	r2, r3
 800406e:	2100      	movs	r1, #0
 8004070:	f00d f83a 	bl	80110e8 <memset>
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 8004074:	2410      	movs	r4, #16
 8004076:	193b      	adds	r3, r7, r4
 8004078:	0018      	movs	r0, r3
 800407a:	234c      	movs	r3, #76	@ 0x4c
 800407c:	001a      	movs	r2, r3
 800407e:	2100      	movs	r1, #0
 8004080:	f00d f832 	bl	80110e8 <memset>
	{ 0 };
	if (hi2c->Instance == I2C2)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a22      	ldr	r2, [pc, #136]	@ (8004114 <HAL_I2C_MspInit+0xb8>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d13e      	bne.n	800410c <HAL_I2C_MspInit+0xb0>

		/* USER CODE END I2C2_MspInit 0 */

		/** Initializes the peripherals clocks
		 */
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800408e:	193b      	adds	r3, r7, r4
 8004090:	2240      	movs	r2, #64	@ 0x40
 8004092:	601a      	str	r2, [r3, #0]
		PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004094:	193b      	adds	r3, r7, r4
 8004096:	2200      	movs	r2, #0
 8004098:	61da      	str	r2, [r3, #28]
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800409a:	193b      	adds	r3, r7, r4
 800409c:	0018      	movs	r0, r3
 800409e:	f004 fcf7 	bl	8008a90 <HAL_RCCEx_PeriphCLKConfig>
 80040a2:	1e03      	subs	r3, r0, #0
 80040a4:	d001      	beq.n	80040aa <HAL_I2C_MspInit+0x4e>
		{
			Error_Handler();
 80040a6:	f7ff ff49 	bl	8003f3c <Error_Handler>
		}

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80040aa:	4b1b      	ldr	r3, [pc, #108]	@ (8004118 <HAL_I2C_MspInit+0xbc>)
 80040ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <HAL_I2C_MspInit+0xbc>)
 80040b0:	2101      	movs	r1, #1
 80040b2:	430a      	orrs	r2, r1
 80040b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80040b6:	4b18      	ldr	r3, [pc, #96]	@ (8004118 <HAL_I2C_MspInit+0xbc>)
 80040b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ba:	2201      	movs	r2, #1
 80040bc:	4013      	ands	r3, r2
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	68fb      	ldr	r3, [r7, #12]
		/**I2C2 GPIO Configuration
		 PA6     ------> I2C2_SDA
		 PA7     ------> I2C2_SCL
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 80040c2:	215c      	movs	r1, #92	@ 0x5c
 80040c4:	187b      	adds	r3, r7, r1
 80040c6:	22c0      	movs	r2, #192	@ 0xc0
 80040c8:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040ca:	187b      	adds	r3, r7, r1
 80040cc:	2212      	movs	r2, #18
 80040ce:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d0:	187b      	adds	r3, r7, r1
 80040d2:	2200      	movs	r2, #0
 80040d4:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040d6:	187b      	adds	r3, r7, r1
 80040d8:	2200      	movs	r2, #0
 80040da:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF8_I2C2;
 80040dc:	187b      	adds	r3, r7, r1
 80040de:	2208      	movs	r2, #8
 80040e0:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040e2:	187a      	adds	r2, r7, r1
 80040e4:	23a0      	movs	r3, #160	@ 0xa0
 80040e6:	05db      	lsls	r3, r3, #23
 80040e8:	0011      	movs	r1, r2
 80040ea:	0018      	movs	r0, r3
 80040ec:	f001 f944 	bl	8005378 <HAL_GPIO_Init>

		/* Peripheral clock enable */
		__HAL_RCC_I2C2_CLK_ENABLE();
 80040f0:	4b09      	ldr	r3, [pc, #36]	@ (8004118 <HAL_I2C_MspInit+0xbc>)
 80040f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040f4:	4b08      	ldr	r3, [pc, #32]	@ (8004118 <HAL_I2C_MspInit+0xbc>)
 80040f6:	2180      	movs	r1, #128	@ 0x80
 80040f8:	03c9      	lsls	r1, r1, #15
 80040fa:	430a      	orrs	r2, r1
 80040fc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80040fe:	4b06      	ldr	r3, [pc, #24]	@ (8004118 <HAL_I2C_MspInit+0xbc>)
 8004100:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004102:	2380      	movs	r3, #128	@ 0x80
 8004104:	03db      	lsls	r3, r3, #15
 8004106:	4013      	ands	r3, r2
 8004108:	60bb      	str	r3, [r7, #8]
 800410a:	68bb      	ldr	r3, [r7, #8]
		/* USER CODE BEGIN I2C2_MspInit 1 */

		/* USER CODE END I2C2_MspInit 1 */
	}

}
 800410c:	46c0      	nop			@ (mov r8, r8)
 800410e:	46bd      	mov	sp, r7
 8004110:	b01d      	add	sp, #116	@ 0x74
 8004112:	bd90      	pop	{r4, r7, pc}
 8004114:	40005800 	.word	0x40005800
 8004118:	40021000 	.word	0x40021000

0800411c <HAL_SPI_MspInit>:
 * This function configures the hardware resources used in this example
 * @param hspi: SPI handle pointer
 * @retval None
 */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800411c:	b590      	push	{r4, r7, lr}
 800411e:	b08b      	sub	sp, #44	@ 0x2c
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct =
 8004124:	2414      	movs	r4, #20
 8004126:	193b      	adds	r3, r7, r4
 8004128:	0018      	movs	r0, r3
 800412a:	2314      	movs	r3, #20
 800412c:	001a      	movs	r2, r3
 800412e:	2100      	movs	r1, #0
 8004130:	f00c ffda 	bl	80110e8 <memset>
	{ 0 };
	if (hspi->Instance == SPI2)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a32      	ldr	r2, [pc, #200]	@ (8004204 <HAL_SPI_MspInit+0xe8>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d15d      	bne.n	80041fa <HAL_SPI_MspInit+0xde>
	{
		/* USER CODE BEGIN SPI2_MspInit 0 */

		/* USER CODE END SPI2_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_SPI2_CLK_ENABLE();
 800413e:	4b32      	ldr	r3, [pc, #200]	@ (8004208 <HAL_SPI_MspInit+0xec>)
 8004140:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004142:	4b31      	ldr	r3, [pc, #196]	@ (8004208 <HAL_SPI_MspInit+0xec>)
 8004144:	2180      	movs	r1, #128	@ 0x80
 8004146:	01c9      	lsls	r1, r1, #7
 8004148:	430a      	orrs	r2, r1
 800414a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800414c:	4b2e      	ldr	r3, [pc, #184]	@ (8004208 <HAL_SPI_MspInit+0xec>)
 800414e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004150:	2380      	movs	r3, #128	@ 0x80
 8004152:	01db      	lsls	r3, r3, #7
 8004154:	4013      	ands	r3, r2
 8004156:	613b      	str	r3, [r7, #16]
 8004158:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 800415a:	4b2b      	ldr	r3, [pc, #172]	@ (8004208 <HAL_SPI_MspInit+0xec>)
 800415c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800415e:	4b2a      	ldr	r3, [pc, #168]	@ (8004208 <HAL_SPI_MspInit+0xec>)
 8004160:	2102      	movs	r1, #2
 8004162:	430a      	orrs	r2, r1
 8004164:	635a      	str	r2, [r3, #52]	@ 0x34
 8004166:	4b28      	ldr	r3, [pc, #160]	@ (8004208 <HAL_SPI_MspInit+0xec>)
 8004168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800416a:	2202      	movs	r2, #2
 800416c:	4013      	ands	r3, r2
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	68fb      	ldr	r3, [r7, #12]
		 PB2     ------> SPI2_MISO
		 PB10     ------> SPI2_SCK
		 PB11     ------> SPI2_MOSI
		 PB12     ------> SPI2_NSS
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004172:	193b      	adds	r3, r7, r4
 8004174:	2204      	movs	r2, #4
 8004176:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004178:	193b      	adds	r3, r7, r4
 800417a:	2202      	movs	r2, #2
 800417c:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800417e:	193b      	adds	r3, r7, r4
 8004180:	2200      	movs	r2, #0
 8004182:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004184:	193b      	adds	r3, r7, r4
 8004186:	2200      	movs	r2, #0
 8004188:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 800418a:	193b      	adds	r3, r7, r4
 800418c:	2201      	movs	r2, #1
 800418e:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004190:	193b      	adds	r3, r7, r4
 8004192:	4a1e      	ldr	r2, [pc, #120]	@ (800420c <HAL_SPI_MspInit+0xf0>)
 8004194:	0019      	movs	r1, r3
 8004196:	0010      	movs	r0, r2
 8004198:	f001 f8ee 	bl	8005378 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_10;
 800419c:	0021      	movs	r1, r4
 800419e:	187b      	adds	r3, r7, r1
 80041a0:	2280      	movs	r2, #128	@ 0x80
 80041a2:	00d2      	lsls	r2, r2, #3
 80041a4:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a6:	000c      	movs	r4, r1
 80041a8:	193b      	adds	r3, r7, r4
 80041aa:	2202      	movs	r2, #2
 80041ac:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ae:	193b      	adds	r3, r7, r4
 80041b0:	2200      	movs	r2, #0
 80041b2:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041b4:	193b      	adds	r3, r7, r4
 80041b6:	2200      	movs	r2, #0
 80041b8:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041ba:	193b      	adds	r3, r7, r4
 80041bc:	2205      	movs	r2, #5
 80041be:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041c0:	193b      	adds	r3, r7, r4
 80041c2:	4a12      	ldr	r2, [pc, #72]	@ (800420c <HAL_SPI_MspInit+0xf0>)
 80041c4:	0019      	movs	r1, r3
 80041c6:	0010      	movs	r0, r2
 80041c8:	f001 f8d6 	bl	8005378 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 80041cc:	0021      	movs	r1, r4
 80041ce:	187b      	adds	r3, r7, r1
 80041d0:	22c0      	movs	r2, #192	@ 0xc0
 80041d2:	0152      	lsls	r2, r2, #5
 80041d4:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041d6:	187b      	adds	r3, r7, r1
 80041d8:	2202      	movs	r2, #2
 80041da:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041dc:	187b      	adds	r3, r7, r1
 80041de:	2200      	movs	r2, #0
 80041e0:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041e2:	187b      	adds	r3, r7, r1
 80041e4:	2200      	movs	r2, #0
 80041e6:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80041e8:	187b      	adds	r3, r7, r1
 80041ea:	2200      	movs	r2, #0
 80041ec:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041ee:	187b      	adds	r3, r7, r1
 80041f0:	4a06      	ldr	r2, [pc, #24]	@ (800420c <HAL_SPI_MspInit+0xf0>)
 80041f2:	0019      	movs	r1, r3
 80041f4:	0010      	movs	r0, r2
 80041f6:	f001 f8bf 	bl	8005378 <HAL_GPIO_Init>
		/* USER CODE BEGIN SPI2_MspInit 1 */

		/* USER CODE END SPI2_MspInit 1 */
	}

}
 80041fa:	46c0      	nop			@ (mov r8, r8)
 80041fc:	46bd      	mov	sp, r7
 80041fe:	b00b      	add	sp, #44	@ 0x2c
 8004200:	bd90      	pop	{r4, r7, pc}
 8004202:	46c0      	nop			@ (mov r8, r8)
 8004204:	40003800 	.word	0x40003800
 8004208:	40021000 	.word	0x40021000
 800420c:	50000400 	.word	0x50000400

08004210 <HAL_TIM_Base_MspInit>:
 * This function configures the hardware resources used in this example
 * @param htim_base: TIM_Base handle pointer
 * @retval None
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim_base)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
	if (htim_base->Instance == TIM2)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	2380      	movs	r3, #128	@ 0x80
 800421e:	05db      	lsls	r3, r3, #23
 8004220:	429a      	cmp	r2, r3
 8004222:	d10c      	bne.n	800423e <HAL_TIM_Base_MspInit+0x2e>
	{
		/* USER CODE BEGIN TIM2_MspInit 0 */

		/* USER CODE END TIM2_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM2_CLK_ENABLE();
 8004224:	4b10      	ldr	r3, [pc, #64]	@ (8004268 <HAL_TIM_Base_MspInit+0x58>)
 8004226:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004228:	4b0f      	ldr	r3, [pc, #60]	@ (8004268 <HAL_TIM_Base_MspInit+0x58>)
 800422a:	2101      	movs	r1, #1
 800422c:	430a      	orrs	r2, r1
 800422e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004230:	4b0d      	ldr	r3, [pc, #52]	@ (8004268 <HAL_TIM_Base_MspInit+0x58>)
 8004232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004234:	2201      	movs	r2, #1
 8004236:	4013      	ands	r3, r2
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN TIM4_MspInit 1 */

		/* USER CODE END TIM4_MspInit 1 */
	}

}
 800423c:	e010      	b.n	8004260 <HAL_TIM_Base_MspInit+0x50>
	else if (htim_base->Instance == TIM4)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a0a      	ldr	r2, [pc, #40]	@ (800426c <HAL_TIM_Base_MspInit+0x5c>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d10b      	bne.n	8004260 <HAL_TIM_Base_MspInit+0x50>
		__HAL_RCC_TIM4_CLK_ENABLE();
 8004248:	4b07      	ldr	r3, [pc, #28]	@ (8004268 <HAL_TIM_Base_MspInit+0x58>)
 800424a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800424c:	4b06      	ldr	r3, [pc, #24]	@ (8004268 <HAL_TIM_Base_MspInit+0x58>)
 800424e:	2104      	movs	r1, #4
 8004250:	430a      	orrs	r2, r1
 8004252:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004254:	4b04      	ldr	r3, [pc, #16]	@ (8004268 <HAL_TIM_Base_MspInit+0x58>)
 8004256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004258:	2204      	movs	r2, #4
 800425a:	4013      	ands	r3, r2
 800425c:	60bb      	str	r3, [r7, #8]
 800425e:	68bb      	ldr	r3, [r7, #8]
}
 8004260:	46c0      	nop			@ (mov r8, r8)
 8004262:	46bd      	mov	sp, r7
 8004264:	b004      	add	sp, #16
 8004266:	bd80      	pop	{r7, pc}
 8004268:	40021000 	.word	0x40021000
 800426c:	40000800 	.word	0x40000800

08004270 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim)
{
 8004270:	b590      	push	{r4, r7, lr}
 8004272:	b08b      	sub	sp, #44	@ 0x2c
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct =
 8004278:	2414      	movs	r4, #20
 800427a:	193b      	adds	r3, r7, r4
 800427c:	0018      	movs	r0, r3
 800427e:	2314      	movs	r3, #20
 8004280:	001a      	movs	r2, r3
 8004282:	2100      	movs	r1, #0
 8004284:	f00c ff30 	bl	80110e8 <memset>
	{ 0 };
	if (htim->Instance == TIM2)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	2380      	movs	r3, #128	@ 0x80
 800428e:	05db      	lsls	r3, r3, #23
 8004290:	429a      	cmp	r2, r3
 8004292:	d122      	bne.n	80042da <HAL_TIM_MspPostInit+0x6a>
	{
		/* USER CODE BEGIN TIM2_MspPostInit 0 */

		/* USER CODE END TIM2_MspPostInit 0 */
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8004294:	4b27      	ldr	r3, [pc, #156]	@ (8004334 <HAL_TIM_MspPostInit+0xc4>)
 8004296:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004298:	4b26      	ldr	r3, [pc, #152]	@ (8004334 <HAL_TIM_MspPostInit+0xc4>)
 800429a:	2102      	movs	r1, #2
 800429c:	430a      	orrs	r2, r1
 800429e:	635a      	str	r2, [r3, #52]	@ 0x34
 80042a0:	4b24      	ldr	r3, [pc, #144]	@ (8004334 <HAL_TIM_MspPostInit+0xc4>)
 80042a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042a4:	2202      	movs	r2, #2
 80042a6:	4013      	ands	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
 80042aa:	693b      	ldr	r3, [r7, #16]
		/**TIM2 GPIO Configuration
		 PB3     ------> TIM2_CH2
		 */
		GPIO_InitStruct.Pin = CAN_PWR_CLK_Pin;
 80042ac:	0021      	movs	r1, r4
 80042ae:	187b      	adds	r3, r7, r1
 80042b0:	2208      	movs	r2, #8
 80042b2:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042b4:	187b      	adds	r3, r7, r1
 80042b6:	2202      	movs	r2, #2
 80042b8:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ba:	187b      	adds	r3, r7, r1
 80042bc:	2200      	movs	r2, #0
 80042be:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042c0:	187b      	adds	r3, r7, r1
 80042c2:	2200      	movs	r2, #0
 80042c4:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80042c6:	187b      	adds	r3, r7, r1
 80042c8:	2202      	movs	r2, #2
 80042ca:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(CAN_PWR_CLK_GPIO_Port, &GPIO_InitStruct);
 80042cc:	187b      	adds	r3, r7, r1
 80042ce:	4a1a      	ldr	r2, [pc, #104]	@ (8004338 <HAL_TIM_MspPostInit+0xc8>)
 80042d0:	0019      	movs	r1, r3
 80042d2:	0010      	movs	r0, r2
 80042d4:	f001 f850 	bl	8005378 <HAL_GPIO_Init>
		/* USER CODE BEGIN TIM4_MspPostInit 1 */

		/* USER CODE END TIM4_MspPostInit 1 */
	}

}
 80042d8:	e027      	b.n	800432a <HAL_TIM_MspPostInit+0xba>
	else if (htim->Instance == TIM4)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a17      	ldr	r2, [pc, #92]	@ (800433c <HAL_TIM_MspPostInit+0xcc>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d122      	bne.n	800432a <HAL_TIM_MspPostInit+0xba>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80042e4:	4b13      	ldr	r3, [pc, #76]	@ (8004334 <HAL_TIM_MspPostInit+0xc4>)
 80042e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042e8:	4b12      	ldr	r3, [pc, #72]	@ (8004334 <HAL_TIM_MspPostInit+0xc4>)
 80042ea:	2102      	movs	r1, #2
 80042ec:	430a      	orrs	r2, r1
 80042ee:	635a      	str	r2, [r3, #52]	@ 0x34
 80042f0:	4b10      	ldr	r3, [pc, #64]	@ (8004334 <HAL_TIM_MspPostInit+0xc4>)
 80042f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042f4:	2202      	movs	r2, #2
 80042f6:	4013      	ands	r3, r2
 80042f8:	60fb      	str	r3, [r7, #12]
 80042fa:	68fb      	ldr	r3, [r7, #12]
		GPIO_InitStruct.Pin = LED3_Pin | LED2_Pin | LED1_Pin;
 80042fc:	2114      	movs	r1, #20
 80042fe:	187b      	adds	r3, r7, r1
 8004300:	22e0      	movs	r2, #224	@ 0xe0
 8004302:	0092      	lsls	r2, r2, #2
 8004304:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004306:	187b      	adds	r3, r7, r1
 8004308:	2202      	movs	r2, #2
 800430a:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800430c:	187b      	adds	r3, r7, r1
 800430e:	2200      	movs	r2, #0
 8004310:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004312:	187b      	adds	r3, r7, r1
 8004314:	2200      	movs	r2, #0
 8004316:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 8004318:	187b      	adds	r3, r7, r1
 800431a:	2209      	movs	r2, #9
 800431c:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800431e:	187b      	adds	r3, r7, r1
 8004320:	4a05      	ldr	r2, [pc, #20]	@ (8004338 <HAL_TIM_MspPostInit+0xc8>)
 8004322:	0019      	movs	r1, r3
 8004324:	0010      	movs	r0, r2
 8004326:	f001 f827 	bl	8005378 <HAL_GPIO_Init>
}
 800432a:	46c0      	nop			@ (mov r8, r8)
 800432c:	46bd      	mov	sp, r7
 800432e:	b00b      	add	sp, #44	@ 0x2c
 8004330:	bd90      	pop	{r4, r7, pc}
 8004332:	46c0      	nop			@ (mov r8, r8)
 8004334:	40021000 	.word	0x40021000
 8004338:	50000400 	.word	0x50000400
 800433c:	40000800 	.word	0x40000800

08004340 <HAL_UART_MspInit>:
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004340:	b590      	push	{r4, r7, lr}
 8004342:	b09f      	sub	sp, #124	@ 0x7c
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct =
 8004348:	2364      	movs	r3, #100	@ 0x64
 800434a:	18fb      	adds	r3, r7, r3
 800434c:	0018      	movs	r0, r3
 800434e:	2314      	movs	r3, #20
 8004350:	001a      	movs	r2, r3
 8004352:	2100      	movs	r1, #0
 8004354:	f00c fec8 	bl	80110e8 <memset>
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 8004358:	2418      	movs	r4, #24
 800435a:	193b      	adds	r3, r7, r4
 800435c:	0018      	movs	r0, r3
 800435e:	234c      	movs	r3, #76	@ 0x4c
 8004360:	001a      	movs	r2, r3
 8004362:	2100      	movs	r1, #0
 8004364:	f00c fec0 	bl	80110e8 <memset>
	{ 0 };
	if (huart->Instance == USART2)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a56      	ldr	r2, [pc, #344]	@ (80044c8 <HAL_UART_MspInit+0x188>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d170      	bne.n	8004454 <HAL_UART_MspInit+0x114>

		/* USER CODE END USART2_MspInit 0 */

		/** Initializes the peripherals clocks
		 */
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004372:	193b      	adds	r3, r7, r4
 8004374:	2202      	movs	r2, #2
 8004376:	601a      	str	r2, [r3, #0]
		PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004378:	193b      	adds	r3, r7, r4
 800437a:	2200      	movs	r2, #0
 800437c:	609a      	str	r2, [r3, #8]
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800437e:	193b      	adds	r3, r7, r4
 8004380:	0018      	movs	r0, r3
 8004382:	f004 fb85 	bl	8008a90 <HAL_RCCEx_PeriphCLKConfig>
 8004386:	1e03      	subs	r3, r0, #0
 8004388:	d001      	beq.n	800438e <HAL_UART_MspInit+0x4e>
		{
			Error_Handler();
 800438a:	f7ff fdd7 	bl	8003f3c <Error_Handler>
		}

		/* Peripheral clock enable */
		__HAL_RCC_USART2_CLK_ENABLE();
 800438e:	4b4f      	ldr	r3, [pc, #316]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 8004390:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004392:	4b4e      	ldr	r3, [pc, #312]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 8004394:	2180      	movs	r1, #128	@ 0x80
 8004396:	0289      	lsls	r1, r1, #10
 8004398:	430a      	orrs	r2, r1
 800439a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800439c:	4b4b      	ldr	r3, [pc, #300]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 800439e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043a0:	2380      	movs	r3, #128	@ 0x80
 80043a2:	029b      	lsls	r3, r3, #10
 80043a4:	4013      	ands	r3, r2
 80043a6:	617b      	str	r3, [r7, #20]
 80043a8:	697b      	ldr	r3, [r7, #20]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80043aa:	4b48      	ldr	r3, [pc, #288]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 80043ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043ae:	4b47      	ldr	r3, [pc, #284]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 80043b0:	2101      	movs	r1, #1
 80043b2:	430a      	orrs	r2, r1
 80043b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80043b6:	4b45      	ldr	r3, [pc, #276]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 80043b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043ba:	2201      	movs	r2, #1
 80043bc:	4013      	ands	r3, r2
 80043be:	613b      	str	r3, [r7, #16]
 80043c0:	693b      	ldr	r3, [r7, #16]
		/**USART2 GPIO Configuration
		 PA2     ------> USART2_TX
		 PA3     ------> USART2_RX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 80043c2:	2164      	movs	r1, #100	@ 0x64
 80043c4:	187b      	adds	r3, r7, r1
 80043c6:	220c      	movs	r2, #12
 80043c8:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ca:	187b      	adds	r3, r7, r1
 80043cc:	2202      	movs	r2, #2
 80043ce:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d0:	187b      	adds	r3, r7, r1
 80043d2:	2200      	movs	r2, #0
 80043d4:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043d6:	187b      	adds	r3, r7, r1
 80043d8:	2200      	movs	r2, #0
 80043da:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80043dc:	187b      	adds	r3, r7, r1
 80043de:	2201      	movs	r2, #1
 80043e0:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043e2:	187a      	adds	r2, r7, r1
 80043e4:	23a0      	movs	r3, #160	@ 0xa0
 80043e6:	05db      	lsls	r3, r3, #23
 80043e8:	0011      	movs	r1, r2
 80043ea:	0018      	movs	r0, r3
 80043ec:	f000 ffc4 	bl	8005378 <HAL_GPIO_Init>

		/* USART2 DMA Init */
		/* USART2_TX Init */
		hdma_usart2_tx.Instance = DMA1_Channel3;
 80043f0:	4b37      	ldr	r3, [pc, #220]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 80043f2:	4a38      	ldr	r2, [pc, #224]	@ (80044d4 <HAL_UART_MspInit+0x194>)
 80043f4:	601a      	str	r2, [r3, #0]
		hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80043f6:	4b36      	ldr	r3, [pc, #216]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 80043f8:	2235      	movs	r2, #53	@ 0x35
 80043fa:	605a      	str	r2, [r3, #4]
		hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80043fc:	4b34      	ldr	r3, [pc, #208]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 80043fe:	2210      	movs	r2, #16
 8004400:	609a      	str	r2, [r3, #8]
		hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004402:	4b33      	ldr	r3, [pc, #204]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 8004404:	2200      	movs	r2, #0
 8004406:	60da      	str	r2, [r3, #12]
		hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004408:	4b31      	ldr	r3, [pc, #196]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 800440a:	2280      	movs	r2, #128	@ 0x80
 800440c:	611a      	str	r2, [r3, #16]
		hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800440e:	4b30      	ldr	r3, [pc, #192]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 8004410:	2200      	movs	r2, #0
 8004412:	615a      	str	r2, [r3, #20]
		hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004414:	4b2e      	ldr	r3, [pc, #184]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 8004416:	2200      	movs	r2, #0
 8004418:	619a      	str	r2, [r3, #24]
		hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800441a:	4b2d      	ldr	r3, [pc, #180]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 800441c:	2200      	movs	r2, #0
 800441e:	61da      	str	r2, [r3, #28]
		hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004420:	4b2b      	ldr	r3, [pc, #172]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 8004422:	2200      	movs	r2, #0
 8004424:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004426:	4b2a      	ldr	r3, [pc, #168]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 8004428:	0018      	movs	r0, r3
 800442a:	f000 fb2d 	bl	8004a88 <HAL_DMA_Init>
 800442e:	1e03      	subs	r3, r0, #0
 8004430:	d001      	beq.n	8004436 <HAL_UART_MspInit+0xf6>
		{
			Error_Handler();
 8004432:	f7ff fd83 	bl	8003f3c <Error_Handler>
		}

		__HAL_LINKDMA(huart, hdmatx, hdma_usart2_tx);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a25      	ldr	r2, [pc, #148]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 800443a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800443c:	4b24      	ldr	r3, [pc, #144]	@ (80044d0 <HAL_UART_MspInit+0x190>)
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	629a      	str	r2, [r3, #40]	@ 0x28

		/* USART2 interrupt Init */
		HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 8004442:	2200      	movs	r2, #0
 8004444:	2100      	movs	r1, #0
 8004446:	201c      	movs	r0, #28
 8004448:	f000 faec 	bl	8004a24 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 800444c:	201c      	movs	r0, #28
 800444e:	f000 fafe 	bl	8004a4e <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN USART4_MspInit 1 */

		/* USER CODE END USART4_MspInit 1 */
	}

}
 8004452:	e035      	b.n	80044c0 <HAL_UART_MspInit+0x180>
	else if (huart->Instance == USART4)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a1f      	ldr	r2, [pc, #124]	@ (80044d8 <HAL_UART_MspInit+0x198>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d130      	bne.n	80044c0 <HAL_UART_MspInit+0x180>
		__HAL_RCC_USART4_CLK_ENABLE();
 800445e:	4b1b      	ldr	r3, [pc, #108]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 8004460:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004462:	4b1a      	ldr	r3, [pc, #104]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 8004464:	2180      	movs	r1, #128	@ 0x80
 8004466:	0309      	lsls	r1, r1, #12
 8004468:	430a      	orrs	r2, r1
 800446a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800446c:	4b17      	ldr	r3, [pc, #92]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 800446e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004470:	2380      	movs	r3, #128	@ 0x80
 8004472:	031b      	lsls	r3, r3, #12
 8004474:	4013      	ands	r3, r2
 8004476:	60fb      	str	r3, [r7, #12]
 8004478:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800447a:	4b14      	ldr	r3, [pc, #80]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 800447c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800447e:	4b13      	ldr	r3, [pc, #76]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 8004480:	2101      	movs	r1, #1
 8004482:	430a      	orrs	r2, r1
 8004484:	635a      	str	r2, [r3, #52]	@ 0x34
 8004486:	4b11      	ldr	r3, [pc, #68]	@ (80044cc <HAL_UART_MspInit+0x18c>)
 8004488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800448a:	2201      	movs	r2, #1
 800448c:	4013      	ands	r3, r2
 800448e:	60bb      	str	r3, [r7, #8]
 8004490:	68bb      	ldr	r3, [r7, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8004492:	2164      	movs	r1, #100	@ 0x64
 8004494:	187b      	adds	r3, r7, r1
 8004496:	2203      	movs	r2, #3
 8004498:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800449a:	187b      	adds	r3, r7, r1
 800449c:	2202      	movs	r2, #2
 800449e:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a0:	187b      	adds	r3, r7, r1
 80044a2:	2200      	movs	r2, #0
 80044a4:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044a6:	187b      	adds	r3, r7, r1
 80044a8:	2200      	movs	r2, #0
 80044aa:	60da      	str	r2, [r3, #12]
		GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 80044ac:	187b      	adds	r3, r7, r1
 80044ae:	2204      	movs	r2, #4
 80044b0:	611a      	str	r2, [r3, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044b2:	187a      	adds	r2, r7, r1
 80044b4:	23a0      	movs	r3, #160	@ 0xa0
 80044b6:	05db      	lsls	r3, r3, #23
 80044b8:	0011      	movs	r1, r2
 80044ba:	0018      	movs	r0, r3
 80044bc:	f000 ff5c 	bl	8005378 <HAL_GPIO_Init>
}
 80044c0:	46c0      	nop			@ (mov r8, r8)
 80044c2:	46bd      	mov	sp, r7
 80044c4:	b01f      	add	sp, #124	@ 0x7c
 80044c6:	bd90      	pop	{r4, r7, pc}
 80044c8:	40004400 	.word	0x40004400
 80044cc:	40021000 	.word	0x40021000
 80044d0:	200006f4 	.word	0x200006f4
 80044d4:	40020030 	.word	0x40020030
 80044d8:	40004c00 	.word	0x40004c00

080044dc <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 80044e0:	46c0      	nop			@ (mov r8, r8)
 80044e2:	e7fd      	b.n	80044e0 <NMI_Handler+0x4>

080044e4 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 80044e8:	46c0      	nop			@ (mov r8, r8)
 80044ea:	e7fd      	b.n	80044e8 <HardFault_Handler+0x4>

080044ec <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0

	/* USER CODE END SVC_IRQn 0 */
	/* USER CODE BEGIN SVC_IRQn 1 */

	/* USER CODE END SVC_IRQn 1 */
}
 80044f0:	46c0      	nop			@ (mov r8, r8)
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80044fa:	46c0      	nop			@ (mov r8, r8)
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */
	breathe_LED();
 8004504:	f7ff f898 	bl	8003638 <breathe_LED>
	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8004508:	f000 f98a 	bl	8004820 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 800450c:	46c0      	nop			@ (mov r8, r8)
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}

08004512 <EXTI4_15_IRQHandler>:

/**
 * @brief This function handles EXTI line 4 to 15 interrupts.
 */
void EXTI4_15_IRQHandler(void)
{
 8004512:	b580      	push	{r7, lr}
 8004514:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI4_15_IRQn 0 */

	/* USER CODE END EXTI4_15_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8004516:	2380      	movs	r3, #128	@ 0x80
 8004518:	01db      	lsls	r3, r3, #7
 800451a:	0018      	movs	r0, r3
 800451c:	f001 f8b6 	bl	800568c <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI4_15_IRQn 1 */

	/* USER CODE END EXTI4_15_IRQn 1 */
}
 8004520:	46c0      	nop			@ (mov r8, r8)
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <USB_UCPD1_2_IRQHandler>:

/**
 * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
 */
void USB_UCPD1_2_IRQHandler(void)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

	/* USER CODE END USB_UCPD1_2_IRQn 0 */
	HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 800452c:	4b03      	ldr	r3, [pc, #12]	@ (800453c <USB_UCPD1_2_IRQHandler+0x14>)
 800452e:	0018      	movs	r0, r3
 8004530:	f002 f964 	bl	80067fc <HAL_PCD_IRQHandler>
	/* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

	/* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 8004534:	46c0      	nop			@ (mov r8, r8)
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	46c0      	nop			@ (mov r8, r8)
 800453c:	20001c58 	.word	0x20001c58

08004540 <DMA1_Channel2_3_IRQHandler>:

/**
 * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
 */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

	/* USER CODE END DMA1_Channel2_3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004544:	4b03      	ldr	r3, [pc, #12]	@ (8004554 <DMA1_Channel2_3_IRQHandler+0x14>)
 8004546:	0018      	movs	r0, r3
 8004548:	f000 fc12 	bl	8004d70 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

	/* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800454c:	46c0      	nop			@ (mov r8, r8)
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	46c0      	nop			@ (mov r8, r8)
 8004554:	200006f4 	.word	0x200006f4

08004558 <USART2_LPUART2_IRQHandler>:

/**
 * @brief This function handles USART2 + LPUART2 Interrupt.
 */
void USART2_LPUART2_IRQHandler(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

	/* USER CODE END USART2_LPUART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 800455c:	4b03      	ldr	r3, [pc, #12]	@ (800456c <USART2_LPUART2_IRQHandler+0x14>)
 800455e:	0018      	movs	r0, r3
 8004560:	f005 fe7c 	bl	800a25c <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

	/* USER CODE END USART2_LPUART2_IRQn 1 */
}
 8004564:	46c0      	nop			@ (mov r8, r8)
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	46c0      	nop			@ (mov r8, r8)
 800456c:	200005cc 	.word	0x200005cc

08004570 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
  return 1;
 8004574:	2301      	movs	r3, #1
}
 8004576:	0018      	movs	r0, r3
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <_kill>:

int _kill(int pid, int sig)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004586:	f00c fe7d 	bl	8011284 <__errno>
 800458a:	0003      	movs	r3, r0
 800458c:	2216      	movs	r2, #22
 800458e:	601a      	str	r2, [r3, #0]
  return -1;
 8004590:	2301      	movs	r3, #1
 8004592:	425b      	negs	r3, r3
}
 8004594:	0018      	movs	r0, r3
 8004596:	46bd      	mov	sp, r7
 8004598:	b002      	add	sp, #8
 800459a:	bd80      	pop	{r7, pc}

0800459c <_exit>:

void _exit (int status)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80045a4:	2301      	movs	r3, #1
 80045a6:	425a      	negs	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	0011      	movs	r1, r2
 80045ac:	0018      	movs	r0, r3
 80045ae:	f7ff ffe5 	bl	800457c <_kill>
  while (1) {}    /* Make sure we hang here */
 80045b2:	46c0      	nop			@ (mov r8, r8)
 80045b4:	e7fd      	b.n	80045b2 <_exit+0x16>

080045b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b086      	sub	sp, #24
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	60f8      	str	r0, [r7, #12]
 80045be:	60b9      	str	r1, [r7, #8]
 80045c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045c2:	2300      	movs	r3, #0
 80045c4:	617b      	str	r3, [r7, #20]
 80045c6:	e00a      	b.n	80045de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80045c8:	e000      	b.n	80045cc <_read+0x16>
 80045ca:	bf00      	nop
 80045cc:	0001      	movs	r1, r0
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	1c5a      	adds	r2, r3, #1
 80045d2:	60ba      	str	r2, [r7, #8]
 80045d4:	b2ca      	uxtb	r2, r1
 80045d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	3301      	adds	r3, #1
 80045dc:	617b      	str	r3, [r7, #20]
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	dbf0      	blt.n	80045c8 <_read+0x12>
  }

  return len;
 80045e6:	687b      	ldr	r3, [r7, #4]
}
 80045e8:	0018      	movs	r0, r3
 80045ea:	46bd      	mov	sp, r7
 80045ec:	b006      	add	sp, #24
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b086      	sub	sp, #24
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045fc:	2300      	movs	r3, #0
 80045fe:	617b      	str	r3, [r7, #20]
 8004600:	e009      	b.n	8004616 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	60ba      	str	r2, [r7, #8]
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	0018      	movs	r0, r3
 800460c:	e000      	b.n	8004610 <_write+0x20>
 800460e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	3301      	adds	r3, #1
 8004614:	617b      	str	r3, [r7, #20]
 8004616:	697a      	ldr	r2, [r7, #20]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	429a      	cmp	r2, r3
 800461c:	dbf1      	blt.n	8004602 <_write+0x12>
  }
  return len;
 800461e:	687b      	ldr	r3, [r7, #4]
}
 8004620:	0018      	movs	r0, r3
 8004622:	46bd      	mov	sp, r7
 8004624:	b006      	add	sp, #24
 8004626:	bd80      	pop	{r7, pc}

08004628 <_close>:

int _close(int file)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004630:	2301      	movs	r3, #1
 8004632:	425b      	negs	r3, r3
}
 8004634:	0018      	movs	r0, r3
 8004636:	46bd      	mov	sp, r7
 8004638:	b002      	add	sp, #8
 800463a:	bd80      	pop	{r7, pc}

0800463c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	2280      	movs	r2, #128	@ 0x80
 800464a:	0192      	lsls	r2, r2, #6
 800464c:	605a      	str	r2, [r3, #4]
  return 0;
 800464e:	2300      	movs	r3, #0
}
 8004650:	0018      	movs	r0, r3
 8004652:	46bd      	mov	sp, r7
 8004654:	b002      	add	sp, #8
 8004656:	bd80      	pop	{r7, pc}

08004658 <_isatty>:

int _isatty(int file)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004660:	2301      	movs	r3, #1
}
 8004662:	0018      	movs	r0, r3
 8004664:	46bd      	mov	sp, r7
 8004666:	b002      	add	sp, #8
 8004668:	bd80      	pop	{r7, pc}

0800466a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b084      	sub	sp, #16
 800466e:	af00      	add	r7, sp, #0
 8004670:	60f8      	str	r0, [r7, #12]
 8004672:	60b9      	str	r1, [r7, #8]
 8004674:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004676:	2300      	movs	r3, #0
}
 8004678:	0018      	movs	r0, r3
 800467a:	46bd      	mov	sp, r7
 800467c:	b004      	add	sp, #16
 800467e:	bd80      	pop	{r7, pc}

08004680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8004688:	4a14      	ldr	r2, [pc, #80]	@ (80046dc <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 800468a:	4b15      	ldr	r3, [pc, #84]	@ (80046e0 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end)
 8004694:	4b13      	ldr	r3, [pc, #76]	@ (80046e4 <_sbrk+0x64>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d102      	bne.n	80046a2 <_sbrk+0x22>
	{
		__sbrk_heap_end = &_end;
 800469c:	4b11      	ldr	r3, [pc, #68]	@ (80046e4 <_sbrk+0x64>)
 800469e:	4a12      	ldr	r2, [pc, #72]	@ (80046e8 <_sbrk+0x68>)
 80046a0:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap)
 80046a2:	4b10      	ldr	r3, [pc, #64]	@ (80046e4 <_sbrk+0x64>)
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	18d3      	adds	r3, r2, r3
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d207      	bcs.n	80046c0 <_sbrk+0x40>
	{
		errno = ENOMEM;
 80046b0:	f00c fde8 	bl	8011284 <__errno>
 80046b4:	0003      	movs	r3, r0
 80046b6:	220c      	movs	r2, #12
 80046b8:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80046ba:	2301      	movs	r3, #1
 80046bc:	425b      	negs	r3, r3
 80046be:	e009      	b.n	80046d4 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 80046c0:	4b08      	ldr	r3, [pc, #32]	@ (80046e4 <_sbrk+0x64>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 80046c6:	4b07      	ldr	r3, [pc, #28]	@ (80046e4 <_sbrk+0x64>)
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	18d2      	adds	r2, r2, r3
 80046ce:	4b05      	ldr	r3, [pc, #20]	@ (80046e4 <_sbrk+0x64>)
 80046d0:	601a      	str	r2, [r3, #0]

	return (void*) prev_heap_end;
 80046d2:	68fb      	ldr	r3, [r7, #12]
}
 80046d4:	0018      	movs	r0, r3
 80046d6:	46bd      	mov	sp, r7
 80046d8:	b006      	add	sp, #24
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	20024000 	.word	0x20024000
 80046e0:	00000400 	.word	0x00000400
 80046e4:	2000076c 	.word	0x2000076c
 80046e8:	200022a8 	.word	0x200022a8

080046ec <SystemInit>:
 * @brief  Setup the microcontroller system.
 * @param  None
 * @retval None
 */
void SystemInit(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80046f0:	46c0      	nop			@ (mov r8, r8)
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
	...

080046f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80046f8:	480d      	ldr	r0, [pc, #52]	@ (8004730 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80046fa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80046fc:	f7ff fff6 	bl	80046ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004700:	480c      	ldr	r0, [pc, #48]	@ (8004734 <LoopForever+0x6>)
  ldr r1, =_edata
 8004702:	490d      	ldr	r1, [pc, #52]	@ (8004738 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004704:	4a0d      	ldr	r2, [pc, #52]	@ (800473c <LoopForever+0xe>)
  movs r3, #0
 8004706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004708:	e002      	b.n	8004710 <LoopCopyDataInit>

0800470a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800470a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800470c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800470e:	3304      	adds	r3, #4

08004710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004714:	d3f9      	bcc.n	800470a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004716:	4a0a      	ldr	r2, [pc, #40]	@ (8004740 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004718:	4c0a      	ldr	r4, [pc, #40]	@ (8004744 <LoopForever+0x16>)
  movs r3, #0
 800471a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800471c:	e001      	b.n	8004722 <LoopFillZerobss>

0800471e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800471e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004720:	3204      	adds	r2, #4

08004722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004724:	d3fb      	bcc.n	800471e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004726:	f00c fdb3 	bl	8011290 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800472a:	f7ff f819 	bl	8003760 <main>

0800472e <LoopForever>:

LoopForever:
  b LoopForever
 800472e:	e7fe      	b.n	800472e <LoopForever>
  ldr   r0, =_estack
 8004730:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8004734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004738:	200002e4 	.word	0x200002e4
  ldr r2, =_sidata
 800473c:	08013e94 	.word	0x08013e94
  ldr r2, =_sbss
 8004740:	200002e4 	.word	0x200002e4
  ldr r4, =_ebss
 8004744:	200022a4 	.word	0x200022a4

08004748 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004748:	e7fe      	b.n	8004748 <ADC1_COMP_IRQHandler>
	...

0800474c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004752:	1dfb      	adds	r3, r7, #7
 8004754:	2200      	movs	r2, #0
 8004756:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004758:	4b0b      	ldr	r3, [pc, #44]	@ (8004788 <HAL_Init+0x3c>)
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	4b0a      	ldr	r3, [pc, #40]	@ (8004788 <HAL_Init+0x3c>)
 800475e:	2180      	movs	r1, #128	@ 0x80
 8004760:	0049      	lsls	r1, r1, #1
 8004762:	430a      	orrs	r2, r1
 8004764:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004766:	2003      	movs	r0, #3
 8004768:	f000 f810 	bl	800478c <HAL_InitTick>
 800476c:	1e03      	subs	r3, r0, #0
 800476e:	d003      	beq.n	8004778 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004770:	1dfb      	adds	r3, r7, #7
 8004772:	2201      	movs	r2, #1
 8004774:	701a      	strb	r2, [r3, #0]
 8004776:	e001      	b.n	800477c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004778:	f7ff fbe6 	bl	8003f48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800477c:	1dfb      	adds	r3, r7, #7
 800477e:	781b      	ldrb	r3, [r3, #0]
}
 8004780:	0018      	movs	r0, r3
 8004782:	46bd      	mov	sp, r7
 8004784:	b002      	add	sp, #8
 8004786:	bd80      	pop	{r7, pc}
 8004788:	40022000 	.word	0x40022000

0800478c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800478c:	b590      	push	{r4, r7, lr}
 800478e:	b085      	sub	sp, #20
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004794:	230f      	movs	r3, #15
 8004796:	18fb      	adds	r3, r7, r3
 8004798:	2200      	movs	r2, #0
 800479a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800479c:	4b1d      	ldr	r3, [pc, #116]	@ (8004814 <HAL_InitTick+0x88>)
 800479e:	781b      	ldrb	r3, [r3, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d02b      	beq.n	80047fc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80047a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004818 <HAL_InitTick+0x8c>)
 80047a6:	681c      	ldr	r4, [r3, #0]
 80047a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004814 <HAL_InitTick+0x88>)
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	0019      	movs	r1, r3
 80047ae:	23fa      	movs	r3, #250	@ 0xfa
 80047b0:	0098      	lsls	r0, r3, #2
 80047b2:	f7fb fccd 	bl	8000150 <__udivsi3>
 80047b6:	0003      	movs	r3, r0
 80047b8:	0019      	movs	r1, r3
 80047ba:	0020      	movs	r0, r4
 80047bc:	f7fb fcc8 	bl	8000150 <__udivsi3>
 80047c0:	0003      	movs	r3, r0
 80047c2:	0018      	movs	r0, r3
 80047c4:	f000 f953 	bl	8004a6e <HAL_SYSTICK_Config>
 80047c8:	1e03      	subs	r3, r0, #0
 80047ca:	d112      	bne.n	80047f2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b03      	cmp	r3, #3
 80047d0:	d80a      	bhi.n	80047e8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047d2:	6879      	ldr	r1, [r7, #4]
 80047d4:	2301      	movs	r3, #1
 80047d6:	425b      	negs	r3, r3
 80047d8:	2200      	movs	r2, #0
 80047da:	0018      	movs	r0, r3
 80047dc:	f000 f922 	bl	8004a24 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80047e0:	4b0e      	ldr	r3, [pc, #56]	@ (800481c <HAL_InitTick+0x90>)
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	601a      	str	r2, [r3, #0]
 80047e6:	e00d      	b.n	8004804 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80047e8:	230f      	movs	r3, #15
 80047ea:	18fb      	adds	r3, r7, r3
 80047ec:	2201      	movs	r2, #1
 80047ee:	701a      	strb	r2, [r3, #0]
 80047f0:	e008      	b.n	8004804 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80047f2:	230f      	movs	r3, #15
 80047f4:	18fb      	adds	r3, r7, r3
 80047f6:	2201      	movs	r2, #1
 80047f8:	701a      	strb	r2, [r3, #0]
 80047fa:	e003      	b.n	8004804 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80047fc:	230f      	movs	r3, #15
 80047fe:	18fb      	adds	r3, r7, r3
 8004800:	2201      	movs	r2, #1
 8004802:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004804:	230f      	movs	r3, #15
 8004806:	18fb      	adds	r3, r7, r3
 8004808:	781b      	ldrb	r3, [r3, #0]
}
 800480a:	0018      	movs	r0, r3
 800480c:	46bd      	mov	sp, r7
 800480e:	b005      	add	sp, #20
 8004810:	bd90      	pop	{r4, r7, pc}
 8004812:	46c0      	nop			@ (mov r8, r8)
 8004814:	20000024 	.word	0x20000024
 8004818:	2000001c 	.word	0x2000001c
 800481c:	20000020 	.word	0x20000020

08004820 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004824:	4b05      	ldr	r3, [pc, #20]	@ (800483c <HAL_IncTick+0x1c>)
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	001a      	movs	r2, r3
 800482a:	4b05      	ldr	r3, [pc, #20]	@ (8004840 <HAL_IncTick+0x20>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	18d2      	adds	r2, r2, r3
 8004830:	4b03      	ldr	r3, [pc, #12]	@ (8004840 <HAL_IncTick+0x20>)
 8004832:	601a      	str	r2, [r3, #0]
}
 8004834:	46c0      	nop			@ (mov r8, r8)
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	46c0      	nop			@ (mov r8, r8)
 800483c:	20000024 	.word	0x20000024
 8004840:	20000770 	.word	0x20000770

08004844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	af00      	add	r7, sp, #0
  return uwTick;
 8004848:	4b02      	ldr	r3, [pc, #8]	@ (8004854 <HAL_GetTick+0x10>)
 800484a:	681b      	ldr	r3, [r3, #0]
}
 800484c:	0018      	movs	r0, r3
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	46c0      	nop			@ (mov r8, r8)
 8004854:	20000770 	.word	0x20000770

08004858 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004860:	f7ff fff0 	bl	8004844 <HAL_GetTick>
 8004864:	0003      	movs	r3, r0
 8004866:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	3301      	adds	r3, #1
 8004870:	d005      	beq.n	800487e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004872:	4b0a      	ldr	r3, [pc, #40]	@ (800489c <HAL_Delay+0x44>)
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	001a      	movs	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	189b      	adds	r3, r3, r2
 800487c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800487e:	46c0      	nop			@ (mov r8, r8)
 8004880:	f7ff ffe0 	bl	8004844 <HAL_GetTick>
 8004884:	0002      	movs	r2, r0
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	429a      	cmp	r2, r3
 800488e:	d8f7      	bhi.n	8004880 <HAL_Delay+0x28>
  {
  }
}
 8004890:	46c0      	nop			@ (mov r8, r8)
 8004892:	46c0      	nop			@ (mov r8, r8)
 8004894:	46bd      	mov	sp, r7
 8004896:	b004      	add	sp, #16
 8004898:	bd80      	pop	{r7, pc}
 800489a:	46c0      	nop			@ (mov r8, r8)
 800489c:	20000024 	.word	0x20000024

080048a0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80048a8:	4b06      	ldr	r3, [pc, #24]	@ (80048c4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a06      	ldr	r2, [pc, #24]	@ (80048c8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80048ae:	4013      	ands	r3, r2
 80048b0:	0019      	movs	r1, r3
 80048b2:	4b04      	ldr	r3, [pc, #16]	@ (80048c4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	430a      	orrs	r2, r1
 80048b8:	601a      	str	r2, [r3, #0]
}
 80048ba:	46c0      	nop			@ (mov r8, r8)
 80048bc:	46bd      	mov	sp, r7
 80048be:	b002      	add	sp, #8
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	46c0      	nop			@ (mov r8, r8)
 80048c4:	40010000 	.word	0x40010000
 80048c8:	fffff9ff 	.word	0xfffff9ff

080048cc <__NVIC_EnableIRQ>:
 \details Enables a device specific interrupt in the NVIC interrupt controller.
 \param [in]      IRQn  Device specific interrupt number.
 \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	0002      	movs	r2, r0
 80048d4:	1dfb      	adds	r3, r7, #7
 80048d6:	701a      	strb	r2, [r3, #0]
	if ((int32_t) (IRQn) >= 0)
 80048d8:	1dfb      	adds	r3, r7, #7
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80048de:	d809      	bhi.n	80048f4 <__NVIC_EnableIRQ+0x28>
	{
		__COMPILER_BARRIER();
		NVIC->ISER[0U] = (uint32_t) (1UL << (((uint32_t) IRQn) & 0x1FUL));
 80048e0:	1dfb      	adds	r3, r7, #7
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	001a      	movs	r2, r3
 80048e6:	231f      	movs	r3, #31
 80048e8:	401a      	ands	r2, r3
 80048ea:	4b04      	ldr	r3, [pc, #16]	@ (80048fc <__NVIC_EnableIRQ+0x30>)
 80048ec:	2101      	movs	r1, #1
 80048ee:	4091      	lsls	r1, r2
 80048f0:	000a      	movs	r2, r1
 80048f2:	601a      	str	r2, [r3, #0]
		__COMPILER_BARRIER();
	}
}
 80048f4:	46c0      	nop			@ (mov r8, r8)
 80048f6:	46bd      	mov	sp, r7
 80048f8:	b002      	add	sp, #8
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	e000e100 	.word	0xe000e100

08004900 <__NVIC_SetPriority>:
 \param [in]      IRQn  Interrupt number.
 \param [in]  priority  Priority to set.
 \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004900:	b590      	push	{r4, r7, lr}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	0002      	movs	r2, r0
 8004908:	6039      	str	r1, [r7, #0]
 800490a:	1dfb      	adds	r3, r7, #7
 800490c:	701a      	strb	r2, [r3, #0]
	if ((int32_t) (IRQn) >= 0)
 800490e:	1dfb      	adds	r3, r7, #7
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	2b7f      	cmp	r3, #127	@ 0x7f
 8004914:	d828      	bhi.n	8004968 <__NVIC_SetPriority+0x68>
	{
		NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t) (NVIC->IP[_IP_IDX(IRQn)]
 8004916:	4a2f      	ldr	r2, [pc, #188]	@ (80049d4 <__NVIC_SetPriority+0xd4>)
 8004918:	1dfb      	adds	r3, r7, #7
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	b25b      	sxtb	r3, r3
 800491e:	089b      	lsrs	r3, r3, #2
 8004920:	33c0      	adds	r3, #192	@ 0xc0
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	589b      	ldr	r3, [r3, r2]
				& ~(0xFFUL << _BIT_SHIFT(IRQn)))
 8004926:	1dfa      	adds	r2, r7, #7
 8004928:	7812      	ldrb	r2, [r2, #0]
 800492a:	0011      	movs	r1, r2
 800492c:	2203      	movs	r2, #3
 800492e:	400a      	ands	r2, r1
 8004930:	00d2      	lsls	r2, r2, #3
 8004932:	21ff      	movs	r1, #255	@ 0xff
 8004934:	4091      	lsls	r1, r2
 8004936:	000a      	movs	r2, r1
 8004938:	43d2      	mvns	r2, r2
		NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t) (NVIC->IP[_IP_IDX(IRQn)]
 800493a:	401a      	ands	r2, r3
 800493c:	0011      	movs	r1, r2
				| (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL)
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	019b      	lsls	r3, r3, #6
 8004942:	22ff      	movs	r2, #255	@ 0xff
 8004944:	401a      	ands	r2, r3
						<< _BIT_SHIFT(IRQn)));
 8004946:	1dfb      	adds	r3, r7, #7
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	0018      	movs	r0, r3
 800494c:	2303      	movs	r3, #3
 800494e:	4003      	ands	r3, r0
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	409a      	lsls	r2, r3
		NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t) (NVIC->IP[_IP_IDX(IRQn)]
 8004954:	481f      	ldr	r0, [pc, #124]	@ (80049d4 <__NVIC_SetPriority+0xd4>)
 8004956:	1dfb      	adds	r3, r7, #7
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	b25b      	sxtb	r3, r3
 800495c:	089b      	lsrs	r3, r3, #2
				| (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL)
 800495e:	430a      	orrs	r2, r1
		NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t) (NVIC->IP[_IP_IDX(IRQn)]
 8004960:	33c0      	adds	r3, #192	@ 0xc0
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	501a      	str	r2, [r3, r0]
		SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t) (SCB->SHP[_SHP_IDX(IRQn)]
				& ~(0xFFUL << _BIT_SHIFT(IRQn)))
				| (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL)
						<< _BIT_SHIFT(IRQn)));
	}
}
 8004966:	e031      	b.n	80049cc <__NVIC_SetPriority+0xcc>
		SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t) (SCB->SHP[_SHP_IDX(IRQn)]
 8004968:	4a1b      	ldr	r2, [pc, #108]	@ (80049d8 <__NVIC_SetPriority+0xd8>)
 800496a:	1dfb      	adds	r3, r7, #7
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	0019      	movs	r1, r3
 8004970:	230f      	movs	r3, #15
 8004972:	400b      	ands	r3, r1
 8004974:	3b08      	subs	r3, #8
 8004976:	089b      	lsrs	r3, r3, #2
 8004978:	3306      	adds	r3, #6
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	18d3      	adds	r3, r2, r3
 800497e:	3304      	adds	r3, #4
 8004980:	681b      	ldr	r3, [r3, #0]
				& ~(0xFFUL << _BIT_SHIFT(IRQn)))
 8004982:	1dfa      	adds	r2, r7, #7
 8004984:	7812      	ldrb	r2, [r2, #0]
 8004986:	0011      	movs	r1, r2
 8004988:	2203      	movs	r2, #3
 800498a:	400a      	ands	r2, r1
 800498c:	00d2      	lsls	r2, r2, #3
 800498e:	21ff      	movs	r1, #255	@ 0xff
 8004990:	4091      	lsls	r1, r2
 8004992:	000a      	movs	r2, r1
 8004994:	43d2      	mvns	r2, r2
		SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t) (SCB->SHP[_SHP_IDX(IRQn)]
 8004996:	401a      	ands	r2, r3
 8004998:	0011      	movs	r1, r2
				| (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL)
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	019b      	lsls	r3, r3, #6
 800499e:	22ff      	movs	r2, #255	@ 0xff
 80049a0:	401a      	ands	r2, r3
						<< _BIT_SHIFT(IRQn)));
 80049a2:	1dfb      	adds	r3, r7, #7
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	0018      	movs	r0, r3
 80049a8:	2303      	movs	r3, #3
 80049aa:	4003      	ands	r3, r0
 80049ac:	00db      	lsls	r3, r3, #3
 80049ae:	409a      	lsls	r2, r3
		SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t) (SCB->SHP[_SHP_IDX(IRQn)]
 80049b0:	4809      	ldr	r0, [pc, #36]	@ (80049d8 <__NVIC_SetPriority+0xd8>)
 80049b2:	1dfb      	adds	r3, r7, #7
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	001c      	movs	r4, r3
 80049b8:	230f      	movs	r3, #15
 80049ba:	4023      	ands	r3, r4
 80049bc:	3b08      	subs	r3, #8
 80049be:	089b      	lsrs	r3, r3, #2
				| (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL)
 80049c0:	430a      	orrs	r2, r1
		SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t) (SCB->SHP[_SHP_IDX(IRQn)]
 80049c2:	3306      	adds	r3, #6
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	18c3      	adds	r3, r0, r3
 80049c8:	3304      	adds	r3, #4
 80049ca:	601a      	str	r2, [r3, #0]
}
 80049cc:	46c0      	nop			@ (mov r8, r8)
 80049ce:	46bd      	mov	sp, r7
 80049d0:	b003      	add	sp, #12
 80049d2:	bd90      	pop	{r4, r7, pc}
 80049d4:	e000e100 	.word	0xe000e100
 80049d8:	e000ed00 	.word	0xe000ed00

080049dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	1e5a      	subs	r2, r3, #1
 80049e8:	2380      	movs	r3, #128	@ 0x80
 80049ea:	045b      	lsls	r3, r3, #17
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d301      	bcc.n	80049f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80049f0:	2301      	movs	r3, #1
 80049f2:	e010      	b.n	8004a16 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004a20 <SysTick_Config+0x44>)
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	3a01      	subs	r2, #1
 80049fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049fc:	2301      	movs	r3, #1
 80049fe:	425b      	negs	r3, r3
 8004a00:	2103      	movs	r1, #3
 8004a02:	0018      	movs	r0, r3
 8004a04:	f7ff ff7c 	bl	8004900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a08:	4b05      	ldr	r3, [pc, #20]	@ (8004a20 <SysTick_Config+0x44>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a0e:	4b04      	ldr	r3, [pc, #16]	@ (8004a20 <SysTick_Config+0x44>)
 8004a10:	2207      	movs	r2, #7
 8004a12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	0018      	movs	r0, r3
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	b002      	add	sp, #8
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	46c0      	nop			@ (mov r8, r8)
 8004a20:	e000e010 	.word	0xe000e010

08004a24 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60b9      	str	r1, [r7, #8]
 8004a2c:	607a      	str	r2, [r7, #4]
 8004a2e:	210f      	movs	r1, #15
 8004a30:	187b      	adds	r3, r7, r1
 8004a32:	1c02      	adds	r2, r0, #0
 8004a34:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004a36:	68ba      	ldr	r2, [r7, #8]
 8004a38:	187b      	adds	r3, r7, r1
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	b25b      	sxtb	r3, r3
 8004a3e:	0011      	movs	r1, r2
 8004a40:	0018      	movs	r0, r3
 8004a42:	f7ff ff5d 	bl	8004900 <__NVIC_SetPriority>
}
 8004a46:	46c0      	nop			@ (mov r8, r8)
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	b004      	add	sp, #16
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b082      	sub	sp, #8
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	0002      	movs	r2, r0
 8004a56:	1dfb      	adds	r3, r7, #7
 8004a58:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a5a:	1dfb      	adds	r3, r7, #7
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	b25b      	sxtb	r3, r3
 8004a60:	0018      	movs	r0, r3
 8004a62:	f7ff ff33 	bl	80048cc <__NVIC_EnableIRQ>
}
 8004a66:	46c0      	nop			@ (mov r8, r8)
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	b002      	add	sp, #8
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b082      	sub	sp, #8
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	0018      	movs	r0, r3
 8004a7a:	f7ff ffaf 	bl	80049dc <SysTick_Config>
 8004a7e:	0003      	movs	r3, r0
}
 8004a80:	0018      	movs	r0, r3
 8004a82:	46bd      	mov	sp, r7
 8004a84:	b002      	add	sp, #8
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <HAL_DMA_Init>:
 * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
 *             the configuration information for the specified DMA Channel.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
	/* Check the DMA handle allocation */
	if (hdma == NULL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_DMA_Init+0x12>
	{
		return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e091      	b.n	8004bbe <HAL_DMA_Init+0x136>

	assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

	/* Compute the channel index */
#if defined(DMA2)
	if ((uint32_t) (hdma->Instance) < (uint32_t) (DMA2_Channel1))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	001a      	movs	r2, r3
 8004aa0:	4b49      	ldr	r3, [pc, #292]	@ (8004bc8 <HAL_DMA_Init+0x140>)
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d810      	bhi.n	8004ac8 <HAL_DMA_Init+0x40>
	{
		/* DMA1 */
		hdma->ChannelIndex = (((uint32_t) hdma->Instance
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
				- (uint32_t) DMA1_Channel1)
 8004aaa:	4a48      	ldr	r2, [pc, #288]	@ (8004bcc <HAL_DMA_Init+0x144>)
 8004aac:	4694      	mov	ip, r2
 8004aae:	4463      	add	r3, ip
				/ ((uint32_t) DMA1_Channel2 - (uint32_t) DMA1_Channel1)) << 2U;
 8004ab0:	2114      	movs	r1, #20
 8004ab2:	0018      	movs	r0, r3
 8004ab4:	f7fb fb4c 	bl	8000150 <__udivsi3>
 8004ab8:	0003      	movs	r3, r0
 8004aba:	009a      	lsls	r2, r3, #2
		hdma->ChannelIndex = (((uint32_t) hdma->Instance
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	645a      	str	r2, [r3, #68]	@ 0x44
		hdma->DmaBaseAddress = DMA1;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a43      	ldr	r2, [pc, #268]	@ (8004bd0 <HAL_DMA_Init+0x148>)
 8004ac4:	641a      	str	r2, [r3, #64]	@ 0x40
 8004ac6:	e00f      	b.n	8004ae8 <HAL_DMA_Init+0x60>
	}
	else
	{
		/* DMA2 */
		hdma->ChannelIndex = (((uint32_t) hdma->Instance
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
				- (uint32_t) DMA2_Channel1)
 8004acc:	4a41      	ldr	r2, [pc, #260]	@ (8004bd4 <HAL_DMA_Init+0x14c>)
 8004ace:	4694      	mov	ip, r2
 8004ad0:	4463      	add	r3, ip
				/ ((uint32_t) DMA2_Channel2 - (uint32_t) DMA2_Channel1)) << 2U;
 8004ad2:	2114      	movs	r1, #20
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	f7fb fb3b 	bl	8000150 <__udivsi3>
 8004ada:	0003      	movs	r3, r0
 8004adc:	009a      	lsls	r2, r3, #2
		hdma->ChannelIndex = (((uint32_t) hdma->Instance
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	645a      	str	r2, [r3, #68]	@ 0x44
		hdma->DmaBaseAddress = DMA2;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a3c      	ldr	r2, [pc, #240]	@ (8004bd8 <HAL_DMA_Init+0x150>)
 8004ae6:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2225      	movs	r2, #37	@ 0x25
 8004aec:	2102      	movs	r1, #2
 8004aee:	5499      	strb	r1, [r3, r2]

	/* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
	CLEAR_BIT(hdma->Instance->CCR,
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4938      	ldr	r1, [pc, #224]	@ (8004bdc <HAL_DMA_Init+0x154>)
 8004afc:	400a      	ands	r2, r1
 8004afe:	601a      	str	r2, [r3, #0]
			(DMA_CCR_PL | DMA_CCR_MSIZE | DMA_CCR_PSIZE | DMA_CCR_MINC | DMA_CCR_PINC | DMA_CCR_CIRC | DMA_CCR_DIR | DMA_CCR_MEM2MEM));

	/* Set the DMA Channel configuration */
	SET_BIT(hdma->Instance->CCR,
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6819      	ldr	r1, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689a      	ldr	r2, [r3, #8]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	431a      	orrs	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	431a      	orrs	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	431a      	orrs	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	431a      	orrs	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	431a      	orrs	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	601a      	str	r2, [r3, #0]
					| hdma->Init.Priority));

	/* Initialize parameters for DMAMUX channel :
	 DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
	 */
	DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	0018      	movs	r0, r3
 8004b3a:	f000 f9dd 	bl	8004ef8 <DMA_CalcDMAMUXChannelBaseAndMask>

	if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	689a      	ldr	r2, [r3, #8]
 8004b42:	2380      	movs	r3, #128	@ 0x80
 8004b44:	01db      	lsls	r3, r3, #7
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d102      	bne.n	8004b50 <HAL_DMA_Init+0xc8>
	{
		/* if memory to memory force the request to 0*/
		hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	605a      	str	r2, [r3, #4]
	}

	/* Set peripheral request  to DMAMUX channel */
	hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b58:	217f      	movs	r1, #127	@ 0x7f
 8004b5a:	400a      	ands	r2, r1
 8004b5c:	601a      	str	r2, [r3, #0]

	/* Clear the DMAMUX synchro overrun flag */
	hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b66:	605a      	str	r2, [r3, #4]

	if (((hdma->Init.Request > 0UL)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d011      	beq.n	8004b94 <HAL_DMA_Init+0x10c>
			&& (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	2b04      	cmp	r3, #4
 8004b76:	d80d      	bhi.n	8004b94 <HAL_DMA_Init+0x10c>
	{
		/* Initialize parameters for DMAMUX request generator :
		 DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
		 */
		DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	0018      	movs	r0, r3
 8004b7c:	f000 fa06 	bl	8004f8c <DMA_CalcDMAMUXRequestGenBaseAndMask>

		/* Reset the DMAMUX request generator register*/
		hdma->DMAmuxRequestGen->RGCR = 0U;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b84:	2200      	movs	r2, #0
 8004b86:	601a      	str	r2, [r3, #0]

		/* Clear the DMAMUX request generator overrun flag */
		hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004b90:	605a      	str	r2, [r3, #4]
 8004b92:	e008      	b.n	8004ba6 <HAL_DMA_Init+0x11e>
	}
	else
	{
		hdma->DMAmuxRequestGen = 0U;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	655a      	str	r2, [r3, #84]	@ 0x54
		hdma->DMAmuxRequestGenStatus = 0U;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	659a      	str	r2, [r3, #88]	@ 0x58
		hdma->DMAmuxRequestGenStatusMask = 0U;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	65da      	str	r2, [r3, #92]	@ 0x5c
	}

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	63da      	str	r2, [r3, #60]	@ 0x3c

	/* Initialize the DMA state*/
	hdma->State = HAL_DMA_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2225      	movs	r2, #37	@ 0x25
 8004bb0:	2101      	movs	r1, #1
 8004bb2:	5499      	strb	r1, [r3, r2]

	/* Release Lock */
	__HAL_UNLOCK(hdma);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2224      	movs	r2, #36	@ 0x24
 8004bb8:	2100      	movs	r1, #0
 8004bba:	5499      	strb	r1, [r3, r2]

	return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	b002      	add	sp, #8
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	46c0      	nop			@ (mov r8, r8)
 8004bc8:	40020407 	.word	0x40020407
 8004bcc:	bffdfff8 	.word	0xbffdfff8
 8004bd0:	40020000 	.word	0x40020000
 8004bd4:	bffdfbf8 	.word	0xbffdfbf8
 8004bd8:	40020400 	.word	0x40020400
 8004bdc:	ffff800f 	.word	0xffff800f

08004be0 <HAL_DMA_Abort>:
 * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
 *             the configuration information for the specified DMA Channel.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
	/* Check the DMA peripheral handle */
	if (NULL == hdma)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_DMA_Abort+0x12>
	{
		return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e04f      	b.n	8004c92 <HAL_DMA_Abort+0xb2>
	}

	/* Check the DMA peripheral state */
	if (hdma->State != HAL_DMA_STATE_BUSY)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2225      	movs	r2, #37	@ 0x25
 8004bf6:	5c9b      	ldrb	r3, [r3, r2]
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d008      	beq.n	8004c10 <HAL_DMA_Abort+0x30>
	{
		hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2204      	movs	r2, #4
 8004c02:	63da      	str	r2, [r3, #60]	@ 0x3c

		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2224      	movs	r2, #36	@ 0x24
 8004c08:	2100      	movs	r1, #0
 8004c0a:	5499      	strb	r1, [r3, r2]

		return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e040      	b.n	8004c92 <HAL_DMA_Abort+0xb2>
	}
	else
	{
		/* Disable DMA IT */
		__HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	210e      	movs	r1, #14
 8004c1c:	438a      	bics	r2, r1
 8004c1e:	601a      	str	r2, [r3, #0]

		/* disable the DMAMUX sync overrun IT*/
		hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c2a:	491c      	ldr	r1, [pc, #112]	@ (8004c9c <HAL_DMA_Abort+0xbc>)
 8004c2c:	400a      	ands	r2, r1
 8004c2e:	601a      	str	r2, [r3, #0]

		/* Disable the channel */
		__HAL_DMA_DISABLE(hdma);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	438a      	bics	r2, r1
 8004c3e:	601a      	str	r2, [r3, #0]

		/* Clear all flags */
#if defined(DMA2)
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
				<< (hdma->ChannelIndex & 0x1CU));
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c44:	221c      	movs	r2, #28
 8004c46:	401a      	ands	r2, r3
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
				<< (hdma->ChannelIndex & 0x1CU));
 8004c4c:	2101      	movs	r1, #1
 8004c4e:	4091      	lsls	r1, r2
 8004c50:	000a      	movs	r2, r1
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8004c52:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

		/* Clear the DMAMUX synchro overrun flag */
		hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004c5c:	605a      	str	r2, [r3, #4]

		if (hdma->DMAmuxRequestGen != 0U)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00c      	beq.n	8004c80 <HAL_DMA_Abort+0xa0>
		{
			/* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
			/* disable the request gen overrun IT*/
			hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c70:	490a      	ldr	r1, [pc, #40]	@ (8004c9c <HAL_DMA_Abort+0xbc>)
 8004c72:	400a      	ands	r2, r1
 8004c74:	601a      	str	r2, [r3, #0]

			/* Clear the DMAMUX request generator overrun flag */
			hdma->DMAmuxRequestGenStatus->RGCFR =
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
					hdma->DMAmuxRequestGenStatusMask;
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
			hdma->DMAmuxRequestGenStatus->RGCFR =
 8004c7e:	605a      	str	r2, [r3, #4]
		}

		/* Change the DMA state */
		hdma->State = HAL_DMA_STATE_READY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2225      	movs	r2, #37	@ 0x25
 8004c84:	2101      	movs	r1, #1
 8004c86:	5499      	strb	r1, [r3, r2]

		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2224      	movs	r2, #36	@ 0x24
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	5499      	strb	r1, [r3, r2]
	}

	return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	0018      	movs	r0, r3
 8004c94:	46bd      	mov	sp, r7
 8004c96:	b002      	add	sp, #8
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	46c0      	nop			@ (mov r8, r8)
 8004c9c:	fffffeff 	.word	0xfffffeff

08004ca0 <HAL_DMA_Abort_IT>:
 * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
 *             the configuration information for the specified DMA Channel.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 8004ca8:	210f      	movs	r1, #15
 8004caa:	187b      	adds	r3, r7, r1
 8004cac:	2200      	movs	r2, #0
 8004cae:	701a      	strb	r2, [r3, #0]

	if (hdma->State != HAL_DMA_STATE_BUSY)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2225      	movs	r2, #37	@ 0x25
 8004cb4:	5c9b      	ldrb	r3, [r3, r2]
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d006      	beq.n	8004cca <HAL_DMA_Abort_IT+0x2a>
	{
		/* no transfer ongoing */
		hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2204      	movs	r2, #4
 8004cc0:	63da      	str	r2, [r3, #60]	@ 0x3c

		status = HAL_ERROR;
 8004cc2:	187b      	adds	r3, r7, r1
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	701a      	strb	r2, [r3, #0]
 8004cc8:	e048      	b.n	8004d5c <HAL_DMA_Abort_IT+0xbc>
	}
	else
	{
		/* Disable DMA IT */
		__HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	210e      	movs	r1, #14
 8004cd6:	438a      	bics	r2, r1
 8004cd8:	601a      	str	r2, [r3, #0]

		/* Disable the channel */
		__HAL_DMA_DISABLE(hdma);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2101      	movs	r1, #1
 8004ce6:	438a      	bics	r2, r1
 8004ce8:	601a      	str	r2, [r3, #0]

		/* disable the DMAMUX sync overrun IT*/
		hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cf4:	491d      	ldr	r1, [pc, #116]	@ (8004d6c <HAL_DMA_Abort_IT+0xcc>)
 8004cf6:	400a      	ands	r2, r1
 8004cf8:	601a      	str	r2, [r3, #0]

		/* Clear all flags */
#if defined(DMA2)
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
				<< (hdma->ChannelIndex & 0x1CU));
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cfe:	221c      	movs	r2, #28
 8004d00:	401a      	ands	r2, r3
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
				<< (hdma->ChannelIndex & 0x1CU));
 8004d06:	2101      	movs	r1, #1
 8004d08:	4091      	lsls	r1, r2
 8004d0a:	000a      	movs	r2, r1
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8004d0c:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

		/* Clear the DMAMUX synchro overrun flag */
		hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004d16:	605a      	str	r2, [r3, #4]

		if (hdma->DMAmuxRequestGen != 0U)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00c      	beq.n	8004d3a <HAL_DMA_Abort_IT+0x9a>
		{
			/* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
			/* disable the request gen overrun IT*/
			hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d2a:	4910      	ldr	r1, [pc, #64]	@ (8004d6c <HAL_DMA_Abort_IT+0xcc>)
 8004d2c:	400a      	ands	r2, r1
 8004d2e:	601a      	str	r2, [r3, #0]

			/* Clear the DMAMUX request generator overrun flag */
			hdma->DMAmuxRequestGenStatus->RGCFR =
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
					hdma->DMAmuxRequestGenStatusMask;
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
			hdma->DMAmuxRequestGenStatus->RGCFR =
 8004d38:	605a      	str	r2, [r3, #4]
		}

		/* Change the DMA state */
		hdma->State = HAL_DMA_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2225      	movs	r2, #37	@ 0x25
 8004d3e:	2101      	movs	r1, #1
 8004d40:	5499      	strb	r1, [r3, r2]

		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2224      	movs	r2, #36	@ 0x24
 8004d46:	2100      	movs	r1, #0
 8004d48:	5499      	strb	r1, [r3, r2]

		/* Call User Abort callback */
		if (hdma->XferAbortCallback != NULL)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d004      	beq.n	8004d5c <HAL_DMA_Abort_IT+0xbc>
		{
			hdma->XferAbortCallback(hdma);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	0010      	movs	r0, r2
 8004d5a:	4798      	blx	r3
		}
	}
	return status;
 8004d5c:	230f      	movs	r3, #15
 8004d5e:	18fb      	adds	r3, r7, r3
 8004d60:	781b      	ldrb	r3, [r3, #0]
}
 8004d62:	0018      	movs	r0, r3
 8004d64:	46bd      	mov	sp, r7
 8004d66:	b004      	add	sp, #16
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	46c0      	nop			@ (mov r8, r8)
 8004d6c:	fffffeff 	.word	0xfffffeff

08004d70 <HAL_DMA_IRQHandler>:
 * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
 *             the configuration information for the specified DMA Channel.
 * @retval None
 */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
	uint32_t source_it = hdma->Instance->CCR;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	60bb      	str	r3, [r7, #8]

	/* Half Transfer Complete Interrupt management ******************************/
	if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d8c:	221c      	movs	r2, #28
 8004d8e:	4013      	ands	r3, r2
 8004d90:	2204      	movs	r2, #4
 8004d92:	409a      	lsls	r2, r3
 8004d94:	0013      	movs	r3, r2
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	4013      	ands	r3, r2
 8004d9a:	d026      	beq.n	8004dea <HAL_DMA_IRQHandler+0x7a>
			&& ((source_it & DMA_IT_HT) != 0U))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	2204      	movs	r2, #4
 8004da0:	4013      	ands	r3, r2
 8004da2:	d022      	beq.n	8004dea <HAL_DMA_IRQHandler+0x7a>
	{
		/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
		if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2220      	movs	r2, #32
 8004dac:	4013      	ands	r3, r2
 8004dae:	d107      	bne.n	8004dc0 <HAL_DMA_IRQHandler+0x50>
		{
			/* Disable the half transfer interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2104      	movs	r1, #4
 8004dbc:	438a      	bics	r2, r1
 8004dbe:	601a      	str	r2, [r3, #0]
		}
		/* Clear the half transfer complete flag */
#if defined(DMA2)
		hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1
				<< (hdma->ChannelIndex & 0x1CU);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc4:	221c      	movs	r2, #28
 8004dc6:	401a      	ands	r2, r3
		hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
				<< (hdma->ChannelIndex & 0x1CU);
 8004dcc:	2104      	movs	r1, #4
 8004dce:	4091      	lsls	r1, r2
 8004dd0:	000a      	movs	r2, r1
		hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1
 8004dd2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

		/* DMA peripheral state is not updated in Half Transfer */
		/* but in Transfer Complete case */

		if (hdma->XferHalfCpltCallback != NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d100      	bne.n	8004dde <HAL_DMA_IRQHandler+0x6e>
 8004ddc:	e080      	b.n	8004ee0 <HAL_DMA_IRQHandler+0x170>
		{
			/* Half transfer callback */
			hdma->XferHalfCpltCallback(hdma);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	0010      	movs	r0, r2
 8004de6:	4798      	blx	r3
		if (hdma->XferHalfCpltCallback != NULL)
 8004de8:	e07a      	b.n	8004ee0 <HAL_DMA_IRQHandler+0x170>
		}
	}

	/* Transfer Complete Interrupt management ***********************************/
	else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dee:	221c      	movs	r2, #28
 8004df0:	4013      	ands	r3, r2
 8004df2:	2202      	movs	r2, #2
 8004df4:	409a      	lsls	r2, r3
 8004df6:	0013      	movs	r3, r2
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	d03c      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x108>
			&& (0U != (source_it & DMA_IT_TC)))
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	2202      	movs	r2, #2
 8004e02:	4013      	ands	r3, r2
 8004e04:	d038      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x108>
	{
		if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	4013      	ands	r3, r2
 8004e10:	d10b      	bne.n	8004e2a <HAL_DMA_IRQHandler+0xba>
		{
			/* Disable the transfer complete and error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	210a      	movs	r1, #10
 8004e1e:	438a      	bics	r2, r1
 8004e20:	601a      	str	r2, [r3, #0]

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_READY;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2225      	movs	r2, #37	@ 0x25
 8004e26:	2101      	movs	r1, #1
 8004e28:	5499      	strb	r1, [r3, r2]
		}
		/* Clear the transfer complete flag */
		__HAL_DMA_CLEAR_FLAG(hdma,
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	001a      	movs	r2, r3
 8004e30:	4b2e      	ldr	r3, [pc, #184]	@ (8004eec <HAL_DMA_IRQHandler+0x17c>)
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d909      	bls.n	8004e4a <HAL_DMA_IRQHandler+0xda>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e3a:	221c      	movs	r2, #28
 8004e3c:	401a      	ands	r2, r3
 8004e3e:	4b2c      	ldr	r3, [pc, #176]	@ (8004ef0 <HAL_DMA_IRQHandler+0x180>)
 8004e40:	2102      	movs	r1, #2
 8004e42:	4091      	lsls	r1, r2
 8004e44:	000a      	movs	r2, r1
 8004e46:	605a      	str	r2, [r3, #4]
 8004e48:	e008      	b.n	8004e5c <HAL_DMA_IRQHandler+0xec>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e4e:	221c      	movs	r2, #28
 8004e50:	401a      	ands	r2, r3
 8004e52:	4b28      	ldr	r3, [pc, #160]	@ (8004ef4 <HAL_DMA_IRQHandler+0x184>)
 8004e54:	2102      	movs	r1, #2
 8004e56:	4091      	lsls	r1, r2
 8004e58:	000a      	movs	r2, r1
 8004e5a:	605a      	str	r2, [r3, #4]
				(DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));

		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2224      	movs	r2, #36	@ 0x24
 8004e60:	2100      	movs	r1, #0
 8004e62:	5499      	strb	r1, [r3, r2]

		if (hdma->XferCpltCallback != NULL)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d039      	beq.n	8004ee0 <HAL_DMA_IRQHandler+0x170>
		{
			/* Transfer complete callback */
			hdma->XferCpltCallback(hdma);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	0010      	movs	r0, r2
 8004e74:	4798      	blx	r3
		if (hdma->XferCpltCallback != NULL)
 8004e76:	e033      	b.n	8004ee0 <HAL_DMA_IRQHandler+0x170>
		}
	}

	/* Transfer Error Interrupt management **************************************/
	else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7c:	221c      	movs	r2, #28
 8004e7e:	4013      	ands	r3, r2
 8004e80:	2208      	movs	r2, #8
 8004e82:	409a      	lsls	r2, r3
 8004e84:	0013      	movs	r3, r2
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	d02a      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x172>
			&& ((source_it & DMA_IT_TE) != 0U))
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	2208      	movs	r2, #8
 8004e90:	4013      	ands	r3, r2
 8004e92:	d026      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x172>
	{
		/* When a DMA transfer error occurs */
		/* A hardware clear of its EN bits is performed */
		/* Disable ALL DMA IT */
		__HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	210e      	movs	r1, #14
 8004ea0:	438a      	bics	r2, r1
 8004ea2:	601a      	str	r2, [r3, #0]

		/* Clear all flags */
#if defined(DMA2)
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
				<< (hdma->ChannelIndex & 0x1CU));
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ea8:	221c      	movs	r2, #28
 8004eaa:	401a      	ands	r2, r3
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
				<< (hdma->ChannelIndex & 0x1CU));
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	4091      	lsls	r1, r2
 8004eb4:	000a      	movs	r2, r1
		hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1
 8004eb6:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

		/* Update error code */
		hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	63da      	str	r2, [r3, #60]	@ 0x3c

		/* Change the DMA state */
		hdma->State = HAL_DMA_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2225      	movs	r2, #37	@ 0x25
 8004ec2:	2101      	movs	r1, #1
 8004ec4:	5499      	strb	r1, [r3, r2]

		/* Process Unlocked */
		__HAL_UNLOCK(hdma);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2224      	movs	r2, #36	@ 0x24
 8004eca:	2100      	movs	r1, #0
 8004ecc:	5499      	strb	r1, [r3, r2]

		if (hdma->XferErrorCallback != NULL)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d005      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x172>
		{
			/* Transfer error callback */
			hdma->XferErrorCallback(hdma);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	0010      	movs	r0, r2
 8004ede:	4798      	blx	r3
	}
	else
	{
		/* Nothing To Do */
	}
	return;
 8004ee0:	46c0      	nop			@ (mov r8, r8)
 8004ee2:	46c0      	nop			@ (mov r8, r8)
}
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	b004      	add	sp, #16
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	46c0      	nop			@ (mov r8, r8)
 8004eec:	40020080 	.word	0x40020080
 8004ef0:	40020400 	.word	0x40020400
 8004ef4:	40020000 	.word	0x40020000

08004ef8 <DMA_CalcDMAMUXChannelBaseAndMask>:
 * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
 *             the configuration information for the specified DMA Channel.
 * @retval None
 */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
	uint32_t channel_number;

#if defined(DMA2)
	/* check if instance is not outside the DMA channel range */
	if ((uint32_t) hdma->Instance < (uint32_t) DMA2_Channel1)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	001a      	movs	r2, r3
 8004f06:	4b1d      	ldr	r3, [pc, #116]	@ (8004f7c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d814      	bhi.n	8004f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
	{
		/* DMA1 */
		/* Associate a DMA Channel to a DMAMUX channel */
		hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f10:	089b      	lsrs	r3, r3, #2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	4a1a      	ldr	r2, [pc, #104]	@ (8004f80 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8004f16:	189a      	adds	r2, r3, r2
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	649a      	str	r2, [r3, #72]	@ 0x48

		/* Prepare channel_number used for DMAmuxChannelStatusMask computation */
		channel_number = (((uint32_t) hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	001a      	movs	r2, r3
 8004f22:	23ff      	movs	r3, #255	@ 0xff
 8004f24:	4013      	ands	r3, r2
 8004f26:	3b08      	subs	r3, #8
 8004f28:	2114      	movs	r1, #20
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	f7fb f910 	bl	8000150 <__udivsi3>
 8004f30:	0003      	movs	r3, r0
 8004f32:	60fb      	str	r3, [r7, #12]
 8004f34:	e014      	b.n	8004f60 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
	}
	else
	{
		/* DMA2 */
		/* Associate a DMA Channel to a DMAMUX channel */
		hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f3a:	089b      	lsrs	r3, r3, #2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	4a11      	ldr	r2, [pc, #68]	@ (8004f84 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8004f40:	189a      	adds	r2, r3, r2
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	649a      	str	r2, [r3, #72]	@ 0x48

		/* Prepare channel_number used for DMAmuxChannelStatusMask computation */
		channel_number = (((((uint32_t) hdma->Instance & 0xFFU) - 8U) / 20U)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	001a      	movs	r2, r3
 8004f4c:	23ff      	movs	r3, #255	@ 0xff
 8004f4e:	4013      	ands	r3, r2
 8004f50:	3b08      	subs	r3, #8
 8004f52:	2114      	movs	r1, #20
 8004f54:	0018      	movs	r0, r3
 8004f56:	f7fb f8fb 	bl	8000150 <__udivsi3>
 8004f5a:	0003      	movs	r3, r0
 8004f5c:	3307      	adds	r3, #7
 8004f5e:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

	/* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
	hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a09      	ldr	r2, [pc, #36]	@ (8004f88 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8004f64:	64da      	str	r2, [r3, #76]	@ 0x4c

	/* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
	hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	221f      	movs	r2, #31
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	409a      	lsls	r2, r3
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004f74:	46c0      	nop			@ (mov r8, r8)
 8004f76:	46bd      	mov	sp, r7
 8004f78:	b004      	add	sp, #16
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	40020407 	.word	0x40020407
 8004f80:	40020800 	.word	0x40020800
 8004f84:	4002081c 	.word	0x4002081c
 8004f88:	40020880 	.word	0x40020880

08004f8c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
 *             the configuration information for the specified DMA Channel.
 * @retval None
 */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
	uint32_t request = hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	227f      	movs	r2, #127	@ 0x7f
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]

	/* DMA Channels are connected to DMAMUX1 request generator blocks*/
	hdma->DMAmuxRequestGen =
			(DMAMUX_RequestGen_TypeDef*) ((uint32_t) (((uint32_t) DMAMUX1_RequestGenerator0)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8004fcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004fa2:	4694      	mov	ip, r2
 8004fa4:	4463      	add	r3, ip
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	001a      	movs	r2, r3
	hdma->DMAmuxRequestGen =
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	655a      	str	r2, [r3, #84]	@ 0x54
					+ ((request - 1U) * 4U)));

	hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a07      	ldr	r2, [pc, #28]	@ (8004fd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004fb2:	659a      	str	r2, [r3, #88]	@ 0x58

	/* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
	hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	2203      	movs	r2, #3
 8004fba:	4013      	ands	r3, r2
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	409a      	lsls	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004fc4:	46c0      	nop			@ (mov r8, r8)
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	b004      	add	sp, #16
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	1000823f 	.word	0x1000823f
 8004fd0:	40020940 	.word	0x40020940

08004fd4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d101      	bne.n	8004fe6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e14e      	b.n	8005284 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	225c      	movs	r2, #92	@ 0x5c
 8004fea:	5c9b      	ldrb	r3, [r3, r2]
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d107      	bne.n	8005002 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	225d      	movs	r2, #93	@ 0x5d
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	f7fe ffcb 	bl	8003f98 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	699a      	ldr	r2, [r3, #24]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2110      	movs	r1, #16
 800500e:	438a      	bics	r2, r1
 8005010:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005012:	f7ff fc17 	bl	8004844 <HAL_GetTick>
 8005016:	0003      	movs	r3, r0
 8005018:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800501a:	e012      	b.n	8005042 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800501c:	f7ff fc12 	bl	8004844 <HAL_GetTick>
 8005020:	0002      	movs	r2, r0
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b0a      	cmp	r3, #10
 8005028:	d90b      	bls.n	8005042 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800502e:	2201      	movs	r2, #1
 8005030:	431a      	orrs	r2, r3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	225c      	movs	r2, #92	@ 0x5c
 800503a:	2103      	movs	r1, #3
 800503c:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e120      	b.n	8005284 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	2208      	movs	r2, #8
 800504a:	4013      	ands	r3, r2
 800504c:	2b08      	cmp	r3, #8
 800504e:	d0e5      	beq.n	800501c <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	699a      	ldr	r2, [r3, #24]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2101      	movs	r1, #1
 800505c:	430a      	orrs	r2, r1
 800505e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005060:	f7ff fbf0 	bl	8004844 <HAL_GetTick>
 8005064:	0003      	movs	r3, r0
 8005066:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005068:	e012      	b.n	8005090 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800506a:	f7ff fbeb 	bl	8004844 <HAL_GetTick>
 800506e:	0002      	movs	r2, r0
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	2b0a      	cmp	r3, #10
 8005076:	d90b      	bls.n	8005090 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800507c:	2201      	movs	r2, #1
 800507e:	431a      	orrs	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	225c      	movs	r2, #92	@ 0x5c
 8005088:	2103      	movs	r1, #3
 800508a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e0f9      	b.n	8005284 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	2201      	movs	r2, #1
 8005098:	4013      	ands	r3, r2
 800509a:	d0e6      	beq.n	800506a <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699a      	ldr	r2, [r3, #24]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2102      	movs	r1, #2
 80050a8:	430a      	orrs	r2, r1
 80050aa:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a76      	ldr	r2, [pc, #472]	@ (800528c <HAL_FDCAN_Init+0x2b8>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d103      	bne.n	80050be <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80050b6:	4a76      	ldr	r2, [pc, #472]	@ (8005290 <HAL_FDCAN_Init+0x2bc>)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	7c1b      	ldrb	r3, [r3, #16]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d108      	bne.n	80050d8 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	699a      	ldr	r2, [r3, #24]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2140      	movs	r1, #64	@ 0x40
 80050d2:	438a      	bics	r2, r1
 80050d4:	619a      	str	r2, [r3, #24]
 80050d6:	e007      	b.n	80050e8 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	699a      	ldr	r2, [r3, #24]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2140      	movs	r1, #64	@ 0x40
 80050e4:	430a      	orrs	r2, r1
 80050e6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	7c5b      	ldrb	r3, [r3, #17]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d109      	bne.n	8005104 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	699a      	ldr	r2, [r3, #24]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2180      	movs	r1, #128	@ 0x80
 80050fc:	01c9      	lsls	r1, r1, #7
 80050fe:	430a      	orrs	r2, r1
 8005100:	619a      	str	r2, [r3, #24]
 8005102:	e007      	b.n	8005114 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	699a      	ldr	r2, [r3, #24]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4961      	ldr	r1, [pc, #388]	@ (8005294 <HAL_FDCAN_Init+0x2c0>)
 8005110:	400a      	ands	r2, r1
 8005112:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	7c9b      	ldrb	r3, [r3, #18]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d108      	bne.n	800512e <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699a      	ldr	r2, [r3, #24]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	495c      	ldr	r1, [pc, #368]	@ (8005298 <HAL_FDCAN_Init+0x2c4>)
 8005128:	400a      	ands	r2, r1
 800512a:	619a      	str	r2, [r3, #24]
 800512c:	e008      	b.n	8005140 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	699a      	ldr	r2, [r3, #24]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2180      	movs	r1, #128	@ 0x80
 800513a:	0149      	lsls	r1, r1, #5
 800513c:	430a      	orrs	r2, r1
 800513e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	4a55      	ldr	r2, [pc, #340]	@ (800529c <HAL_FDCAN_Init+0x2c8>)
 8005148:	4013      	ands	r3, r2
 800514a:	0019      	movs	r1, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	689a      	ldr	r2, [r3, #8]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	699a      	ldr	r2, [r3, #24]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	21a4      	movs	r1, #164	@ 0xa4
 8005164:	438a      	bics	r2, r1
 8005166:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	691a      	ldr	r2, [r3, #16]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2110      	movs	r1, #16
 8005174:	438a      	bics	r2, r1
 8005176:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d108      	bne.n	8005192 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	699a      	ldr	r2, [r3, #24]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	2104      	movs	r1, #4
 800518c:	430a      	orrs	r2, r1
 800518e:	619a      	str	r2, [r3, #24]
 8005190:	e02c      	b.n	80051ec <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d028      	beq.n	80051ec <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d01c      	beq.n	80051dc <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	699a      	ldr	r2, [r3, #24]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2180      	movs	r1, #128	@ 0x80
 80051ae:	430a      	orrs	r2, r1
 80051b0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	691a      	ldr	r2, [r3, #16]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2110      	movs	r1, #16
 80051be:	430a      	orrs	r2, r1
 80051c0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	2b03      	cmp	r3, #3
 80051c8:	d110      	bne.n	80051ec <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	699a      	ldr	r2, [r3, #24]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	2120      	movs	r1, #32
 80051d6:	430a      	orrs	r2, r1
 80051d8:	619a      	str	r2, [r3, #24]
 80051da:	e007      	b.n	80051ec <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	699a      	ldr	r2, [r3, #24]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2120      	movs	r1, #32
 80051e8:	430a      	orrs	r2, r1
 80051ea:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	3b01      	subs	r3, #1
 80051f2:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	69db      	ldr	r3, [r3, #28]
 80051f8:	3b01      	subs	r3, #1
 80051fa:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80051fc:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a1b      	ldr	r3, [r3, #32]
 8005202:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005204:	431a      	orrs	r2, r3
 8005206:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	3b01      	subs	r3, #1
 800520e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005214:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005216:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689a      	ldr	r2, [r3, #8]
 800521c:	23c0      	movs	r3, #192	@ 0xc0
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	429a      	cmp	r2, r3
 8005222:	d115      	bne.n	8005250 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005228:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800522e:	3b01      	subs	r3, #1
 8005230:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005232:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005238:	3b01      	subs	r3, #1
 800523a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800523c:	431a      	orrs	r2, r3
 800523e:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005244:	3b01      	subs	r3, #1
 8005246:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800524c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800524e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	22c0      	movs	r2, #192	@ 0xc0
 8005256:	5899      	ldr	r1, [r3, r2]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	21c0      	movs	r1, #192	@ 0xc0
 8005264:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	0018      	movs	r0, r3
 800526a:	f000 f819 	bl	80052a0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	225c      	movs	r2, #92	@ 0x5c
 800527e:	2101      	movs	r1, #1
 8005280:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	0018      	movs	r0, r3
 8005286:	46bd      	mov	sp, r7
 8005288:	b004      	add	sp, #16
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40006400 	.word	0x40006400
 8005290:	40006500 	.word	0x40006500
 8005294:	ffffbfff 	.word	0xffffbfff
 8005298:	ffffefff 	.word	0xffffefff
 800529c:	fffffcff 	.word	0xfffffcff

080052a0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80052a8:	4b2f      	ldr	r3, [pc, #188]	@ (8005368 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 80052aa:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a2e      	ldr	r2, [pc, #184]	@ (800536c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d105      	bne.n	80052c2 <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	22d4      	movs	r2, #212	@ 0xd4
 80052ba:	0092      	lsls	r2, r2, #2
 80052bc:	4694      	mov	ip, r2
 80052be:	4463      	add	r3, ip
 80052c0:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2280      	movs	r2, #128	@ 0x80
 80052ce:	589b      	ldr	r3, [r3, r2]
 80052d0:	4a27      	ldr	r2, [pc, #156]	@ (8005370 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80052d2:	4013      	ands	r3, r2
 80052d4:	0019      	movs	r1, r3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052da:	041a      	lsls	r2, r3, #16
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	430a      	orrs	r2, r1
 80052e2:	2180      	movs	r1, #128	@ 0x80
 80052e4:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	3370      	adds	r3, #112	@ 0x70
 80052ea:	001a      	movs	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2280      	movs	r2, #128	@ 0x80
 80052f6:	589b      	ldr	r3, [r3, r2]
 80052f8:	4a1e      	ldr	r2, [pc, #120]	@ (8005374 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80052fa:	4013      	ands	r3, r2
 80052fc:	0019      	movs	r1, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005302:	061a      	lsls	r2, r3, #24
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	2180      	movs	r1, #128	@ 0x80
 800530c:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	33b0      	adds	r3, #176	@ 0xb0
 8005312:	001a      	movs	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	3389      	adds	r3, #137	@ 0x89
 800531c:	33ff      	adds	r3, #255	@ 0xff
 800531e:	001a      	movs	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2298      	movs	r2, #152	@ 0x98
 8005328:	0092      	lsls	r2, r2, #2
 800532a:	189a      	adds	r2, r3, r2
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	229e      	movs	r2, #158	@ 0x9e
 8005334:	0092      	lsls	r2, r2, #2
 8005336:	189a      	adds	r2, r3, r2
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	60fb      	str	r3, [r7, #12]
 8005340:	e005      	b.n	800534e <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	3304      	adds	r3, #4
 800534c:	60fb      	str	r3, [r7, #12]
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	22d4      	movs	r2, #212	@ 0xd4
 8005352:	0092      	lsls	r2, r2, #2
 8005354:	4694      	mov	ip, r2
 8005356:	4463      	add	r3, ip
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	429a      	cmp	r2, r3
 800535c:	d3f1      	bcc.n	8005342 <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 800535e:	46c0      	nop			@ (mov r8, r8)
 8005360:	46c0      	nop			@ (mov r8, r8)
 8005362:	46bd      	mov	sp, r7
 8005364:	b004      	add	sp, #16
 8005366:	bd80      	pop	{r7, pc}
 8005368:	4000b400 	.word	0x4000b400
 800536c:	40006800 	.word	0x40006800
 8005370:	ffe0ffff 	.word	0xffe0ffff
 8005374:	f0ffffff 	.word	0xf0ffffff

08005378 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b086      	sub	sp, #24
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005382:	2300      	movs	r3, #0
 8005384:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005386:	e14d      	b.n	8005624 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2101      	movs	r1, #1
 800538e:	697a      	ldr	r2, [r7, #20]
 8005390:	4091      	lsls	r1, r2
 8005392:	000a      	movs	r2, r1
 8005394:	4013      	ands	r3, r2
 8005396:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d100      	bne.n	80053a0 <HAL_GPIO_Init+0x28>
 800539e:	e13e      	b.n	800561e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	2203      	movs	r2, #3
 80053a6:	4013      	ands	r3, r2
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d005      	beq.n	80053b8 <HAL_GPIO_Init+0x40>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	2203      	movs	r2, #3
 80053b2:	4013      	ands	r3, r2
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d130      	bne.n	800541a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	005b      	lsls	r3, r3, #1
 80053c2:	2203      	movs	r2, #3
 80053c4:	409a      	lsls	r2, r3
 80053c6:	0013      	movs	r3, r2
 80053c8:	43da      	mvns	r2, r3
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	4013      	ands	r3, r2
 80053ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	68da      	ldr	r2, [r3, #12]
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	409a      	lsls	r2, r3
 80053da:	0013      	movs	r3, r2
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	4313      	orrs	r3, r2
 80053e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80053ee:	2201      	movs	r2, #1
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	409a      	lsls	r2, r3
 80053f4:	0013      	movs	r3, r2
 80053f6:	43da      	mvns	r2, r3
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	4013      	ands	r3, r2
 80053fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	091b      	lsrs	r3, r3, #4
 8005404:	2201      	movs	r2, #1
 8005406:	401a      	ands	r2, r3
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	409a      	lsls	r2, r3
 800540c:	0013      	movs	r3, r2
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	4313      	orrs	r3, r2
 8005412:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	2203      	movs	r2, #3
 8005420:	4013      	ands	r3, r2
 8005422:	2b03      	cmp	r3, #3
 8005424:	d017      	beq.n	8005456 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	005b      	lsls	r3, r3, #1
 8005430:	2203      	movs	r2, #3
 8005432:	409a      	lsls	r2, r3
 8005434:	0013      	movs	r3, r2
 8005436:	43da      	mvns	r2, r3
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	4013      	ands	r3, r2
 800543c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	689a      	ldr	r2, [r3, #8]
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	409a      	lsls	r2, r3
 8005448:	0013      	movs	r3, r2
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	4313      	orrs	r3, r2
 800544e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	2203      	movs	r2, #3
 800545c:	4013      	ands	r3, r2
 800545e:	2b02      	cmp	r3, #2
 8005460:	d123      	bne.n	80054aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	08da      	lsrs	r2, r3, #3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	3208      	adds	r2, #8
 800546a:	0092      	lsls	r2, r2, #2
 800546c:	58d3      	ldr	r3, [r2, r3]
 800546e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	2207      	movs	r2, #7
 8005474:	4013      	ands	r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	220f      	movs	r2, #15
 800547a:	409a      	lsls	r2, r3
 800547c:	0013      	movs	r3, r2
 800547e:	43da      	mvns	r2, r3
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	4013      	ands	r3, r2
 8005484:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	691a      	ldr	r2, [r3, #16]
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	2107      	movs	r1, #7
 800548e:	400b      	ands	r3, r1
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	409a      	lsls	r2, r3
 8005494:	0013      	movs	r3, r2
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	4313      	orrs	r3, r2
 800549a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	08da      	lsrs	r2, r3, #3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	3208      	adds	r2, #8
 80054a4:	0092      	lsls	r2, r2, #2
 80054a6:	6939      	ldr	r1, [r7, #16]
 80054a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	2203      	movs	r2, #3
 80054b6:	409a      	lsls	r2, r3
 80054b8:	0013      	movs	r3, r2
 80054ba:	43da      	mvns	r2, r3
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	4013      	ands	r3, r2
 80054c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	2203      	movs	r2, #3
 80054c8:	401a      	ands	r2, r3
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	005b      	lsls	r3, r3, #1
 80054ce:	409a      	lsls	r2, r3
 80054d0:	0013      	movs	r3, r2
 80054d2:	693a      	ldr	r2, [r7, #16]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	685a      	ldr	r2, [r3, #4]
 80054e2:	23c0      	movs	r3, #192	@ 0xc0
 80054e4:	029b      	lsls	r3, r3, #10
 80054e6:	4013      	ands	r3, r2
 80054e8:	d100      	bne.n	80054ec <HAL_GPIO_Init+0x174>
 80054ea:	e098      	b.n	800561e <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80054ec:	4a53      	ldr	r2, [pc, #332]	@ (800563c <HAL_GPIO_Init+0x2c4>)
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	089b      	lsrs	r3, r3, #2
 80054f2:	3318      	adds	r3, #24
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	589b      	ldr	r3, [r3, r2]
 80054f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	2203      	movs	r2, #3
 80054fe:	4013      	ands	r3, r2
 8005500:	00db      	lsls	r3, r3, #3
 8005502:	220f      	movs	r2, #15
 8005504:	409a      	lsls	r2, r3
 8005506:	0013      	movs	r3, r2
 8005508:	43da      	mvns	r2, r3
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	4013      	ands	r3, r2
 800550e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	23a0      	movs	r3, #160	@ 0xa0
 8005514:	05db      	lsls	r3, r3, #23
 8005516:	429a      	cmp	r2, r3
 8005518:	d019      	beq.n	800554e <HAL_GPIO_Init+0x1d6>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a48      	ldr	r2, [pc, #288]	@ (8005640 <HAL_GPIO_Init+0x2c8>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d013      	beq.n	800554a <HAL_GPIO_Init+0x1d2>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a47      	ldr	r2, [pc, #284]	@ (8005644 <HAL_GPIO_Init+0x2cc>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d00d      	beq.n	8005546 <HAL_GPIO_Init+0x1ce>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a46      	ldr	r2, [pc, #280]	@ (8005648 <HAL_GPIO_Init+0x2d0>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d007      	beq.n	8005542 <HAL_GPIO_Init+0x1ca>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a45      	ldr	r2, [pc, #276]	@ (800564c <HAL_GPIO_Init+0x2d4>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d101      	bne.n	800553e <HAL_GPIO_Init+0x1c6>
 800553a:	2304      	movs	r3, #4
 800553c:	e008      	b.n	8005550 <HAL_GPIO_Init+0x1d8>
 800553e:	2305      	movs	r3, #5
 8005540:	e006      	b.n	8005550 <HAL_GPIO_Init+0x1d8>
 8005542:	2303      	movs	r3, #3
 8005544:	e004      	b.n	8005550 <HAL_GPIO_Init+0x1d8>
 8005546:	2302      	movs	r3, #2
 8005548:	e002      	b.n	8005550 <HAL_GPIO_Init+0x1d8>
 800554a:	2301      	movs	r3, #1
 800554c:	e000      	b.n	8005550 <HAL_GPIO_Init+0x1d8>
 800554e:	2300      	movs	r3, #0
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	2103      	movs	r1, #3
 8005554:	400a      	ands	r2, r1
 8005556:	00d2      	lsls	r2, r2, #3
 8005558:	4093      	lsls	r3, r2
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005560:	4936      	ldr	r1, [pc, #216]	@ (800563c <HAL_GPIO_Init+0x2c4>)
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	089b      	lsrs	r3, r3, #2
 8005566:	3318      	adds	r3, #24
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800556e:	4b33      	ldr	r3, [pc, #204]	@ (800563c <HAL_GPIO_Init+0x2c4>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	43da      	mvns	r2, r3
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	4013      	ands	r3, r2
 800557c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	685a      	ldr	r2, [r3, #4]
 8005582:	2380      	movs	r3, #128	@ 0x80
 8005584:	035b      	lsls	r3, r3, #13
 8005586:	4013      	ands	r3, r2
 8005588:	d003      	beq.n	8005592 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005592:	4b2a      	ldr	r3, [pc, #168]	@ (800563c <HAL_GPIO_Init+0x2c4>)
 8005594:	693a      	ldr	r2, [r7, #16]
 8005596:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005598:	4b28      	ldr	r3, [pc, #160]	@ (800563c <HAL_GPIO_Init+0x2c4>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	43da      	mvns	r2, r3
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	4013      	ands	r3, r2
 80055a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	2380      	movs	r3, #128	@ 0x80
 80055ae:	039b      	lsls	r3, r3, #14
 80055b0:	4013      	ands	r3, r2
 80055b2:	d003      	beq.n	80055bc <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80055bc:	4b1f      	ldr	r3, [pc, #124]	@ (800563c <HAL_GPIO_Init+0x2c4>)
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80055c2:	4a1e      	ldr	r2, [pc, #120]	@ (800563c <HAL_GPIO_Init+0x2c4>)
 80055c4:	2384      	movs	r3, #132	@ 0x84
 80055c6:	58d3      	ldr	r3, [r2, r3]
 80055c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	43da      	mvns	r2, r3
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	4013      	ands	r3, r2
 80055d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	685a      	ldr	r2, [r3, #4]
 80055d8:	2380      	movs	r3, #128	@ 0x80
 80055da:	029b      	lsls	r3, r3, #10
 80055dc:	4013      	ands	r3, r2
 80055de:	d003      	beq.n	80055e8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80055e8:	4914      	ldr	r1, [pc, #80]	@ (800563c <HAL_GPIO_Init+0x2c4>)
 80055ea:	2284      	movs	r2, #132	@ 0x84
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80055f0:	4a12      	ldr	r2, [pc, #72]	@ (800563c <HAL_GPIO_Init+0x2c4>)
 80055f2:	2380      	movs	r3, #128	@ 0x80
 80055f4:	58d3      	ldr	r3, [r2, r3]
 80055f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	43da      	mvns	r2, r3
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	4013      	ands	r3, r2
 8005600:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	685a      	ldr	r2, [r3, #4]
 8005606:	2380      	movs	r3, #128	@ 0x80
 8005608:	025b      	lsls	r3, r3, #9
 800560a:	4013      	ands	r3, r2
 800560c:	d003      	beq.n	8005616 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800560e:	693a      	ldr	r2, [r7, #16]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	4313      	orrs	r3, r2
 8005614:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005616:	4909      	ldr	r1, [pc, #36]	@ (800563c <HAL_GPIO_Init+0x2c4>)
 8005618:	2280      	movs	r2, #128	@ 0x80
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	3301      	adds	r3, #1
 8005622:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	40da      	lsrs	r2, r3
 800562c:	1e13      	subs	r3, r2, #0
 800562e:	d000      	beq.n	8005632 <HAL_GPIO_Init+0x2ba>
 8005630:	e6aa      	b.n	8005388 <HAL_GPIO_Init+0x10>
  }
}
 8005632:	46c0      	nop			@ (mov r8, r8)
 8005634:	46c0      	nop			@ (mov r8, r8)
 8005636:	46bd      	mov	sp, r7
 8005638:	b006      	add	sp, #24
 800563a:	bd80      	pop	{r7, pc}
 800563c:	40021800 	.word	0x40021800
 8005640:	50000400 	.word	0x50000400
 8005644:	50000800 	.word	0x50000800
 8005648:	50000c00 	.word	0x50000c00
 800564c:	50001000 	.word	0x50001000

08005650 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	0008      	movs	r0, r1
 800565a:	0011      	movs	r1, r2
 800565c:	1cbb      	adds	r3, r7, #2
 800565e:	1c02      	adds	r2, r0, #0
 8005660:	801a      	strh	r2, [r3, #0]
 8005662:	1c7b      	adds	r3, r7, #1
 8005664:	1c0a      	adds	r2, r1, #0
 8005666:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005668:	1c7b      	adds	r3, r7, #1
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d004      	beq.n	800567a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005670:	1cbb      	adds	r3, r7, #2
 8005672:	881a      	ldrh	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005678:	e003      	b.n	8005682 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800567a:	1cbb      	adds	r3, r7, #2
 800567c:	881a      	ldrh	r2, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005682:	46c0      	nop			@ (mov r8, r8)
 8005684:	46bd      	mov	sp, r7
 8005686:	b002      	add	sp, #8
 8005688:	bd80      	pop	{r7, pc}
	...

0800568c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
 8005692:	0002      	movs	r2, r0
 8005694:	1dbb      	adds	r3, r7, #6
 8005696:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8005698:	4b10      	ldr	r3, [pc, #64]	@ (80056dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	1dba      	adds	r2, r7, #6
 800569e:	8812      	ldrh	r2, [r2, #0]
 80056a0:	4013      	ands	r3, r2
 80056a2:	d008      	beq.n	80056b6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80056a4:	4b0d      	ldr	r3, [pc, #52]	@ (80056dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80056a6:	1dba      	adds	r2, r7, #6
 80056a8:	8812      	ldrh	r2, [r2, #0]
 80056aa:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80056ac:	1dbb      	adds	r3, r7, #6
 80056ae:	881b      	ldrh	r3, [r3, #0]
 80056b0:	0018      	movs	r0, r3
 80056b2:	f000 f815 	bl	80056e0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80056b6:	4b09      	ldr	r3, [pc, #36]	@ (80056dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	1dba      	adds	r2, r7, #6
 80056bc:	8812      	ldrh	r2, [r2, #0]
 80056be:	4013      	ands	r3, r2
 80056c0:	d008      	beq.n	80056d4 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80056c2:	4b06      	ldr	r3, [pc, #24]	@ (80056dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80056c4:	1dba      	adds	r2, r7, #6
 80056c6:	8812      	ldrh	r2, [r2, #0]
 80056c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80056ca:	1dbb      	adds	r3, r7, #6
 80056cc:	881b      	ldrh	r3, [r3, #0]
 80056ce:	0018      	movs	r0, r3
 80056d0:	f7fd fff2 	bl	80036b8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80056d4:	46c0      	nop			@ (mov r8, r8)
 80056d6:	46bd      	mov	sp, r7
 80056d8:	b002      	add	sp, #8
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	40021800 	.word	0x40021800

080056e0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	0002      	movs	r2, r0
 80056e8:	1dbb      	adds	r3, r7, #6
 80056ea:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80056ec:	46c0      	nop			@ (mov r8, r8)
 80056ee:	46bd      	mov	sp, r7
 80056f0:	b002      	add	sp, #8
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_I2C_Init>:
 * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 *                the configuration information for the specified I2C.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
	/* Check the I2C handle allocation */
	if (hi2c == NULL)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d101      	bne.n	8005706 <HAL_I2C_Init+0x12>
	{
		return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e08f      	b.n	8005826 <HAL_I2C_Init+0x132>
	assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
	assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
	assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
	assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

	if (hi2c->State == HAL_I2C_STATE_RESET)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2241      	movs	r2, #65	@ 0x41
 800570a:	5c9b      	ldrb	r3, [r3, r2]
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d107      	bne.n	8005722 <HAL_I2C_Init+0x2e>
	{
		/* Allocate lock resource and initialize it */
		hi2c->Lock = HAL_UNLOCKED;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2240      	movs	r2, #64	@ 0x40
 8005716:	2100      	movs	r1, #0
 8005718:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
		/* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
		HAL_I2C_MspInit(hi2c);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	0018      	movs	r0, r3
 800571e:	f7fe fc9d 	bl	800405c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
	}

	hi2c->State = HAL_I2C_STATE_BUSY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2241      	movs	r2, #65	@ 0x41
 8005726:	2124      	movs	r1, #36	@ 0x24
 8005728:	5499      	strb	r1, [r3, r2]

	/* Disable the selected I2C peripheral */
	__HAL_I2C_DISABLE(hi2c);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2101      	movs	r1, #1
 8005736:	438a      	bics	r2, r1
 8005738:	601a      	str	r2, [r3, #0]

	/*---------------------------- I2Cx TIMINGR Configuration ------------------*/
	/* Configure I2Cx: Frequency range */
	hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	685a      	ldr	r2, [r3, #4]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	493b      	ldr	r1, [pc, #236]	@ (8005830 <HAL_I2C_Init+0x13c>)
 8005744:	400a      	ands	r2, r1
 8005746:	611a      	str	r2, [r3, #16]

	/*---------------------------- I2Cx OAR1 Configuration ---------------------*/
	/* Disable Own Address1 before set the Own Address1 configuration */
	hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689a      	ldr	r2, [r3, #8]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4938      	ldr	r1, [pc, #224]	@ (8005834 <HAL_I2C_Init+0x140>)
 8005754:	400a      	ands	r2, r1
 8005756:	609a      	str	r2, [r3, #8]

	/* Configure I2Cx: Own Address1 and ack own address1 mode */
	if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d108      	bne.n	8005772 <HAL_I2C_Init+0x7e>
	{
		hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2180      	movs	r1, #128	@ 0x80
 800576a:	0209      	lsls	r1, r1, #8
 800576c:	430a      	orrs	r2, r1
 800576e:	609a      	str	r2, [r3, #8]
 8005770:	e007      	b.n	8005782 <HAL_I2C_Init+0x8e>
	}
	else /* I2C_ADDRESSINGMODE_10BIT */
	{
		hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE
				| hi2c->Init.OwnAddress1);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	689a      	ldr	r2, [r3, #8]
		hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
				| hi2c->Init.OwnAddress1);
 800577a:	2184      	movs	r1, #132	@ 0x84
 800577c:	0209      	lsls	r1, r1, #8
 800577e:	430a      	orrs	r2, r1
		hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE
 8005780:	609a      	str	r2, [r3, #8]
	}

	/*---------------------------- I2Cx CR2 Configuration ----------------------*/
	/* Configure I2Cx: Addressing Master mode */
	if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	2b02      	cmp	r3, #2
 8005788:	d109      	bne.n	800579e <HAL_I2C_Init+0xaa>
	{
		SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	685a      	ldr	r2, [r3, #4]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2180      	movs	r1, #128	@ 0x80
 8005796:	0109      	lsls	r1, r1, #4
 8005798:	430a      	orrs	r2, r1
 800579a:	605a      	str	r2, [r3, #4]
 800579c:	e007      	b.n	80057ae <HAL_I2C_Init+0xba>
	}
	else
	{
		/* Clear the I2C ADD10 bit */
		CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4923      	ldr	r1, [pc, #140]	@ (8005838 <HAL_I2C_Init+0x144>)
 80057aa:	400a      	ands	r2, r1
 80057ac:	605a      	str	r2, [r3, #4]
	}
	/* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
	hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	685a      	ldr	r2, [r3, #4]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4920      	ldr	r1, [pc, #128]	@ (800583c <HAL_I2C_Init+0x148>)
 80057ba:	430a      	orrs	r2, r1
 80057bc:	605a      	str	r2, [r3, #4]

	/*---------------------------- I2Cx OAR2 Configuration ---------------------*/
	/* Disable Own Address2 before set the Own Address2 configuration */
	hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68da      	ldr	r2, [r3, #12]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	491a      	ldr	r1, [pc, #104]	@ (8005834 <HAL_I2C_Init+0x140>)
 80057ca:	400a      	ands	r2, r1
 80057cc:	60da      	str	r2, [r3, #12]

	/* Configure I2Cx: Dual mode and Own Address2 */
	hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	691a      	ldr	r2, [r3, #16]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	431a      	orrs	r2, r3
 80057d8:	0011      	movs	r1, r2
			| (hi2c->Init.OwnAddress2Masks << 8));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	021a      	lsls	r2, r3, #8
	hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
			| (hi2c->Init.OwnAddress2Masks << 8));
 80057e4:	430a      	orrs	r2, r1
	hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2
 80057e6:	60da      	str	r2, [r3, #12]

	/*---------------------------- I2Cx CR1 Configuration ----------------------*/
	/* Configure I2Cx: Generalcall and NoStretch mode */
	hi2c->Instance->CR1 =
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	69d9      	ldr	r1, [r3, #28]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a1a      	ldr	r2, [r3, #32]
	hi2c->Instance->CR1 =
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80057f4:	430a      	orrs	r2, r1
	hi2c->Instance->CR1 =
 80057f6:	601a      	str	r2, [r3, #0]

	/* Enable the selected I2C peripheral */
	__HAL_I2C_ENABLE(hi2c);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2101      	movs	r1, #1
 8005804:	430a      	orrs	r2, r1
 8005806:	601a      	str	r2, [r3, #0]

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	645a      	str	r2, [r3, #68]	@ 0x44
	hi2c->State = HAL_I2C_STATE_READY;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2241      	movs	r2, #65	@ 0x41
 8005812:	2120      	movs	r1, #32
 8005814:	5499      	strb	r1, [r3, r2]
	hi2c->PreviousState = I2C_STATE_NONE;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	631a      	str	r2, [r3, #48]	@ 0x30
	hi2c->Mode = HAL_I2C_MODE_NONE;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2242      	movs	r2, #66	@ 0x42
 8005820:	2100      	movs	r1, #0
 8005822:	5499      	strb	r1, [r3, r2]

	return HAL_OK;
 8005824:	2300      	movs	r3, #0
}
 8005826:	0018      	movs	r0, r3
 8005828:	46bd      	mov	sp, r7
 800582a:	b002      	add	sp, #8
 800582c:	bd80      	pop	{r7, pc}
 800582e:	46c0      	nop			@ (mov r8, r8)
 8005830:	f0ffffff 	.word	0xf0ffffff
 8005834:	ffff7fff 	.word	0xffff7fff
 8005838:	fffff7ff 	.word	0xfffff7ff
 800583c:	02008000 	.word	0x02008000

08005840 <HAL_I2C_Mem_Write>:
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005840:	b590      	push	{r4, r7, lr}
 8005842:	b089      	sub	sp, #36	@ 0x24
 8005844:	af02      	add	r7, sp, #8
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	000c      	movs	r4, r1
 800584a:	0010      	movs	r0, r2
 800584c:	0019      	movs	r1, r3
 800584e:	230a      	movs	r3, #10
 8005850:	18fb      	adds	r3, r7, r3
 8005852:	1c22      	adds	r2, r4, #0
 8005854:	801a      	strh	r2, [r3, #0]
 8005856:	2308      	movs	r3, #8
 8005858:	18fb      	adds	r3, r7, r3
 800585a:	1c02      	adds	r2, r0, #0
 800585c:	801a      	strh	r2, [r3, #0]
 800585e:	1dbb      	adds	r3, r7, #6
 8005860:	1c0a      	adds	r2, r1, #0
 8005862:	801a      	strh	r2, [r3, #0]
	uint32_t tickstart;

	/* Check the parameters */
	assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

	if (hi2c->State == HAL_I2C_STATE_READY)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2241      	movs	r2, #65	@ 0x41
 8005868:	5c9b      	ldrb	r3, [r3, r2]
 800586a:	b2db      	uxtb	r3, r3
 800586c:	2b20      	cmp	r3, #32
 800586e:	d000      	beq.n	8005872 <HAL_I2C_Mem_Write+0x32>
 8005870:	e10c      	b.n	8005a8c <HAL_I2C_Mem_Write+0x24c>
	{
		if ((pData == NULL) || (Size == 0U))
 8005872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005874:	2b00      	cmp	r3, #0
 8005876:	d004      	beq.n	8005882 <HAL_I2C_Mem_Write+0x42>
 8005878:	232c      	movs	r3, #44	@ 0x2c
 800587a:	18fb      	adds	r3, r7, r3
 800587c:	881b      	ldrh	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d105      	bne.n	800588e <HAL_I2C_Mem_Write+0x4e>
		{
			hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2280      	movs	r2, #128	@ 0x80
 8005886:	0092      	lsls	r2, r2, #2
 8005888:	645a      	str	r2, [r3, #68]	@ 0x44
			return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e0ff      	b.n	8005a8e <HAL_I2C_Mem_Write+0x24e>
		}

		/* Process Locked */
		__HAL_LOCK(hi2c);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2240      	movs	r2, #64	@ 0x40
 8005892:	5c9b      	ldrb	r3, [r3, r2]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d101      	bne.n	800589c <HAL_I2C_Mem_Write+0x5c>
 8005898:	2302      	movs	r3, #2
 800589a:	e0f8      	b.n	8005a8e <HAL_I2C_Mem_Write+0x24e>
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2240      	movs	r2, #64	@ 0x40
 80058a0:	2101      	movs	r1, #1
 80058a2:	5499      	strb	r1, [r3, r2]

		/* Init tickstart for timeout management*/
		tickstart = HAL_GetTick();
 80058a4:	f7fe ffce 	bl	8004844 <HAL_GetTick>
 80058a8:	0003      	movs	r3, r0
 80058aa:	617b      	str	r3, [r7, #20]

		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET,
 80058ac:	2380      	movs	r3, #128	@ 0x80
 80058ae:	0219      	lsls	r1, r3, #8
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	9300      	str	r3, [sp, #0]
 80058b6:	2319      	movs	r3, #25
 80058b8:	2201      	movs	r2, #1
 80058ba:	f000 fb0b 	bl	8005ed4 <I2C_WaitOnFlagUntilTimeout>
 80058be:	1e03      	subs	r3, r0, #0
 80058c0:	d001      	beq.n	80058c6 <HAL_I2C_Mem_Write+0x86>
				I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
		{
			return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e0e3      	b.n	8005a8e <HAL_I2C_Mem_Write+0x24e>
		}

		hi2c->State = HAL_I2C_STATE_BUSY_TX;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2241      	movs	r2, #65	@ 0x41
 80058ca:	2121      	movs	r1, #33	@ 0x21
 80058cc:	5499      	strb	r1, [r3, r2]
		hi2c->Mode = HAL_I2C_MODE_MEM;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2242      	movs	r2, #66	@ 0x42
 80058d2:	2140      	movs	r1, #64	@ 0x40
 80058d4:	5499      	strb	r1, [r3, r2]
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	645a      	str	r2, [r3, #68]	@ 0x44

		/* Prepare transfer parameters */
		hi2c->pBuffPtr = pData;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80058e0:	625a      	str	r2, [r3, #36]	@ 0x24
		hi2c->XferCount = Size;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	222c      	movs	r2, #44	@ 0x2c
 80058e6:	18ba      	adds	r2, r7, r2
 80058e8:	8812      	ldrh	r2, [r2, #0]
 80058ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
		hi2c->XferISR = NULL;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	635a      	str	r2, [r3, #52]	@ 0x34

		/* Send Slave Address and Memory Address */
		if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize,
 80058f2:	1dbb      	adds	r3, r7, #6
 80058f4:	881c      	ldrh	r4, [r3, #0]
 80058f6:	2308      	movs	r3, #8
 80058f8:	18fb      	adds	r3, r7, r3
 80058fa:	881a      	ldrh	r2, [r3, #0]
 80058fc:	230a      	movs	r3, #10
 80058fe:	18fb      	adds	r3, r7, r3
 8005900:	8819      	ldrh	r1, [r3, #0]
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	9301      	str	r3, [sp, #4]
 8005908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800590a:	9300      	str	r3, [sp, #0]
 800590c:	0023      	movs	r3, r4
 800590e:	f000 f9f9 	bl	8005d04 <I2C_RequestMemoryWrite>
 8005912:	1e03      	subs	r3, r0, #0
 8005914:	d005      	beq.n	8005922 <HAL_I2C_Mem_Write+0xe2>
				Timeout, tickstart) != HAL_OK)
		{
			/* Process Unlocked */
			__HAL_UNLOCK(hi2c);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2240      	movs	r2, #64	@ 0x40
 800591a:	2100      	movs	r1, #0
 800591c:	5499      	strb	r1, [r3, r2]
			return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e0b5      	b.n	8005a8e <HAL_I2C_Mem_Write+0x24e>
		}

		/* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
		if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005926:	b29b      	uxth	r3, r3
 8005928:	2bff      	cmp	r3, #255	@ 0xff
 800592a:	d911      	bls.n	8005950 <HAL_I2C_Mem_Write+0x110>
		{
			hi2c->XferSize = MAX_NBYTE_SIZE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	22ff      	movs	r2, #255	@ 0xff
 8005930:	851a      	strh	r2, [r3, #40]	@ 0x28
			I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize,
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005936:	b2da      	uxtb	r2, r3
 8005938:	2380      	movs	r3, #128	@ 0x80
 800593a:	045c      	lsls	r4, r3, #17
 800593c:	230a      	movs	r3, #10
 800593e:	18fb      	adds	r3, r7, r3
 8005940:	8819      	ldrh	r1, [r3, #0]
 8005942:	68f8      	ldr	r0, [r7, #12]
 8005944:	2300      	movs	r3, #0
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	0023      	movs	r3, r4
 800594a:	f000 fc9d 	bl	8006288 <I2C_TransferConfig>
 800594e:	e012      	b.n	8005976 <HAL_I2C_Mem_Write+0x136>
					I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
		}
		else
		{
			hi2c->XferSize = hi2c->XferCount;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005954:	b29a      	uxth	r2, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	851a      	strh	r2, [r3, #40]	@ 0x28
			I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize,
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800595e:	b2da      	uxtb	r2, r3
 8005960:	2380      	movs	r3, #128	@ 0x80
 8005962:	049c      	lsls	r4, r3, #18
 8005964:	230a      	movs	r3, #10
 8005966:	18fb      	adds	r3, r7, r3
 8005968:	8819      	ldrh	r1, [r3, #0]
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	2300      	movs	r3, #0
 800596e:	9300      	str	r3, [sp, #0]
 8005970:	0023      	movs	r3, r4
 8005972:	f000 fc89 	bl	8006288 <I2C_TransferConfig>
		}

		do
		{
			/* Wait until TXIS flag is set */
			if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart)
 8005976:	697a      	ldr	r2, [r7, #20]
 8005978:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	0018      	movs	r0, r3
 800597e:	f000 fb01 	bl	8005f84 <I2C_WaitOnTXISFlagUntilTimeout>
 8005982:	1e03      	subs	r3, r0, #0
 8005984:	d001      	beq.n	800598a <HAL_I2C_Mem_Write+0x14a>
					!= HAL_OK)
			{
				return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e081      	b.n	8005a8e <HAL_I2C_Mem_Write+0x24e>
			}

			/* Write data to TXDR */
			hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598e:	781a      	ldrb	r2, [r3, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	629a      	str	r2, [r3, #40]	@ 0x28

			/* Increment Buffer pointer */
			hi2c->pBuffPtr++;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800599a:	1c5a      	adds	r2, r3, #1
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	625a      	str	r2, [r3, #36]	@ 0x24

			hi2c->XferCount--;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	3b01      	subs	r3, #1
 80059a8:	b29a      	uxth	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
			hi2c->XferSize--;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059b2:	3b01      	subs	r3, #1
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	851a      	strh	r2, [r3, #40]	@ 0x28

			if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059be:	b29b      	uxth	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d03a      	beq.n	8005a3a <HAL_I2C_Mem_Write+0x1fa>
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d136      	bne.n	8005a3a <HAL_I2C_Mem_Write+0x1fa>
			{
				/* Wait until TCR flag is set */
				if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET,
 80059cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	0013      	movs	r3, r2
 80059d6:	2200      	movs	r2, #0
 80059d8:	2180      	movs	r1, #128	@ 0x80
 80059da:	f000 fa7b 	bl	8005ed4 <I2C_WaitOnFlagUntilTimeout>
 80059de:	1e03      	subs	r3, r0, #0
 80059e0:	d001      	beq.n	80059e6 <HAL_I2C_Mem_Write+0x1a6>
						Timeout, tickstart) != HAL_OK)
				{
					return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e053      	b.n	8005a8e <HAL_I2C_Mem_Write+0x24e>
				}

				if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	2bff      	cmp	r3, #255	@ 0xff
 80059ee:	d911      	bls.n	8005a14 <HAL_I2C_Mem_Write+0x1d4>
				{
					hi2c->XferSize = MAX_NBYTE_SIZE;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	22ff      	movs	r2, #255	@ 0xff
 80059f4:	851a      	strh	r2, [r3, #40]	@ 0x28
					I2C_TransferConfig(hi2c, DevAddress,
							(uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
					I2C_TransferConfig(hi2c, DevAddress,
 80059fa:	b2da      	uxtb	r2, r3
 80059fc:	2380      	movs	r3, #128	@ 0x80
 80059fe:	045c      	lsls	r4, r3, #17
 8005a00:	230a      	movs	r3, #10
 8005a02:	18fb      	adds	r3, r7, r3
 8005a04:	8819      	ldrh	r1, [r3, #0]
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	2300      	movs	r3, #0
 8005a0a:	9300      	str	r3, [sp, #0]
 8005a0c:	0023      	movs	r3, r4
 8005a0e:	f000 fc3b 	bl	8006288 <I2C_TransferConfig>
 8005a12:	e012      	b.n	8005a3a <HAL_I2C_Mem_Write+0x1fa>
							I2C_NO_STARTSTOP);
				}
				else
				{
					hi2c->XferSize = hi2c->XferCount;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	851a      	strh	r2, [r3, #40]	@ 0x28
					I2C_TransferConfig(hi2c, DevAddress,
							(uint8_t) hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
					I2C_TransferConfig(hi2c, DevAddress,
 8005a22:	b2da      	uxtb	r2, r3
 8005a24:	2380      	movs	r3, #128	@ 0x80
 8005a26:	049c      	lsls	r4, r3, #18
 8005a28:	230a      	movs	r3, #10
 8005a2a:	18fb      	adds	r3, r7, r3
 8005a2c:	8819      	ldrh	r1, [r3, #0]
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	2300      	movs	r3, #0
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	0023      	movs	r3, r4
 8005a36:	f000 fc27 	bl	8006288 <I2C_TransferConfig>
							I2C_NO_STARTSTOP);
				}
			}

		} while (hi2c->XferCount > 0U);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d198      	bne.n	8005976 <HAL_I2C_Mem_Write+0x136>

		/* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
		/* Wait until STOPF flag is reset */
		if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a44:	697a      	ldr	r2, [r7, #20]
 8005a46:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	0018      	movs	r0, r3
 8005a4c:	f000 fae0 	bl	8006010 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005a50:	1e03      	subs	r3, r0, #0
 8005a52:	d001      	beq.n	8005a58 <HAL_I2C_Mem_Write+0x218>
		{
			return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e01a      	b.n	8005a8e <HAL_I2C_Mem_Write+0x24e>
		}

		/* Clear STOP Flag */
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2220      	movs	r2, #32
 8005a5e:	61da      	str	r2, [r3, #28]

		/* Clear Configuration Register 2 */
		I2C_RESET_CR2(hi2c);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	685a      	ldr	r2, [r3, #4]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	490b      	ldr	r1, [pc, #44]	@ (8005a98 <HAL_I2C_Mem_Write+0x258>)
 8005a6c:	400a      	ands	r2, r1
 8005a6e:	605a      	str	r2, [r3, #4]

		hi2c->State = HAL_I2C_STATE_READY;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2241      	movs	r2, #65	@ 0x41
 8005a74:	2120      	movs	r1, #32
 8005a76:	5499      	strb	r1, [r3, r2]
		hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2242      	movs	r2, #66	@ 0x42
 8005a7c:	2100      	movs	r1, #0
 8005a7e:	5499      	strb	r1, [r3, r2]

		/* Process Unlocked */
		__HAL_UNLOCK(hi2c);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2240      	movs	r2, #64	@ 0x40
 8005a84:	2100      	movs	r1, #0
 8005a86:	5499      	strb	r1, [r3, r2]

		return HAL_OK;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	e000      	b.n	8005a8e <HAL_I2C_Mem_Write+0x24e>
	}
	else
	{
		return HAL_BUSY;
 8005a8c:	2302      	movs	r3, #2
	}
}
 8005a8e:	0018      	movs	r0, r3
 8005a90:	46bd      	mov	sp, r7
 8005a92:	b007      	add	sp, #28
 8005a94:	bd90      	pop	{r4, r7, pc}
 8005a96:	46c0      	nop			@ (mov r8, r8)
 8005a98:	fe00e800 	.word	0xfe00e800

08005a9c <HAL_I2C_Mem_Read>:
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
		uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size,
		uint32_t Timeout)
{
 8005a9c:	b590      	push	{r4, r7, lr}
 8005a9e:	b089      	sub	sp, #36	@ 0x24
 8005aa0:	af02      	add	r7, sp, #8
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	000c      	movs	r4, r1
 8005aa6:	0010      	movs	r0, r2
 8005aa8:	0019      	movs	r1, r3
 8005aaa:	230a      	movs	r3, #10
 8005aac:	18fb      	adds	r3, r7, r3
 8005aae:	1c22      	adds	r2, r4, #0
 8005ab0:	801a      	strh	r2, [r3, #0]
 8005ab2:	2308      	movs	r3, #8
 8005ab4:	18fb      	adds	r3, r7, r3
 8005ab6:	1c02      	adds	r2, r0, #0
 8005ab8:	801a      	strh	r2, [r3, #0]
 8005aba:	1dbb      	adds	r3, r7, #6
 8005abc:	1c0a      	adds	r2, r1, #0
 8005abe:	801a      	strh	r2, [r3, #0]
	uint32_t tickstart;

	/* Check the parameters */
	assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

	if (hi2c->State == HAL_I2C_STATE_READY)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2241      	movs	r2, #65	@ 0x41
 8005ac4:	5c9b      	ldrb	r3, [r3, r2]
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b20      	cmp	r3, #32
 8005aca:	d000      	beq.n	8005ace <HAL_I2C_Mem_Read+0x32>
 8005acc:	e110      	b.n	8005cf0 <HAL_I2C_Mem_Read+0x254>
	{
		if ((pData == NULL) || (Size == 0U))
 8005ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d004      	beq.n	8005ade <HAL_I2C_Mem_Read+0x42>
 8005ad4:	232c      	movs	r3, #44	@ 0x2c
 8005ad6:	18fb      	adds	r3, r7, r3
 8005ad8:	881b      	ldrh	r3, [r3, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d105      	bne.n	8005aea <HAL_I2C_Mem_Read+0x4e>
		{
			hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2280      	movs	r2, #128	@ 0x80
 8005ae2:	0092      	lsls	r2, r2, #2
 8005ae4:	645a      	str	r2, [r3, #68]	@ 0x44
			return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e103      	b.n	8005cf2 <HAL_I2C_Mem_Read+0x256>
		}

		/* Process Locked */
		__HAL_LOCK(hi2c);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2240      	movs	r2, #64	@ 0x40
 8005aee:	5c9b      	ldrb	r3, [r3, r2]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d101      	bne.n	8005af8 <HAL_I2C_Mem_Read+0x5c>
 8005af4:	2302      	movs	r3, #2
 8005af6:	e0fc      	b.n	8005cf2 <HAL_I2C_Mem_Read+0x256>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2240      	movs	r2, #64	@ 0x40
 8005afc:	2101      	movs	r1, #1
 8005afe:	5499      	strb	r1, [r3, r2]

		/* Init tickstart for timeout management*/
		tickstart = HAL_GetTick();
 8005b00:	f7fe fea0 	bl	8004844 <HAL_GetTick>
 8005b04:	0003      	movs	r3, r0
 8005b06:	617b      	str	r3, [r7, #20]

		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET,
 8005b08:	2380      	movs	r3, #128	@ 0x80
 8005b0a:	0219      	lsls	r1, r3, #8
 8005b0c:	68f8      	ldr	r0, [r7, #12]
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	9300      	str	r3, [sp, #0]
 8005b12:	2319      	movs	r3, #25
 8005b14:	2201      	movs	r2, #1
 8005b16:	f000 f9dd 	bl	8005ed4 <I2C_WaitOnFlagUntilTimeout>
 8005b1a:	1e03      	subs	r3, r0, #0
 8005b1c:	d001      	beq.n	8005b22 <HAL_I2C_Mem_Read+0x86>
				I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
		{
			return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e0e7      	b.n	8005cf2 <HAL_I2C_Mem_Read+0x256>
		}

		hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2241      	movs	r2, #65	@ 0x41
 8005b26:	2122      	movs	r1, #34	@ 0x22
 8005b28:	5499      	strb	r1, [r3, r2]
		hi2c->Mode = HAL_I2C_MODE_MEM;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2242      	movs	r2, #66	@ 0x42
 8005b2e:	2140      	movs	r1, #64	@ 0x40
 8005b30:	5499      	strb	r1, [r3, r2]
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	645a      	str	r2, [r3, #68]	@ 0x44

		/* Prepare transfer parameters */
		hi2c->pBuffPtr = pData;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b3c:	625a      	str	r2, [r3, #36]	@ 0x24
		hi2c->XferCount = Size;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	222c      	movs	r2, #44	@ 0x2c
 8005b42:	18ba      	adds	r2, r7, r2
 8005b44:	8812      	ldrh	r2, [r2, #0]
 8005b46:	855a      	strh	r2, [r3, #42]	@ 0x2a
		hi2c->XferISR = NULL;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	635a      	str	r2, [r3, #52]	@ 0x34

		/* Send Slave Address and Memory Address */
		if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize,
 8005b4e:	1dbb      	adds	r3, r7, #6
 8005b50:	881c      	ldrh	r4, [r3, #0]
 8005b52:	2308      	movs	r3, #8
 8005b54:	18fb      	adds	r3, r7, r3
 8005b56:	881a      	ldrh	r2, [r3, #0]
 8005b58:	230a      	movs	r3, #10
 8005b5a:	18fb      	adds	r3, r7, r3
 8005b5c:	8819      	ldrh	r1, [r3, #0]
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	9301      	str	r3, [sp, #4]
 8005b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b66:	9300      	str	r3, [sp, #0]
 8005b68:	0023      	movs	r3, r4
 8005b6a:	f000 f92f 	bl	8005dcc <I2C_RequestMemoryRead>
 8005b6e:	1e03      	subs	r3, r0, #0
 8005b70:	d005      	beq.n	8005b7e <HAL_I2C_Mem_Read+0xe2>
				Timeout, tickstart) != HAL_OK)
		{
			/* Process Unlocked */
			__HAL_UNLOCK(hi2c);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2240      	movs	r2, #64	@ 0x40
 8005b76:	2100      	movs	r1, #0
 8005b78:	5499      	strb	r1, [r3, r2]
			return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e0b9      	b.n	8005cf2 <HAL_I2C_Mem_Read+0x256>
		}

		/* Send Slave Address */
		/* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
		if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	2bff      	cmp	r3, #255	@ 0xff
 8005b86:	d911      	bls.n	8005bac <HAL_I2C_Mem_Read+0x110>
		{
			hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	22ff      	movs	r2, #255	@ 0xff
 8005b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
			I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize,
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b92:	b2da      	uxtb	r2, r3
 8005b94:	2380      	movs	r3, #128	@ 0x80
 8005b96:	045c      	lsls	r4, r3, #17
 8005b98:	230a      	movs	r3, #10
 8005b9a:	18fb      	adds	r3, r7, r3
 8005b9c:	8819      	ldrh	r1, [r3, #0]
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	4b56      	ldr	r3, [pc, #344]	@ (8005cfc <HAL_I2C_Mem_Read+0x260>)
 8005ba2:	9300      	str	r3, [sp, #0]
 8005ba4:	0023      	movs	r3, r4
 8005ba6:	f000 fb6f 	bl	8006288 <I2C_TransferConfig>
 8005baa:	e012      	b.n	8005bd2 <HAL_I2C_Mem_Read+0x136>
					I2C_RELOAD_MODE,
					I2C_GENERATE_START_READ);
		}
		else
		{
			hi2c->XferSize = hi2c->XferCount;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bb0:	b29a      	uxth	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	851a      	strh	r2, [r3, #40]	@ 0x28
			I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize,
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bba:	b2da      	uxtb	r2, r3
 8005bbc:	2380      	movs	r3, #128	@ 0x80
 8005bbe:	049c      	lsls	r4, r3, #18
 8005bc0:	230a      	movs	r3, #10
 8005bc2:	18fb      	adds	r3, r7, r3
 8005bc4:	8819      	ldrh	r1, [r3, #0]
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	4b4c      	ldr	r3, [pc, #304]	@ (8005cfc <HAL_I2C_Mem_Read+0x260>)
 8005bca:	9300      	str	r3, [sp, #0]
 8005bcc:	0023      	movs	r3, r4
 8005bce:	f000 fb5b 	bl	8006288 <I2C_TransferConfig>
		}

		do
		{
			/* Wait until RXNE flag is set */
			if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout,
 8005bd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bd4:	68f8      	ldr	r0, [r7, #12]
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	9300      	str	r3, [sp, #0]
 8005bda:	0013      	movs	r3, r2
 8005bdc:	2200      	movs	r2, #0
 8005bde:	2104      	movs	r1, #4
 8005be0:	f000 f978 	bl	8005ed4 <I2C_WaitOnFlagUntilTimeout>
 8005be4:	1e03      	subs	r3, r0, #0
 8005be6:	d001      	beq.n	8005bec <HAL_I2C_Mem_Read+0x150>
					tickstart) != HAL_OK)
			{
				return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e082      	b.n	8005cf2 <HAL_I2C_Mem_Read+0x256>
			}

			/* Read data from RXDR */
			*hi2c->pBuffPtr = (uint8_t) hi2c->Instance->RXDR;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf6:	b2d2      	uxtb	r2, r2
 8005bf8:	701a      	strb	r2, [r3, #0]

			/* Increment Buffer pointer */
			hi2c->pBuffPtr++;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfe:	1c5a      	adds	r2, r3, #1
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	625a      	str	r2, [r3, #36]	@ 0x24

			hi2c->XferSize--;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	b29a      	uxth	r2, r3
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	851a      	strh	r2, [r3, #40]	@ 0x28
			hi2c->XferCount--;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

			if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d03a      	beq.n	8005c9e <HAL_I2C_Mem_Read+0x202>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d136      	bne.n	8005c9e <HAL_I2C_Mem_Read+0x202>
			{
				/* Wait until TCR flag is set */
				if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET,
 8005c30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	9300      	str	r3, [sp, #0]
 8005c38:	0013      	movs	r3, r2
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	2180      	movs	r1, #128	@ 0x80
 8005c3e:	f000 f949 	bl	8005ed4 <I2C_WaitOnFlagUntilTimeout>
 8005c42:	1e03      	subs	r3, r0, #0
 8005c44:	d001      	beq.n	8005c4a <HAL_I2C_Mem_Read+0x1ae>
						Timeout, tickstart) != HAL_OK)
				{
					return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e053      	b.n	8005cf2 <HAL_I2C_Mem_Read+0x256>
				}

				if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	2bff      	cmp	r3, #255	@ 0xff
 8005c52:	d911      	bls.n	8005c78 <HAL_I2C_Mem_Read+0x1dc>
				{
					hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	22ff      	movs	r2, #255	@ 0xff
 8005c58:	851a      	strh	r2, [r3, #40]	@ 0x28
					I2C_TransferConfig(hi2c, DevAddress,
							(uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
					I2C_TransferConfig(hi2c, DevAddress,
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	2380      	movs	r3, #128	@ 0x80
 8005c62:	045c      	lsls	r4, r3, #17
 8005c64:	230a      	movs	r3, #10
 8005c66:	18fb      	adds	r3, r7, r3
 8005c68:	8819      	ldrh	r1, [r3, #0]
 8005c6a:	68f8      	ldr	r0, [r7, #12]
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	9300      	str	r3, [sp, #0]
 8005c70:	0023      	movs	r3, r4
 8005c72:	f000 fb09 	bl	8006288 <I2C_TransferConfig>
 8005c76:	e012      	b.n	8005c9e <HAL_I2C_Mem_Read+0x202>
							I2C_NO_STARTSTOP);
				}
				else
				{
					hi2c->XferSize = hi2c->XferCount;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c7c:	b29a      	uxth	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	851a      	strh	r2, [r3, #40]	@ 0x28
					I2C_TransferConfig(hi2c, DevAddress,
							(uint8_t) hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
					I2C_TransferConfig(hi2c, DevAddress,
 8005c86:	b2da      	uxtb	r2, r3
 8005c88:	2380      	movs	r3, #128	@ 0x80
 8005c8a:	049c      	lsls	r4, r3, #18
 8005c8c:	230a      	movs	r3, #10
 8005c8e:	18fb      	adds	r3, r7, r3
 8005c90:	8819      	ldrh	r1, [r3, #0]
 8005c92:	68f8      	ldr	r0, [r7, #12]
 8005c94:	2300      	movs	r3, #0
 8005c96:	9300      	str	r3, [sp, #0]
 8005c98:	0023      	movs	r3, r4
 8005c9a:	f000 faf5 	bl	8006288 <I2C_TransferConfig>
							I2C_NO_STARTSTOP);
				}
			}
		} while (hi2c->XferCount > 0U);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d194      	bne.n	8005bd2 <HAL_I2C_Mem_Read+0x136>

		/* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
		/* Wait until STOPF flag is reset */
		if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ca8:	697a      	ldr	r2, [r7, #20]
 8005caa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	0018      	movs	r0, r3
 8005cb0:	f000 f9ae 	bl	8006010 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005cb4:	1e03      	subs	r3, r0, #0
 8005cb6:	d001      	beq.n	8005cbc <HAL_I2C_Mem_Read+0x220>
		{
			return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e01a      	b.n	8005cf2 <HAL_I2C_Mem_Read+0x256>
		}

		/* Clear STOP Flag */
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2220      	movs	r2, #32
 8005cc2:	61da      	str	r2, [r3, #28]

		/* Clear Configuration Register 2 */
		I2C_RESET_CR2(hi2c);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	490c      	ldr	r1, [pc, #48]	@ (8005d00 <HAL_I2C_Mem_Read+0x264>)
 8005cd0:	400a      	ands	r2, r1
 8005cd2:	605a      	str	r2, [r3, #4]

		hi2c->State = HAL_I2C_STATE_READY;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2241      	movs	r2, #65	@ 0x41
 8005cd8:	2120      	movs	r1, #32
 8005cda:	5499      	strb	r1, [r3, r2]
		hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2242      	movs	r2, #66	@ 0x42
 8005ce0:	2100      	movs	r1, #0
 8005ce2:	5499      	strb	r1, [r3, r2]

		/* Process Unlocked */
		__HAL_UNLOCK(hi2c);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2240      	movs	r2, #64	@ 0x40
 8005ce8:	2100      	movs	r1, #0
 8005cea:	5499      	strb	r1, [r3, r2]

		return HAL_OK;
 8005cec:	2300      	movs	r3, #0
 8005cee:	e000      	b.n	8005cf2 <HAL_I2C_Mem_Read+0x256>
	}
	else
	{
		return HAL_BUSY;
 8005cf0:	2302      	movs	r3, #2
	}
}
 8005cf2:	0018      	movs	r0, r3
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	b007      	add	sp, #28
 8005cf8:	bd90      	pop	{r4, r7, pc}
 8005cfa:	46c0      	nop			@ (mov r8, r8)
 8005cfc:	80002400 	.word	0x80002400
 8005d00:	fe00e800 	.word	0xfe00e800

08005d04 <I2C_RequestMemoryWrite>:
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint32_t Timeout, uint32_t Tickstart)
{
 8005d04:	b5b0      	push	{r4, r5, r7, lr}
 8005d06:	b086      	sub	sp, #24
 8005d08:	af02      	add	r7, sp, #8
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	000c      	movs	r4, r1
 8005d0e:	0010      	movs	r0, r2
 8005d10:	0019      	movs	r1, r3
 8005d12:	250a      	movs	r5, #10
 8005d14:	197b      	adds	r3, r7, r5
 8005d16:	1c22      	adds	r2, r4, #0
 8005d18:	801a      	strh	r2, [r3, #0]
 8005d1a:	2308      	movs	r3, #8
 8005d1c:	18fb      	adds	r3, r7, r3
 8005d1e:	1c02      	adds	r2, r0, #0
 8005d20:	801a      	strh	r2, [r3, #0]
 8005d22:	1dbb      	adds	r3, r7, #6
 8005d24:	1c0a      	adds	r2, r1, #0
 8005d26:	801a      	strh	r2, [r3, #0]
	I2C_TransferConfig(hi2c, DevAddress, (uint8_t) MemAddSize, I2C_RELOAD_MODE,
 8005d28:	1dbb      	adds	r3, r7, #6
 8005d2a:	881b      	ldrh	r3, [r3, #0]
 8005d2c:	b2da      	uxtb	r2, r3
 8005d2e:	2380      	movs	r3, #128	@ 0x80
 8005d30:	045c      	lsls	r4, r3, #17
 8005d32:	197b      	adds	r3, r7, r5
 8005d34:	8819      	ldrh	r1, [r3, #0]
 8005d36:	68f8      	ldr	r0, [r7, #12]
 8005d38:	4b23      	ldr	r3, [pc, #140]	@ (8005dc8 <I2C_RequestMemoryWrite+0xc4>)
 8005d3a:	9300      	str	r3, [sp, #0]
 8005d3c:	0023      	movs	r3, r4
 8005d3e:	f000 faa3 	bl	8006288 <I2C_TransferConfig>
			I2C_GENERATE_START_WRITE);

	/* Wait until TXIS flag is set */
	if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d44:	6a39      	ldr	r1, [r7, #32]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	0018      	movs	r0, r3
 8005d4a:	f000 f91b 	bl	8005f84 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d4e:	1e03      	subs	r3, r0, #0
 8005d50:	d001      	beq.n	8005d56 <I2C_RequestMemoryWrite+0x52>
	{
		return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e033      	b.n	8005dbe <I2C_RequestMemoryWrite+0xba>
	}

	/* If Memory address size is 8Bit */
	if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d56:	1dbb      	adds	r3, r7, #6
 8005d58:	881b      	ldrh	r3, [r3, #0]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d107      	bne.n	8005d6e <I2C_RequestMemoryWrite+0x6a>
	{
		/* Send Memory Address */
		hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d5e:	2308      	movs	r3, #8
 8005d60:	18fb      	adds	r3, r7, r3
 8005d62:	881b      	ldrh	r3, [r3, #0]
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d6c:	e019      	b.n	8005da2 <I2C_RequestMemoryWrite+0x9e>
	}
	/* If Memory address size is 16Bit */
	else
	{
		/* Send MSB of Memory Address */
		hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005d6e:	2308      	movs	r3, #8
 8005d70:	18fb      	adds	r3, r7, r3
 8005d72:	881b      	ldrh	r3, [r3, #0]
 8005d74:	0a1b      	lsrs	r3, r3, #8
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	b2da      	uxtb	r2, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	629a      	str	r2, [r3, #40]	@ 0x28

		/* Wait until TXIS flag is set */
		if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d82:	6a39      	ldr	r1, [r7, #32]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	0018      	movs	r0, r3
 8005d88:	f000 f8fc 	bl	8005f84 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d8c:	1e03      	subs	r3, r0, #0
 8005d8e:	d001      	beq.n	8005d94 <I2C_RequestMemoryWrite+0x90>
		{
			return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e014      	b.n	8005dbe <I2C_RequestMemoryWrite+0xba>
		}

		/* Send LSB of Memory Address */
		hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d94:	2308      	movs	r3, #8
 8005d96:	18fb      	adds	r3, r7, r3
 8005d98:	881b      	ldrh	r3, [r3, #0]
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	/* Wait until TCR flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout,
 8005da2:	6a3a      	ldr	r2, [r7, #32]
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da8:	9300      	str	r3, [sp, #0]
 8005daa:	0013      	movs	r3, r2
 8005dac:	2200      	movs	r2, #0
 8005dae:	2180      	movs	r1, #128	@ 0x80
 8005db0:	f000 f890 	bl	8005ed4 <I2C_WaitOnFlagUntilTimeout>
 8005db4:	1e03      	subs	r3, r0, #0
 8005db6:	d001      	beq.n	8005dbc <I2C_RequestMemoryWrite+0xb8>
			Tickstart) != HAL_OK)
	{
		return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e000      	b.n	8005dbe <I2C_RequestMemoryWrite+0xba>
	}

	return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	0018      	movs	r0, r3
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	b004      	add	sp, #16
 8005dc4:	bdb0      	pop	{r4, r5, r7, pc}
 8005dc6:	46c0      	nop			@ (mov r8, r8)
 8005dc8:	80002000 	.word	0x80002000

08005dcc <I2C_RequestMemoryRead>:
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint32_t Timeout, uint32_t Tickstart)
{
 8005dcc:	b5b0      	push	{r4, r5, r7, lr}
 8005dce:	b086      	sub	sp, #24
 8005dd0:	af02      	add	r7, sp, #8
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	000c      	movs	r4, r1
 8005dd6:	0010      	movs	r0, r2
 8005dd8:	0019      	movs	r1, r3
 8005dda:	250a      	movs	r5, #10
 8005ddc:	197b      	adds	r3, r7, r5
 8005dde:	1c22      	adds	r2, r4, #0
 8005de0:	801a      	strh	r2, [r3, #0]
 8005de2:	2308      	movs	r3, #8
 8005de4:	18fb      	adds	r3, r7, r3
 8005de6:	1c02      	adds	r2, r0, #0
 8005de8:	801a      	strh	r2, [r3, #0]
 8005dea:	1dbb      	adds	r3, r7, #6
 8005dec:	1c0a      	adds	r2, r1, #0
 8005dee:	801a      	strh	r2, [r3, #0]
	I2C_TransferConfig(hi2c, DevAddress, (uint8_t) MemAddSize, I2C_SOFTEND_MODE,
 8005df0:	1dbb      	adds	r3, r7, #6
 8005df2:	881b      	ldrh	r3, [r3, #0]
 8005df4:	b2da      	uxtb	r2, r3
 8005df6:	197b      	adds	r3, r7, r5
 8005df8:	8819      	ldrh	r1, [r3, #0]
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	4b23      	ldr	r3, [pc, #140]	@ (8005e8c <I2C_RequestMemoryRead+0xc0>)
 8005dfe:	9300      	str	r3, [sp, #0]
 8005e00:	2300      	movs	r3, #0
 8005e02:	f000 fa41 	bl	8006288 <I2C_TransferConfig>
			I2C_GENERATE_START_WRITE);

	/* Wait until TXIS flag is set */
	if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e08:	6a39      	ldr	r1, [r7, #32]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	0018      	movs	r0, r3
 8005e0e:	f000 f8b9 	bl	8005f84 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e12:	1e03      	subs	r3, r0, #0
 8005e14:	d001      	beq.n	8005e1a <I2C_RequestMemoryRead+0x4e>
	{
		return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e033      	b.n	8005e82 <I2C_RequestMemoryRead+0xb6>
	}

	/* If Memory address size is 8Bit */
	if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e1a:	1dbb      	adds	r3, r7, #6
 8005e1c:	881b      	ldrh	r3, [r3, #0]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d107      	bne.n	8005e32 <I2C_RequestMemoryRead+0x66>
	{
		/* Send Memory Address */
		hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e22:	2308      	movs	r3, #8
 8005e24:	18fb      	adds	r3, r7, r3
 8005e26:	881b      	ldrh	r3, [r3, #0]
 8005e28:	b2da      	uxtb	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e30:	e019      	b.n	8005e66 <I2C_RequestMemoryRead+0x9a>
	}
	/* If Memory address size is 16Bit */
	else
	{
		/* Send MSB of Memory Address */
		hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005e32:	2308      	movs	r3, #8
 8005e34:	18fb      	adds	r3, r7, r3
 8005e36:	881b      	ldrh	r3, [r3, #0]
 8005e38:	0a1b      	lsrs	r3, r3, #8
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	b2da      	uxtb	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	629a      	str	r2, [r3, #40]	@ 0x28

		/* Wait until TXIS flag is set */
		if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e46:	6a39      	ldr	r1, [r7, #32]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	0018      	movs	r0, r3
 8005e4c:	f000 f89a 	bl	8005f84 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e50:	1e03      	subs	r3, r0, #0
 8005e52:	d001      	beq.n	8005e58 <I2C_RequestMemoryRead+0x8c>
		{
			return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e014      	b.n	8005e82 <I2C_RequestMemoryRead+0xb6>
		}

		/* Send LSB of Memory Address */
		hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e58:	2308      	movs	r3, #8
 8005e5a:	18fb      	adds	r3, r7, r3
 8005e5c:	881b      	ldrh	r3, [r3, #0]
 8005e5e:	b2da      	uxtb	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	/* Wait until TC flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart)
 8005e66:	6a3a      	ldr	r2, [r7, #32]
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6c:	9300      	str	r3, [sp, #0]
 8005e6e:	0013      	movs	r3, r2
 8005e70:	2200      	movs	r2, #0
 8005e72:	2140      	movs	r1, #64	@ 0x40
 8005e74:	f000 f82e 	bl	8005ed4 <I2C_WaitOnFlagUntilTimeout>
 8005e78:	1e03      	subs	r3, r0, #0
 8005e7a:	d001      	beq.n	8005e80 <I2C_RequestMemoryRead+0xb4>
			!= HAL_OK)
	{
		return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e000      	b.n	8005e82 <I2C_RequestMemoryRead+0xb6>
	}

	return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	0018      	movs	r0, r3
 8005e84:	46bd      	mov	sp, r7
 8005e86:	b004      	add	sp, #16
 8005e88:	bdb0      	pop	{r4, r5, r7, pc}
 8005e8a:	46c0      	nop			@ (mov r8, r8)
 8005e8c:	80002000 	.word	0x80002000

08005e90 <I2C_Flush_TXDR>:
 * @brief  I2C Tx data register flush process.
 * @param  hi2c I2C handle.
 * @retval None
 */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
	/* If a pending TXIS flag is set */
	/* Write a dummy data in TXDR to clear it */
	if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	2b02      	cmp	r3, #2
 8005ea4:	d103      	bne.n	8005eae <I2C_Flush_TXDR+0x1e>
	{
		hi2c->Instance->TXDR = 0x00U;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	/* Flush TX register if not empty */
	if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d007      	beq.n	8005ecc <I2C_Flush_TXDR+0x3c>
	{
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	699a      	ldr	r2, [r3, #24]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2101      	movs	r1, #1
 8005ec8:	430a      	orrs	r2, r1
 8005eca:	619a      	str	r2, [r3, #24]
	}
}
 8005ecc:	46c0      	nop			@ (mov r8, r8)
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	b002      	add	sp, #8
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <I2C_WaitOnFlagUntilTimeout>:
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	603b      	str	r3, [r7, #0]
 8005ee0:	1dfb      	adds	r3, r7, #7
 8005ee2:	701a      	strb	r2, [r3, #0]
	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ee4:	e03a      	b.n	8005f5c <I2C_WaitOnFlagUntilTimeout+0x88>
	{
		/* Check if an error is detected */
		if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ee6:	69ba      	ldr	r2, [r7, #24]
 8005ee8:	6839      	ldr	r1, [r7, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	0018      	movs	r0, r3
 8005eee:	f000 f8d3 	bl	8006098 <I2C_IsErrorOccurred>
 8005ef2:	1e03      	subs	r3, r0, #0
 8005ef4:	d001      	beq.n	8005efa <I2C_WaitOnFlagUntilTimeout+0x26>
		{
			return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e040      	b.n	8005f7c <I2C_WaitOnFlagUntilTimeout+0xa8>
		}

		/* Check for the Timeout */
		if (Timeout != HAL_MAX_DELAY)
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	3301      	adds	r3, #1
 8005efe:	d02d      	beq.n	8005f5c <I2C_WaitOnFlagUntilTimeout+0x88>
		{
			if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f00:	f7fe fca0 	bl	8004844 <HAL_GetTick>
 8005f04:	0002      	movs	r2, r0
 8005f06:	69bb      	ldr	r3, [r7, #24]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	683a      	ldr	r2, [r7, #0]
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d302      	bcc.n	8005f16 <I2C_WaitOnFlagUntilTimeout+0x42>
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d122      	bne.n	8005f5c <I2C_WaitOnFlagUntilTimeout+0x88>
			{
				if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	699b      	ldr	r3, [r3, #24]
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	4013      	ands	r3, r2
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	1ad3      	subs	r3, r2, r3
 8005f24:	425a      	negs	r2, r3
 8005f26:	4153      	adcs	r3, r2
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	001a      	movs	r2, r3
 8005f2c:	1dfb      	adds	r3, r7, #7
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d113      	bne.n	8005f5c <I2C_WaitOnFlagUntilTimeout+0x88>
				{
					hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f38:	2220      	movs	r2, #32
 8005f3a:	431a      	orrs	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	645a      	str	r2, [r3, #68]	@ 0x44
					hi2c->State = HAL_I2C_STATE_READY;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2241      	movs	r2, #65	@ 0x41
 8005f44:	2120      	movs	r1, #32
 8005f46:	5499      	strb	r1, [r3, r2]
					hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2242      	movs	r2, #66	@ 0x42
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	5499      	strb	r1, [r3, r2]

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2240      	movs	r2, #64	@ 0x40
 8005f54:	2100      	movs	r1, #0
 8005f56:	5499      	strb	r1, [r3, r2]
					return HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e00f      	b.n	8005f7c <I2C_WaitOnFlagUntilTimeout+0xa8>
	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	699b      	ldr	r3, [r3, #24]
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	4013      	ands	r3, r2
 8005f66:	68ba      	ldr	r2, [r7, #8]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	425a      	negs	r2, r3
 8005f6c:	4153      	adcs	r3, r2
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	001a      	movs	r2, r3
 8005f72:	1dfb      	adds	r3, r7, #7
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d0b5      	beq.n	8005ee6 <I2C_WaitOnFlagUntilTimeout+0x12>
				}
			}
		}
	}
	return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	0018      	movs	r0, r3
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	b004      	add	sp, #16
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <I2C_WaitOnTXISFlagUntilTimeout>:
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c,
		uint32_t Timeout, uint32_t Tickstart)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
	while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f90:	e032      	b.n	8005ff8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
	{
		/* Check if an error is detected */
		if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	68b9      	ldr	r1, [r7, #8]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	0018      	movs	r0, r3
 8005f9a:	f000 f87d 	bl	8006098 <I2C_IsErrorOccurred>
 8005f9e:	1e03      	subs	r3, r0, #0
 8005fa0:	d001      	beq.n	8005fa6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
		{
			return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e030      	b.n	8006008 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
		}

		/* Check for the Timeout */
		if (Timeout != HAL_MAX_DELAY)
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	3301      	adds	r3, #1
 8005faa:	d025      	beq.n	8005ff8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
		{
			if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fac:	f7fe fc4a 	bl	8004844 <HAL_GetTick>
 8005fb0:	0002      	movs	r2, r0
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	1ad3      	subs	r3, r2, r3
 8005fb6:	68ba      	ldr	r2, [r7, #8]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d302      	bcc.n	8005fc2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d11a      	bne.n	8005ff8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
			{
				if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	699b      	ldr	r3, [r3, #24]
 8005fc8:	2202      	movs	r2, #2
 8005fca:	4013      	ands	r3, r2
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d013      	beq.n	8005ff8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
				{
					hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	431a      	orrs	r2, r3
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	645a      	str	r2, [r3, #68]	@ 0x44
					hi2c->State = HAL_I2C_STATE_READY;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2241      	movs	r2, #65	@ 0x41
 8005fe0:	2120      	movs	r1, #32
 8005fe2:	5499      	strb	r1, [r3, r2]
					hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2242      	movs	r2, #66	@ 0x42
 8005fe8:	2100      	movs	r1, #0
 8005fea:	5499      	strb	r1, [r3, r2]

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2240      	movs	r2, #64	@ 0x40
 8005ff0:	2100      	movs	r1, #0
 8005ff2:	5499      	strb	r1, [r3, r2]

					return HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e007      	b.n	8006008 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
	while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	2202      	movs	r2, #2
 8006000:	4013      	ands	r3, r2
 8006002:	2b02      	cmp	r3, #2
 8006004:	d1c5      	bne.n	8005f92 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
				}
			}
		}
	}
	return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	0018      	movs	r0, r3
 800600a:	46bd      	mov	sp, r7
 800600c:	b004      	add	sp, #16
 800600e:	bd80      	pop	{r7, pc}

08006010 <I2C_WaitOnSTOPFlagUntilTimeout>:
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c,
		uint32_t Timeout, uint32_t Tickstart)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
	while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800601c:	e02f      	b.n	800607e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
	{
		/* Check if an error is detected */
		if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	68b9      	ldr	r1, [r7, #8]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	0018      	movs	r0, r3
 8006026:	f000 f837 	bl	8006098 <I2C_IsErrorOccurred>
 800602a:	1e03      	subs	r3, r0, #0
 800602c:	d001      	beq.n	8006032 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
		{
			return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e02d      	b.n	800608e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
		}

		/* Check for the Timeout */
		if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006032:	f7fe fc07 	bl	8004844 <HAL_GetTick>
 8006036:	0002      	movs	r2, r0
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	68ba      	ldr	r2, [r7, #8]
 800603e:	429a      	cmp	r2, r3
 8006040:	d302      	bcc.n	8006048 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d11a      	bne.n	800607e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
		{
			if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	2220      	movs	r2, #32
 8006050:	4013      	ands	r3, r2
 8006052:	2b20      	cmp	r3, #32
 8006054:	d013      	beq.n	800607e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
			{
				hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800605a:	2220      	movs	r2, #32
 800605c:	431a      	orrs	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	645a      	str	r2, [r3, #68]	@ 0x44
				hi2c->State = HAL_I2C_STATE_READY;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2241      	movs	r2, #65	@ 0x41
 8006066:	2120      	movs	r1, #32
 8006068:	5499      	strb	r1, [r3, r2]
				hi2c->Mode = HAL_I2C_MODE_NONE;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2242      	movs	r2, #66	@ 0x42
 800606e:	2100      	movs	r1, #0
 8006070:	5499      	strb	r1, [r3, r2]

				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2240      	movs	r2, #64	@ 0x40
 8006076:	2100      	movs	r1, #0
 8006078:	5499      	strb	r1, [r3, r2]

				return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e007      	b.n	800608e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
	while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	2220      	movs	r2, #32
 8006086:	4013      	ands	r3, r2
 8006088:	2b20      	cmp	r3, #32
 800608a:	d1c8      	bne.n	800601e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
			}
		}
	}
	return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	0018      	movs	r0, r3
 8006090:	46bd      	mov	sp, r7
 8006092:	b004      	add	sp, #16
 8006094:	bd80      	pop	{r7, pc}
	...

08006098 <I2C_IsErrorOccurred>:
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c,
		uint32_t Timeout, uint32_t Tickstart)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b08a      	sub	sp, #40	@ 0x28
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 80060a4:	2327      	movs	r3, #39	@ 0x27
 80060a6:	18fb      	adds	r3, r7, r3
 80060a8:	2200      	movs	r2, #0
 80060aa:	701a      	strb	r2, [r3, #0]
	uint32_t itflag = hi2c->Instance->ISR;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	61bb      	str	r3, [r7, #24]
	uint32_t error_code = 0;
 80060b4:	2300      	movs	r3, #0
 80060b6:	623b      	str	r3, [r7, #32]
	uint32_t tickstart = Tickstart;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	61fb      	str	r3, [r7, #28]
	uint32_t tmp1;
	HAL_I2C_ModeTypeDef tmp2;

	if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80060bc:	69bb      	ldr	r3, [r7, #24]
 80060be:	2210      	movs	r2, #16
 80060c0:	4013      	ands	r3, r2
 80060c2:	d100      	bne.n	80060c6 <I2C_IsErrorOccurred+0x2e>
 80060c4:	e079      	b.n	80061ba <I2C_IsErrorOccurred+0x122>
	{
		/* Clear NACKF Flag */
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2210      	movs	r2, #16
 80060cc:	61da      	str	r2, [r3, #28]

		/* Wait until STOP Flag is set or timeout occurred */
		/* AutoEnd should be initiate after AF */
		while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060ce:	e057      	b.n	8006180 <I2C_IsErrorOccurred+0xe8>
 80060d0:	2227      	movs	r2, #39	@ 0x27
 80060d2:	18bb      	adds	r3, r7, r2
 80060d4:	18ba      	adds	r2, r7, r2
 80060d6:	7812      	ldrb	r2, [r2, #0]
 80060d8:	701a      	strb	r2, [r3, #0]
				&& (status == HAL_OK))
		{
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY)
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	3301      	adds	r3, #1
 80060de:	d04f      	beq.n	8006180 <I2C_IsErrorOccurred+0xe8>
			{
				if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80060e0:	f7fe fbb0 	bl	8004844 <HAL_GetTick>
 80060e4:	0002      	movs	r2, r0
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d302      	bcc.n	80060f6 <I2C_IsErrorOccurred+0x5e>
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d144      	bne.n	8006180 <I2C_IsErrorOccurred+0xe8>
				{
					tmp1 = (uint32_t) (hi2c->Instance->CR2 & I2C_CR2_STOP);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	2380      	movs	r3, #128	@ 0x80
 80060fe:	01db      	lsls	r3, r3, #7
 8006100:	4013      	ands	r3, r2
 8006102:	617b      	str	r3, [r7, #20]
					tmp2 = hi2c->Mode;
 8006104:	2013      	movs	r0, #19
 8006106:	183b      	adds	r3, r7, r0
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	2142      	movs	r1, #66	@ 0x42
 800610c:	5c52      	ldrb	r2, [r2, r1]
 800610e:	701a      	strb	r2, [r3, #0]

					/* In case of I2C still busy, try to regenerate a STOP manually */
					if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	699a      	ldr	r2, [r3, #24]
 8006116:	2380      	movs	r3, #128	@ 0x80
 8006118:	021b      	lsls	r3, r3, #8
 800611a:	401a      	ands	r2, r3
 800611c:	2380      	movs	r3, #128	@ 0x80
 800611e:	021b      	lsls	r3, r3, #8
 8006120:	429a      	cmp	r2, r3
 8006122:	d126      	bne.n	8006172 <I2C_IsErrorOccurred+0xda>
							&& (tmp1 != I2C_CR2_STOP)
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	2380      	movs	r3, #128	@ 0x80
 8006128:	01db      	lsls	r3, r3, #7
 800612a:	429a      	cmp	r2, r3
 800612c:	d021      	beq.n	8006172 <I2C_IsErrorOccurred+0xda>
							&& (tmp2 != HAL_I2C_MODE_SLAVE))
 800612e:	183b      	adds	r3, r7, r0
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	2b20      	cmp	r3, #32
 8006134:	d01d      	beq.n	8006172 <I2C_IsErrorOccurred+0xda>
					{
						/* Generate Stop */
						hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	685a      	ldr	r2, [r3, #4]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2180      	movs	r1, #128	@ 0x80
 8006142:	01c9      	lsls	r1, r1, #7
 8006144:	430a      	orrs	r2, r1
 8006146:	605a      	str	r2, [r3, #4]

						/* Update Tick with new reference */
						tickstart = HAL_GetTick();
 8006148:	f7fe fb7c 	bl	8004844 <HAL_GetTick>
 800614c:	0003      	movs	r3, r0
 800614e:	61fb      	str	r3, [r7, #28]
					}

					while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006150:	e00f      	b.n	8006172 <I2C_IsErrorOccurred+0xda>
					{
						/* Check for the Timeout */
						if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006152:	f7fe fb77 	bl	8004844 <HAL_GetTick>
 8006156:	0002      	movs	r2, r0
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	2b19      	cmp	r3, #25
 800615e:	d908      	bls.n	8006172 <I2C_IsErrorOccurred+0xda>
						{
							error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006160:	6a3b      	ldr	r3, [r7, #32]
 8006162:	2220      	movs	r2, #32
 8006164:	4313      	orrs	r3, r2
 8006166:	623b      	str	r3, [r7, #32]

							status = HAL_ERROR;
 8006168:	2327      	movs	r3, #39	@ 0x27
 800616a:	18fb      	adds	r3, r7, r3
 800616c:	2201      	movs	r2, #1
 800616e:	701a      	strb	r2, [r3, #0]

							break;
 8006170:	e006      	b.n	8006180 <I2C_IsErrorOccurred+0xe8>
					while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	2220      	movs	r2, #32
 800617a:	4013      	ands	r3, r2
 800617c:	2b20      	cmp	r3, #32
 800617e:	d1e8      	bne.n	8006152 <I2C_IsErrorOccurred+0xba>
		while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	2220      	movs	r2, #32
 8006188:	4013      	ands	r3, r2
				&& (status == HAL_OK))
 800618a:	2b20      	cmp	r3, #32
 800618c:	d004      	beq.n	8006198 <I2C_IsErrorOccurred+0x100>
 800618e:	2327      	movs	r3, #39	@ 0x27
 8006190:	18fb      	adds	r3, r7, r3
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d09b      	beq.n	80060d0 <I2C_IsErrorOccurred+0x38>
				}
			}
		}

		/* In case STOP Flag is detected, clear it */
		if (status == HAL_OK)
 8006198:	2327      	movs	r3, #39	@ 0x27
 800619a:	18fb      	adds	r3, r7, r3
 800619c:	781b      	ldrb	r3, [r3, #0]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d103      	bne.n	80061aa <I2C_IsErrorOccurred+0x112>
		{
			/* Clear STOP Flag */
			__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2220      	movs	r2, #32
 80061a8:	61da      	str	r2, [r3, #28]
		}

		error_code |= HAL_I2C_ERROR_AF;
 80061aa:	6a3b      	ldr	r3, [r7, #32]
 80061ac:	2204      	movs	r2, #4
 80061ae:	4313      	orrs	r3, r2
 80061b0:	623b      	str	r3, [r7, #32]

		status = HAL_ERROR;
 80061b2:	2327      	movs	r3, #39	@ 0x27
 80061b4:	18fb      	adds	r3, r7, r3
 80061b6:	2201      	movs	r2, #1
 80061b8:	701a      	strb	r2, [r3, #0]
	}

	/* Refresh Content of Status register */
	itflag = hi2c->Instance->ISR;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	699b      	ldr	r3, [r3, #24]
 80061c0:	61bb      	str	r3, [r7, #24]

	/* Then verify if an additional errors occurs */
	/* Check if a Bus error occurred */
	if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80061c2:	69ba      	ldr	r2, [r7, #24]
 80061c4:	2380      	movs	r3, #128	@ 0x80
 80061c6:	005b      	lsls	r3, r3, #1
 80061c8:	4013      	ands	r3, r2
 80061ca:	d00c      	beq.n	80061e6 <I2C_IsErrorOccurred+0x14e>
	{
		error_code |= HAL_I2C_ERROR_BERR;
 80061cc:	6a3b      	ldr	r3, [r7, #32]
 80061ce:	2201      	movs	r2, #1
 80061d0:	4313      	orrs	r3, r2
 80061d2:	623b      	str	r3, [r7, #32]

		/* Clear BERR flag */
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2280      	movs	r2, #128	@ 0x80
 80061da:	0052      	lsls	r2, r2, #1
 80061dc:	61da      	str	r2, [r3, #28]

		status = HAL_ERROR;
 80061de:	2327      	movs	r3, #39	@ 0x27
 80061e0:	18fb      	adds	r3, r7, r3
 80061e2:	2201      	movs	r2, #1
 80061e4:	701a      	strb	r2, [r3, #0]
	}

	/* Check if an Over-Run/Under-Run error occurred */
	if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80061e6:	69ba      	ldr	r2, [r7, #24]
 80061e8:	2380      	movs	r3, #128	@ 0x80
 80061ea:	00db      	lsls	r3, r3, #3
 80061ec:	4013      	ands	r3, r2
 80061ee:	d00c      	beq.n	800620a <I2C_IsErrorOccurred+0x172>
	{
		error_code |= HAL_I2C_ERROR_OVR;
 80061f0:	6a3b      	ldr	r3, [r7, #32]
 80061f2:	2208      	movs	r2, #8
 80061f4:	4313      	orrs	r3, r2
 80061f6:	623b      	str	r3, [r7, #32]

		/* Clear OVR flag */
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2280      	movs	r2, #128	@ 0x80
 80061fe:	00d2      	lsls	r2, r2, #3
 8006200:	61da      	str	r2, [r3, #28]

		status = HAL_ERROR;
 8006202:	2327      	movs	r3, #39	@ 0x27
 8006204:	18fb      	adds	r3, r7, r3
 8006206:	2201      	movs	r2, #1
 8006208:	701a      	strb	r2, [r3, #0]
	}

	/* Check if an Arbitration Loss error occurred */
	if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800620a:	69ba      	ldr	r2, [r7, #24]
 800620c:	2380      	movs	r3, #128	@ 0x80
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	4013      	ands	r3, r2
 8006212:	d00c      	beq.n	800622e <I2C_IsErrorOccurred+0x196>
	{
		error_code |= HAL_I2C_ERROR_ARLO;
 8006214:	6a3b      	ldr	r3, [r7, #32]
 8006216:	2202      	movs	r2, #2
 8006218:	4313      	orrs	r3, r2
 800621a:	623b      	str	r3, [r7, #32]

		/* Clear ARLO flag */
		__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2280      	movs	r2, #128	@ 0x80
 8006222:	0092      	lsls	r2, r2, #2
 8006224:	61da      	str	r2, [r3, #28]

		status = HAL_ERROR;
 8006226:	2327      	movs	r3, #39	@ 0x27
 8006228:	18fb      	adds	r3, r7, r3
 800622a:	2201      	movs	r2, #1
 800622c:	701a      	strb	r2, [r3, #0]
	}

	if (status != HAL_OK)
 800622e:	2327      	movs	r3, #39	@ 0x27
 8006230:	18fb      	adds	r3, r7, r3
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d01d      	beq.n	8006274 <I2C_IsErrorOccurred+0x1dc>
	{
		/* Flush TX register */
		I2C_Flush_TXDR(hi2c);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	0018      	movs	r0, r3
 800623c:	f7ff fe28 	bl	8005e90 <I2C_Flush_TXDR>

		/* Clear Configuration Register 2 */
		I2C_RESET_CR2(hi2c);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685a      	ldr	r2, [r3, #4]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	490e      	ldr	r1, [pc, #56]	@ (8006284 <I2C_IsErrorOccurred+0x1ec>)
 800624c:	400a      	ands	r2, r1
 800624e:	605a      	str	r2, [r3, #4]

		hi2c->ErrorCode |= error_code;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006254:	6a3b      	ldr	r3, [r7, #32]
 8006256:	431a      	orrs	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	645a      	str	r2, [r3, #68]	@ 0x44
		hi2c->State = HAL_I2C_STATE_READY;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2241      	movs	r2, #65	@ 0x41
 8006260:	2120      	movs	r1, #32
 8006262:	5499      	strb	r1, [r3, r2]
		hi2c->Mode = HAL_I2C_MODE_NONE;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2242      	movs	r2, #66	@ 0x42
 8006268:	2100      	movs	r1, #0
 800626a:	5499      	strb	r1, [r3, r2]

		/* Process Unlocked */
		__HAL_UNLOCK(hi2c);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2240      	movs	r2, #64	@ 0x40
 8006270:	2100      	movs	r1, #0
 8006272:	5499      	strb	r1, [r3, r2]
	}

	return status;
 8006274:	2327      	movs	r3, #39	@ 0x27
 8006276:	18fb      	adds	r3, r7, r3
 8006278:	781b      	ldrb	r3, [r3, #0]
}
 800627a:	0018      	movs	r0, r3
 800627c:	46bd      	mov	sp, r7
 800627e:	b00a      	add	sp, #40	@ 0x28
 8006280:	bd80      	pop	{r7, pc}
 8006282:	46c0      	nop			@ (mov r8, r8)
 8006284:	fe00e800 	.word	0xfe00e800

08006288 <I2C_TransferConfig>:
 *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
 * @retval None
 */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
		uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8006288:	b590      	push	{r4, r7, lr}
 800628a:	b087      	sub	sp, #28
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	0008      	movs	r0, r1
 8006292:	0011      	movs	r1, r2
 8006294:	607b      	str	r3, [r7, #4]
 8006296:	240a      	movs	r4, #10
 8006298:	193b      	adds	r3, r7, r4
 800629a:	1c02      	adds	r2, r0, #0
 800629c:	801a      	strh	r2, [r3, #0]
 800629e:	2009      	movs	r0, #9
 80062a0:	183b      	adds	r3, r7, r0
 80062a2:	1c0a      	adds	r2, r1, #0
 80062a4:	701a      	strb	r2, [r3, #0]
	assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
	assert_param(IS_TRANSFER_MODE(Mode));
	assert_param(IS_TRANSFER_REQUEST(Request));

	/* Declaration of tmp to prevent undefined behavior of volatile usage */
	uint32_t tmp = ((uint32_t) (((uint32_t) DevAddress & I2C_CR2_SADD)
 80062a6:	193b      	adds	r3, r7, r4
 80062a8:	881b      	ldrh	r3, [r3, #0]
 80062aa:	059b      	lsls	r3, r3, #22
 80062ac:	0d9a      	lsrs	r2, r3, #22
			| (((uint32_t) Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES)
 80062ae:	183b      	adds	r3, r7, r0
 80062b0:	781b      	ldrb	r3, [r3, #0]
 80062b2:	0419      	lsls	r1, r3, #16
 80062b4:	23ff      	movs	r3, #255	@ 0xff
 80062b6:	041b      	lsls	r3, r3, #16
 80062b8:	400b      	ands	r3, r1
 80062ba:	431a      	orrs	r2, r3
			| (uint32_t) Mode | (uint32_t) Request) & (~0x80000000U));
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	431a      	orrs	r2, r3
	uint32_t tmp = ((uint32_t) (((uint32_t) DevAddress & I2C_CR2_SADD)
 80062c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c2:	4313      	orrs	r3, r2
 80062c4:	005b      	lsls	r3, r3, #1
 80062c6:	085b      	lsrs	r3, r3, #1
 80062c8:	617b      	str	r3, [r7, #20]

	/* update CR2 register */
	MODIFY_REG(hi2c->Instance->CR2,
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062d2:	0d51      	lsrs	r1, r2, #21
 80062d4:	2280      	movs	r2, #128	@ 0x80
 80062d6:	00d2      	lsls	r2, r2, #3
 80062d8:	400a      	ands	r2, r1
 80062da:	4907      	ldr	r1, [pc, #28]	@ (80062f8 <I2C_TransferConfig+0x70>)
 80062dc:	430a      	orrs	r2, r1
 80062de:	43d2      	mvns	r2, r2
 80062e0:	401a      	ands	r2, r3
 80062e2:	0011      	movs	r1, r2
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	430a      	orrs	r2, r1
 80062ec:	605a      	str	r2, [r3, #4]
			((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)),
			tmp);
}
 80062ee:	46c0      	nop			@ (mov r8, r8)
 80062f0:	46bd      	mov	sp, r7
 80062f2:	b007      	add	sp, #28
 80062f4:	bd90      	pop	{r4, r7, pc}
 80062f6:	46c0      	nop			@ (mov r8, r8)
 80062f8:	03ff63ff 	.word	0x03ff63ff

080062fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2241      	movs	r2, #65	@ 0x41
 800630a:	5c9b      	ldrb	r3, [r3, r2]
 800630c:	b2db      	uxtb	r3, r3
 800630e:	2b20      	cmp	r3, #32
 8006310:	d138      	bne.n	8006384 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2240      	movs	r2, #64	@ 0x40
 8006316:	5c9b      	ldrb	r3, [r3, r2]
 8006318:	2b01      	cmp	r3, #1
 800631a:	d101      	bne.n	8006320 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800631c:	2302      	movs	r3, #2
 800631e:	e032      	b.n	8006386 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2240      	movs	r2, #64	@ 0x40
 8006324:	2101      	movs	r1, #1
 8006326:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2241      	movs	r2, #65	@ 0x41
 800632c:	2124      	movs	r1, #36	@ 0x24
 800632e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2101      	movs	r1, #1
 800633c:	438a      	bics	r2, r1
 800633e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4911      	ldr	r1, [pc, #68]	@ (8006390 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800634c:	400a      	ands	r2, r1
 800634e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	6819      	ldr	r1, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	683a      	ldr	r2, [r7, #0]
 800635c:	430a      	orrs	r2, r1
 800635e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2101      	movs	r1, #1
 800636c:	430a      	orrs	r2, r1
 800636e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2241      	movs	r2, #65	@ 0x41
 8006374:	2120      	movs	r1, #32
 8006376:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2240      	movs	r2, #64	@ 0x40
 800637c:	2100      	movs	r1, #0
 800637e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006380:	2300      	movs	r3, #0
 8006382:	e000      	b.n	8006386 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006384:	2302      	movs	r3, #2
  }
}
 8006386:	0018      	movs	r0, r3
 8006388:	46bd      	mov	sp, r7
 800638a:	b002      	add	sp, #8
 800638c:	bd80      	pop	{r7, pc}
 800638e:	46c0      	nop			@ (mov r8, r8)
 8006390:	ffffefff 	.word	0xffffefff

08006394 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2241      	movs	r2, #65	@ 0x41
 80063a2:	5c9b      	ldrb	r3, [r3, r2]
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b20      	cmp	r3, #32
 80063a8:	d139      	bne.n	800641e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2240      	movs	r2, #64	@ 0x40
 80063ae:	5c9b      	ldrb	r3, [r3, r2]
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d101      	bne.n	80063b8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80063b4:	2302      	movs	r3, #2
 80063b6:	e033      	b.n	8006420 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2240      	movs	r2, #64	@ 0x40
 80063bc:	2101      	movs	r1, #1
 80063be:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2241      	movs	r2, #65	@ 0x41
 80063c4:	2124      	movs	r1, #36	@ 0x24
 80063c6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2101      	movs	r1, #1
 80063d4:	438a      	bics	r2, r1
 80063d6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	4a11      	ldr	r2, [pc, #68]	@ (8006428 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80063e4:	4013      	ands	r3, r2
 80063e6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	021b      	lsls	r3, r3, #8
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	4313      	orrs	r3, r2
 80063f0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68fa      	ldr	r2, [r7, #12]
 80063f8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2101      	movs	r1, #1
 8006406:	430a      	orrs	r2, r1
 8006408:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2241      	movs	r2, #65	@ 0x41
 800640e:	2120      	movs	r1, #32
 8006410:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2240      	movs	r2, #64	@ 0x40
 8006416:	2100      	movs	r1, #0
 8006418:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800641a:	2300      	movs	r3, #0
 800641c:	e000      	b.n	8006420 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800641e:	2302      	movs	r3, #2
  }
}
 8006420:	0018      	movs	r0, r3
 8006422:	46bd      	mov	sp, r7
 8006424:	b004      	add	sp, #16
 8006426:	bd80      	pop	{r7, pc}
 8006428:	fffff0ff 	.word	0xfffff0ff

0800642c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b084      	sub	sp, #16
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e03d      	b.n	80064ba <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a20      	ldr	r2, [pc, #128]	@ (80064c4 <HAL_IWDG_Init+0x98>)
 8006444:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a1f      	ldr	r2, [pc, #124]	@ (80064c8 <HAL_IWDG_Init+0x9c>)
 800644c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	6852      	ldr	r2, [r2, #4]
 8006456:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	6892      	ldr	r2, [r2, #8]
 8006460:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8006462:	f7fe f9ef 	bl	8004844 <HAL_GetTick>
 8006466:	0003      	movs	r3, r0
 8006468:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800646a:	e00e      	b.n	800648a <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800646c:	f7fe f9ea 	bl	8004844 <HAL_GetTick>
 8006470:	0002      	movs	r2, r0
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	2b31      	cmp	r3, #49	@ 0x31
 8006478:	d907      	bls.n	800648a <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	2207      	movs	r2, #7
 8006482:	4013      	ands	r3, r2
 8006484:	d001      	beq.n	800648a <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e017      	b.n	80064ba <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	2207      	movs	r2, #7
 8006492:	4013      	ands	r3, r2
 8006494:	d1ea      	bne.n	800646c <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	691a      	ldr	r2, [r3, #16]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	429a      	cmp	r2, r3
 80064a2:	d005      	beq.n	80064b0 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	68d2      	ldr	r2, [r2, #12]
 80064ac:	611a      	str	r2, [r3, #16]
 80064ae:	e003      	b.n	80064b8 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a05      	ldr	r2, [pc, #20]	@ (80064cc <HAL_IWDG_Init+0xa0>)
 80064b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	0018      	movs	r0, r3
 80064bc:	46bd      	mov	sp, r7
 80064be:	b004      	add	sp, #16
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	46c0      	nop			@ (mov r8, r8)
 80064c4:	0000cccc 	.word	0x0000cccc
 80064c8:	00005555 	.word	0x00005555
 80064cc:	0000aaaa 	.word	0x0000aaaa

080064d0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a03      	ldr	r2, [pc, #12]	@ (80064ec <HAL_IWDG_Refresh+0x1c>)
 80064de:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	0018      	movs	r0, r3
 80064e4:	46bd      	mov	sp, r7
 80064e6:	b002      	add	sp, #8
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	46c0      	nop			@ (mov r8, r8)
 80064ec:	0000aaaa 	.word	0x0000aaaa

080064f0 <PCD_GET_EP_RX_CNT>:
 * @param  bEpNum channel Number.
 * @retval Counter value
 */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance,
		uint16_t bEpNum)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	000a      	movs	r2, r1
 80064fa:	1cbb      	adds	r3, r7, #2
 80064fc:	801a      	strh	r2, [r3, #0]
	UNUSED(Instance);
	__IO uint32_t count = PCD_RX_PMA_CNT;
 80064fe:	230a      	movs	r3, #10
 8006500:	60fb      	str	r3, [r7, #12]

	/* WA: few cycles for RX PMA descriptor to update */
	while (count > 0U)
 8006502:	e002      	b.n	800650a <PCD_GET_EP_RX_CNT+0x1a>
	{
		count--;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	3b01      	subs	r3, #1
 8006508:	60fb      	str	r3, [r7, #12]
	while (count > 0U)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1f9      	bne.n	8006504 <PCD_GET_EP_RX_CNT+0x14>
	}

	return (uint16_t) USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8006510:	1cbb      	adds	r3, r7, #2
 8006512:	881b      	ldrh	r3, [r3, #0]
 8006514:	00db      	lsls	r3, r3, #3
 8006516:	4a06      	ldr	r2, [pc, #24]	@ (8006530 <PCD_GET_EP_RX_CNT+0x40>)
 8006518:	4694      	mov	ip, r2
 800651a:	4463      	add	r3, ip
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	0c1b      	lsrs	r3, r3, #16
 8006520:	b29b      	uxth	r3, r3
 8006522:	059b      	lsls	r3, r3, #22
 8006524:	0d9b      	lsrs	r3, r3, #22
 8006526:	b29b      	uxth	r3, r3
}
 8006528:	0018      	movs	r0, r3
 800652a:	46bd      	mov	sp, r7
 800652c:	b004      	add	sp, #16
 800652e:	bd80      	pop	{r7, pc}
 8006530:	40009800 	.word	0x40009800

08006534 <PCD_GET_EP_DBUF0_CNT>:
 * @param  bEpNum channel Number.
 * @retval Counter value
 */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance,
		uint16_t bEpNum)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	000a      	movs	r2, r1
 800653e:	1cbb      	adds	r3, r7, #2
 8006540:	801a      	strh	r2, [r3, #0]
	UNUSED(Instance);
	__IO uint32_t count = PCD_RX_PMA_CNT;
 8006542:	230a      	movs	r3, #10
 8006544:	60fb      	str	r3, [r7, #12]

	/* WA: few cycles for RX PMA descriptor to update */
	while (count > 0U)
 8006546:	e002      	b.n	800654e <PCD_GET_EP_DBUF0_CNT+0x1a>
	{
		count--;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	3b01      	subs	r3, #1
 800654c:	60fb      	str	r3, [r7, #12]
	while (count > 0U)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d1f9      	bne.n	8006548 <PCD_GET_EP_DBUF0_CNT+0x14>
	}

	return (uint16_t) USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8006554:	1cbb      	adds	r3, r7, #2
 8006556:	881b      	ldrh	r3, [r3, #0]
 8006558:	00db      	lsls	r3, r3, #3
 800655a:	4a06      	ldr	r2, [pc, #24]	@ (8006574 <PCD_GET_EP_DBUF0_CNT+0x40>)
 800655c:	4694      	mov	ip, r2
 800655e:	4463      	add	r3, ip
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	0c1b      	lsrs	r3, r3, #16
 8006564:	b29b      	uxth	r3, r3
 8006566:	059b      	lsls	r3, r3, #22
 8006568:	0d9b      	lsrs	r3, r3, #22
 800656a:	b29b      	uxth	r3, r3
}
 800656c:	0018      	movs	r0, r3
 800656e:	46bd      	mov	sp, r7
 8006570:	b004      	add	sp, #16
 8006572:	bd80      	pop	{r7, pc}
 8006574:	40009800 	.word	0x40009800

08006578 <PCD_GET_EP_DBUF1_CNT>:
 * @param  bEpNum channel Number.
 * @retval Counter value
 */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance,
		uint16_t bEpNum)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	000a      	movs	r2, r1
 8006582:	1cbb      	adds	r3, r7, #2
 8006584:	801a      	strh	r2, [r3, #0]
	UNUSED(Instance);
	__IO uint32_t count = PCD_RX_PMA_CNT;
 8006586:	230a      	movs	r3, #10
 8006588:	60fb      	str	r3, [r7, #12]

	/* WA: few cycles for RX PMA descriptor to update */
	while (count > 0U)
 800658a:	e002      	b.n	8006592 <PCD_GET_EP_DBUF1_CNT+0x1a>
	{
		count--;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	3b01      	subs	r3, #1
 8006590:	60fb      	str	r3, [r7, #12]
	while (count > 0U)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1f9      	bne.n	800658c <PCD_GET_EP_DBUF1_CNT+0x14>
	}

	return (uint16_t) USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8006598:	1cbb      	adds	r3, r7, #2
 800659a:	881b      	ldrh	r3, [r3, #0]
 800659c:	00db      	lsls	r3, r3, #3
 800659e:	4a06      	ldr	r2, [pc, #24]	@ (80065b8 <PCD_GET_EP_DBUF1_CNT+0x40>)
 80065a0:	4694      	mov	ip, r2
 80065a2:	4463      	add	r3, ip
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	0c1b      	lsrs	r3, r3, #16
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	059b      	lsls	r3, r3, #22
 80065ac:	0d9b      	lsrs	r3, r3, #22
 80065ae:	b29b      	uxth	r3, r3
}
 80065b0:	0018      	movs	r0, r3
 80065b2:	46bd      	mov	sp, r7
 80065b4:	b004      	add	sp, #16
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	40009800 	.word	0x40009800

080065bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80065bc:	b590      	push	{r4, r7, lr}
 80065be:	b087      	sub	sp, #28
 80065c0:	af02      	add	r7, sp, #8
 80065c2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d101      	bne.n	80065ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e0ea      	b.n	80067a4 <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a76      	ldr	r2, [pc, #472]	@ (80067ac <HAL_PCD_Init+0x1f0>)
 80065d2:	5c9b      	ldrb	r3, [r3, r2]
 80065d4:	b2db      	uxtb	r3, r3
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d108      	bne.n	80065ec <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	23a5      	movs	r3, #165	@ 0xa5
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	2100      	movs	r1, #0
 80065e2:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	0018      	movs	r0, r3
 80065e8:	f009 fc04 	bl	800fdf4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	4a6f      	ldr	r2, [pc, #444]	@ (80067ac <HAL_PCD_Init+0x1f0>)
 80065f0:	2103      	movs	r1, #3
 80065f2:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	0018      	movs	r0, r3
 80065fa:	f005 f885 	bl	800b708 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065fe:	230f      	movs	r3, #15
 8006600:	18fb      	adds	r3, r7, r3
 8006602:	2200      	movs	r2, #0
 8006604:	701a      	strb	r2, [r3, #0]
 8006606:	e049      	b.n	800669c <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006608:	200f      	movs	r0, #15
 800660a:	183b      	adds	r3, r7, r0
 800660c:	781a      	ldrb	r2, [r3, #0]
 800660e:	6879      	ldr	r1, [r7, #4]
 8006610:	0013      	movs	r3, r2
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	189b      	adds	r3, r3, r2
 8006616:	00db      	lsls	r3, r3, #3
 8006618:	18cb      	adds	r3, r1, r3
 800661a:	3315      	adds	r3, #21
 800661c:	2201      	movs	r2, #1
 800661e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006620:	183b      	adds	r3, r7, r0
 8006622:	781a      	ldrb	r2, [r3, #0]
 8006624:	6879      	ldr	r1, [r7, #4]
 8006626:	0013      	movs	r3, r2
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	189b      	adds	r3, r3, r2
 800662c:	00db      	lsls	r3, r3, #3
 800662e:	18cb      	adds	r3, r1, r3
 8006630:	3314      	adds	r3, #20
 8006632:	183a      	adds	r2, r7, r0
 8006634:	7812      	ldrb	r2, [r2, #0]
 8006636:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006638:	183b      	adds	r3, r7, r0
 800663a:	781a      	ldrb	r2, [r3, #0]
 800663c:	6879      	ldr	r1, [r7, #4]
 800663e:	0013      	movs	r3, r2
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	189b      	adds	r3, r3, r2
 8006644:	00db      	lsls	r3, r3, #3
 8006646:	18cb      	adds	r3, r1, r3
 8006648:	3317      	adds	r3, #23
 800664a:	2200      	movs	r2, #0
 800664c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800664e:	183b      	adds	r3, r7, r0
 8006650:	781a      	ldrb	r2, [r3, #0]
 8006652:	6879      	ldr	r1, [r7, #4]
 8006654:	0013      	movs	r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	189b      	adds	r3, r3, r2
 800665a:	00db      	lsls	r3, r3, #3
 800665c:	18cb      	adds	r3, r1, r3
 800665e:	3324      	adds	r3, #36	@ 0x24
 8006660:	2200      	movs	r2, #0
 8006662:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006664:	183b      	adds	r3, r7, r0
 8006666:	781a      	ldrb	r2, [r3, #0]
 8006668:	6879      	ldr	r1, [r7, #4]
 800666a:	0013      	movs	r3, r2
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	189b      	adds	r3, r3, r2
 8006670:	00db      	lsls	r3, r3, #3
 8006672:	18cb      	adds	r3, r1, r3
 8006674:	3328      	adds	r3, #40	@ 0x28
 8006676:	2200      	movs	r2, #0
 8006678:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800667a:	183b      	adds	r3, r7, r0
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	6879      	ldr	r1, [r7, #4]
 8006680:	1c5a      	adds	r2, r3, #1
 8006682:	0013      	movs	r3, r2
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	189b      	adds	r3, r3, r2
 8006688:	00db      	lsls	r3, r3, #3
 800668a:	18cb      	adds	r3, r1, r3
 800668c:	3304      	adds	r3, #4
 800668e:	2200      	movs	r2, #0
 8006690:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006692:	183b      	adds	r3, r7, r0
 8006694:	781a      	ldrb	r2, [r3, #0]
 8006696:	183b      	adds	r3, r7, r0
 8006698:	3201      	adds	r2, #1
 800669a:	701a      	strb	r2, [r3, #0]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	791b      	ldrb	r3, [r3, #4]
 80066a0:	210f      	movs	r1, #15
 80066a2:	187a      	adds	r2, r7, r1
 80066a4:	7812      	ldrb	r2, [r2, #0]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d3ae      	bcc.n	8006608 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066aa:	187b      	adds	r3, r7, r1
 80066ac:	2200      	movs	r2, #0
 80066ae:	701a      	strb	r2, [r3, #0]
 80066b0:	e056      	b.n	8006760 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80066b2:	240f      	movs	r4, #15
 80066b4:	193b      	adds	r3, r7, r4
 80066b6:	781a      	ldrb	r2, [r3, #0]
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	2356      	movs	r3, #86	@ 0x56
 80066bc:	33ff      	adds	r3, #255	@ 0xff
 80066be:	0019      	movs	r1, r3
 80066c0:	0013      	movs	r3, r2
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	189b      	adds	r3, r3, r2
 80066c6:	00db      	lsls	r3, r3, #3
 80066c8:	18c3      	adds	r3, r0, r3
 80066ca:	185b      	adds	r3, r3, r1
 80066cc:	2200      	movs	r2, #0
 80066ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80066d0:	193b      	adds	r3, r7, r4
 80066d2:	781a      	ldrb	r2, [r3, #0]
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	23aa      	movs	r3, #170	@ 0xaa
 80066d8:	0059      	lsls	r1, r3, #1
 80066da:	0013      	movs	r3, r2
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	189b      	adds	r3, r3, r2
 80066e0:	00db      	lsls	r3, r3, #3
 80066e2:	18c3      	adds	r3, r0, r3
 80066e4:	185b      	adds	r3, r3, r1
 80066e6:	193a      	adds	r2, r7, r4
 80066e8:	7812      	ldrb	r2, [r2, #0]
 80066ea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80066ec:	193b      	adds	r3, r7, r4
 80066ee:	781a      	ldrb	r2, [r3, #0]
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	2358      	movs	r3, #88	@ 0x58
 80066f4:	33ff      	adds	r3, #255	@ 0xff
 80066f6:	0019      	movs	r1, r3
 80066f8:	0013      	movs	r3, r2
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	189b      	adds	r3, r3, r2
 80066fe:	00db      	lsls	r3, r3, #3
 8006700:	18c3      	adds	r3, r0, r3
 8006702:	185b      	adds	r3, r3, r1
 8006704:	2200      	movs	r2, #0
 8006706:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006708:	193b      	adds	r3, r7, r4
 800670a:	781a      	ldrb	r2, [r3, #0]
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	23b2      	movs	r3, #178	@ 0xb2
 8006710:	0059      	lsls	r1, r3, #1
 8006712:	0013      	movs	r3, r2
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	189b      	adds	r3, r3, r2
 8006718:	00db      	lsls	r3, r3, #3
 800671a:	18c3      	adds	r3, r0, r3
 800671c:	185b      	adds	r3, r3, r1
 800671e:	2200      	movs	r2, #0
 8006720:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006722:	193b      	adds	r3, r7, r4
 8006724:	781a      	ldrb	r2, [r3, #0]
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	23b4      	movs	r3, #180	@ 0xb4
 800672a:	0059      	lsls	r1, r3, #1
 800672c:	0013      	movs	r3, r2
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	189b      	adds	r3, r3, r2
 8006732:	00db      	lsls	r3, r3, #3
 8006734:	18c3      	adds	r3, r0, r3
 8006736:	185b      	adds	r3, r3, r1
 8006738:	2200      	movs	r2, #0
 800673a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800673c:	193b      	adds	r3, r7, r4
 800673e:	781a      	ldrb	r2, [r3, #0]
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	23b6      	movs	r3, #182	@ 0xb6
 8006744:	0059      	lsls	r1, r3, #1
 8006746:	0013      	movs	r3, r2
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	189b      	adds	r3, r3, r2
 800674c:	00db      	lsls	r3, r3, #3
 800674e:	18c3      	adds	r3, r0, r3
 8006750:	185b      	adds	r3, r3, r1
 8006752:	2200      	movs	r2, #0
 8006754:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006756:	193b      	adds	r3, r7, r4
 8006758:	781a      	ldrb	r2, [r3, #0]
 800675a:	193b      	adds	r3, r7, r4
 800675c:	3201      	adds	r2, #1
 800675e:	701a      	strb	r2, [r3, #0]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	791b      	ldrb	r3, [r3, #4]
 8006764:	220f      	movs	r2, #15
 8006766:	18ba      	adds	r2, r7, r2
 8006768:	7812      	ldrb	r2, [r2, #0]
 800676a:	429a      	cmp	r2, r3
 800676c:	d3a1      	bcc.n	80066b2 <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6818      	ldr	r0, [r3, #0]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	466a      	mov	r2, sp
 8006776:	7c19      	ldrb	r1, [r3, #16]
 8006778:	7011      	strb	r1, [r2, #0]
 800677a:	6859      	ldr	r1, [r3, #4]
 800677c:	689a      	ldr	r2, [r3, #8]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	f004 fffb 	bl	800b77a <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a07      	ldr	r2, [pc, #28]	@ (80067ac <HAL_PCD_Init+0x1f0>)
 800678e:	2101      	movs	r1, #1
 8006790:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	7b1b      	ldrb	r3, [r3, #12]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d103      	bne.n	80067a2 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	0018      	movs	r0, r3
 800679e:	f001 fbf1 	bl	8007f84 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	0018      	movs	r0, r3
 80067a6:	46bd      	mov	sp, r7
 80067a8:	b005      	add	sp, #20
 80067aa:	bd90      	pop	{r4, r7, pc}
 80067ac:	00000295 	.word	0x00000295

080067b0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b082      	sub	sp, #8
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	23a5      	movs	r3, #165	@ 0xa5
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	5cd3      	ldrb	r3, [r2, r3]
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d101      	bne.n	80067c8 <HAL_PCD_Start+0x18>
 80067c4:	2302      	movs	r3, #2
 80067c6:	e014      	b.n	80067f2 <HAL_PCD_Start+0x42>
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	23a5      	movs	r3, #165	@ 0xa5
 80067cc:	009b      	lsls	r3, r3, #2
 80067ce:	2101      	movs	r1, #1
 80067d0:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	0018      	movs	r0, r3
 80067d8:	f004 ff82 	bl	800b6e0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	0018      	movs	r0, r3
 80067e2:	f006 fd8c 	bl	800d2fe <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80067e6:	687a      	ldr	r2, [r7, #4]
 80067e8:	23a5      	movs	r3, #165	@ 0xa5
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	2100      	movs	r1, #0
 80067ee:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	0018      	movs	r0, r3
 80067f4:	46bd      	mov	sp, r7
 80067f6:	b002      	add	sp, #8
 80067f8:	bd80      	pop	{r7, pc}
	...

080067fc <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	0018      	movs	r0, r3
 800680a:	f006 fd88 	bl	800d31e <USB_ReadInterrupts>
 800680e:	0003      	movs	r3, r0
 8006810:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 8006812:	4a7c      	ldr	r2, [pc, #496]	@ (8006a04 <HAL_PCD_IRQHandler+0x208>)
 8006814:	23a0      	movs	r3, #160	@ 0xa0
 8006816:	58d3      	ldr	r3, [r2, r3]
 8006818:	2204      	movs	r2, #4
 800681a:	4013      	ands	r3, r2
 800681c:	d100      	bne.n	8006820 <HAL_PCD_IRQHandler+0x24>
 800681e:	e0ed      	b.n	80069fc <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8006820:	68fa      	ldr	r2, [r7, #12]
 8006822:	2380      	movs	r3, #128	@ 0x80
 8006824:	021b      	lsls	r3, r3, #8
 8006826:	4013      	ands	r3, r2
 8006828:	d004      	beq.n	8006834 <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	0018      	movs	r0, r3
 800682e:	f000 fb35 	bl	8006e9c <PCD_EP_ISR_Handler>

    return;
 8006832:	e0e4      	b.n	80069fe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	2380      	movs	r3, #128	@ 0x80
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	4013      	ands	r3, r2
 800683c:	d011      	beq.n	8006862 <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	496f      	ldr	r1, [pc, #444]	@ (8006a08 <HAL_PCD_IRQHandler+0x20c>)
 800684a:	400a      	ands	r2, r1
 800684c:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	0018      	movs	r0, r3
 8006852:	f009 fb92 	bl	800ff7a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2100      	movs	r1, #0
 800685a:	0018      	movs	r0, r3
 800685c:	f000 f8e4 	bl	8006a28 <HAL_PCD_SetAddress>

    return;
 8006860:	e0cd      	b.n	80069fe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	2380      	movs	r3, #128	@ 0x80
 8006866:	01db      	lsls	r3, r3, #7
 8006868:	4013      	ands	r3, r2
 800686a:	d008      	beq.n	800687e <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4965      	ldr	r1, [pc, #404]	@ (8006a0c <HAL_PCD_IRQHandler+0x210>)
 8006878:	400a      	ands	r2, r1
 800687a:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800687c:	e0bf      	b.n	80069fe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800687e:	68fa      	ldr	r2, [r7, #12]
 8006880:	2380      	movs	r3, #128	@ 0x80
 8006882:	019b      	lsls	r3, r3, #6
 8006884:	4013      	ands	r3, r2
 8006886:	d008      	beq.n	800689a <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	495f      	ldr	r1, [pc, #380]	@ (8006a10 <HAL_PCD_IRQHandler+0x214>)
 8006894:	400a      	ands	r2, r1
 8006896:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8006898:	e0b1      	b.n	80069fe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	2380      	movs	r3, #128	@ 0x80
 800689e:	015b      	lsls	r3, r3, #5
 80068a0:	4013      	ands	r3, r2
 80068a2:	d02c      	beq.n	80068fe <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2104      	movs	r1, #4
 80068b0:	438a      	bics	r2, r1
 80068b2:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2108      	movs	r1, #8
 80068c0:	438a      	bics	r2, r1
 80068c2:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	23b3      	movs	r3, #179	@ 0xb3
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	5cd3      	ldrb	r3, [r2, r3]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d109      	bne.n	80068e4 <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	23b3      	movs	r3, #179	@ 0xb3
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	2100      	movs	r1, #0
 80068d8:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2100      	movs	r1, #0
 80068de:	0018      	movs	r0, r3
 80068e0:	f009 fdca 	bl	8010478 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	0018      	movs	r0, r3
 80068e8:	f009 fb88 	bl	800fffc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4947      	ldr	r1, [pc, #284]	@ (8006a14 <HAL_PCD_IRQHandler+0x218>)
 80068f8:	400a      	ands	r2, r1
 80068fa:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80068fc:	e07f      	b.n	80069fe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80068fe:	68fa      	ldr	r2, [r7, #12]
 8006900:	2380      	movs	r3, #128	@ 0x80
 8006902:	011b      	lsls	r3, r3, #4
 8006904:	4013      	ands	r3, r2
 8006906:	d01c      	beq.n	8006942 <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2108      	movs	r1, #8
 8006914:	430a      	orrs	r2, r1
 8006916:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	493d      	ldr	r1, [pc, #244]	@ (8006a18 <HAL_PCD_IRQHandler+0x21c>)
 8006924:	400a      	ands	r2, r1
 8006926:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	2104      	movs	r1, #4
 8006934:	430a      	orrs	r2, r1
 8006936:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	0018      	movs	r0, r3
 800693c:	f009 fb42 	bl	800ffc4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006940:	e05d      	b.n	80069fe <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2280      	movs	r2, #128	@ 0x80
 8006946:	4013      	ands	r3, r2
 8006948:	d038      	beq.n	80069bc <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4931      	ldr	r1, [pc, #196]	@ (8006a1c <HAL_PCD_IRQHandler+0x220>)
 8006956:	400a      	ands	r2, r1
 8006958:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	23b3      	movs	r3, #179	@ 0xb3
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	5cd3      	ldrb	r3, [r2, r3]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d125      	bne.n	80069b2 <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2104      	movs	r1, #4
 8006972:	430a      	orrs	r2, r1
 8006974:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2108      	movs	r1, #8
 8006982:	430a      	orrs	r2, r1
 8006984:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	23b3      	movs	r3, #179	@ 0xb3
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	2101      	movs	r1, #1
 800698e:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006996:	089b      	lsrs	r3, r3, #2
 8006998:	223c      	movs	r2, #60	@ 0x3c
 800699a:	4013      	ands	r3, r2
 800699c:	0019      	movs	r1, r3
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	23b4      	movs	r3, #180	@ 0xb4
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2101      	movs	r1, #1
 80069aa:	0018      	movs	r0, r3
 80069ac:	f009 fd64 	bl	8010478 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80069b0:	e025      	b.n	80069fe <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	0018      	movs	r0, r3
 80069b6:	f009 fb05 	bl	800ffc4 <HAL_PCD_SuspendCallback>
    return;
 80069ba:	e020      	b.n	80069fe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	2380      	movs	r3, #128	@ 0x80
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	4013      	ands	r3, r2
 80069c4:	d00c      	beq.n	80069e0 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4913      	ldr	r1, [pc, #76]	@ (8006a20 <HAL_PCD_IRQHandler+0x224>)
 80069d2:	400a      	ands	r2, r1
 80069d4:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	0018      	movs	r0, r3
 80069da:	f009 fabf 	bl	800ff5c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80069de:	e00e      	b.n	80069fe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	2380      	movs	r3, #128	@ 0x80
 80069e4:	005b      	lsls	r3, r3, #1
 80069e6:	4013      	ands	r3, r2
 80069e8:	d009      	beq.n	80069fe <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	490b      	ldr	r1, [pc, #44]	@ (8006a24 <HAL_PCD_IRQHandler+0x228>)
 80069f6:	400a      	ands	r2, r1
 80069f8:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80069fa:	e000      	b.n	80069fe <HAL_PCD_IRQHandler+0x202>
    return;
 80069fc:	46c0      	nop			@ (mov r8, r8)
  }
}
 80069fe:	46bd      	mov	sp, r7
 8006a00:	b004      	add	sp, #16
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	40010000 	.word	0x40010000
 8006a08:	0000fbff 	.word	0x0000fbff
 8006a0c:	0000bfff 	.word	0x0000bfff
 8006a10:	0000dfff 	.word	0x0000dfff
 8006a14:	0000efff 	.word	0x0000efff
 8006a18:	0000f7ff 	.word	0x0000f7ff
 8006a1c:	0000ff7f 	.word	0x0000ff7f
 8006a20:	0000fdff 	.word	0x0000fdff
 8006a24:	0000feff 	.word	0x0000feff

08006a28 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	000a      	movs	r2, r1
 8006a32:	1cfb      	adds	r3, r7, #3
 8006a34:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	23a5      	movs	r3, #165	@ 0xa5
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	5cd3      	ldrb	r3, [r2, r3]
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d101      	bne.n	8006a46 <HAL_PCD_SetAddress+0x1e>
 8006a42:	2302      	movs	r3, #2
 8006a44:	e016      	b.n	8006a74 <HAL_PCD_SetAddress+0x4c>
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	23a5      	movs	r3, #165	@ 0xa5
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	2101      	movs	r1, #1
 8006a4e:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	1cfa      	adds	r2, r7, #3
 8006a54:	7812      	ldrb	r2, [r2, #0]
 8006a56:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	1cfb      	adds	r3, r7, #3
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	0019      	movs	r1, r3
 8006a62:	0010      	movs	r0, r2
 8006a64:	f006 fc38 	bl	800d2d8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	23a5      	movs	r3, #165	@ 0xa5
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	2100      	movs	r1, #0
 8006a70:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	0018      	movs	r0, r3
 8006a76:	46bd      	mov	sp, r7
 8006a78:	b002      	add	sp, #8
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006a7c:	b590      	push	{r4, r7, lr}
 8006a7e:	b085      	sub	sp, #20
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	000c      	movs	r4, r1
 8006a86:	0010      	movs	r0, r2
 8006a88:	0019      	movs	r1, r3
 8006a8a:	1cfb      	adds	r3, r7, #3
 8006a8c:	1c22      	adds	r2, r4, #0
 8006a8e:	701a      	strb	r2, [r3, #0]
 8006a90:	003b      	movs	r3, r7
 8006a92:	1c02      	adds	r2, r0, #0
 8006a94:	801a      	strh	r2, [r3, #0]
 8006a96:	1cbb      	adds	r3, r7, #2
 8006a98:	1c0a      	adds	r2, r1, #0
 8006a9a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006a9c:	230b      	movs	r3, #11
 8006a9e:	18fb      	adds	r3, r7, r3
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006aa4:	1cfb      	adds	r3, r7, #3
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	b25b      	sxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	da10      	bge.n	8006ad0 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006aae:	1cfb      	adds	r3, r7, #3
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	2207      	movs	r2, #7
 8006ab4:	401a      	ands	r2, r3
 8006ab6:	0013      	movs	r3, r2
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	189b      	adds	r3, r3, r2
 8006abc:	00db      	lsls	r3, r3, #3
 8006abe:	3310      	adds	r3, #16
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	18d3      	adds	r3, r2, r3
 8006ac4:	3304      	adds	r3, #4
 8006ac6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2201      	movs	r2, #1
 8006acc:	705a      	strb	r2, [r3, #1]
 8006ace:	e010      	b.n	8006af2 <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006ad0:	1cfb      	adds	r3, r7, #3
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	2207      	movs	r2, #7
 8006ad6:	401a      	ands	r2, r3
 8006ad8:	0013      	movs	r3, r2
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	189b      	adds	r3, r3, r2
 8006ade:	00db      	lsls	r3, r3, #3
 8006ae0:	3351      	adds	r3, #81	@ 0x51
 8006ae2:	33ff      	adds	r3, #255	@ 0xff
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	18d3      	adds	r3, r2, r3
 8006ae8:	3304      	adds	r3, #4
 8006aea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2200      	movs	r2, #0
 8006af0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006af2:	1cfb      	adds	r3, r7, #3
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	2207      	movs	r2, #7
 8006af8:	4013      	ands	r3, r2
 8006afa:	b2da      	uxtb	r2, r3
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006b00:	003b      	movs	r3, r7
 8006b02:	881a      	ldrh	r2, [r3, #0]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	1cba      	adds	r2, r7, #2
 8006b0c:	7812      	ldrb	r2, [r2, #0]
 8006b0e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006b10:	1cbb      	adds	r3, r7, #2
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d102      	bne.n	8006b1e <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	23a5      	movs	r3, #165	@ 0xa5
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	5cd3      	ldrb	r3, [r2, r3]
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d101      	bne.n	8006b2e <HAL_PCD_EP_Open+0xb2>
 8006b2a:	2302      	movs	r3, #2
 8006b2c:	e013      	b.n	8006b56 <HAL_PCD_EP_Open+0xda>
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	23a5      	movs	r3, #165	@ 0xa5
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	2101      	movs	r1, #1
 8006b36:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	0011      	movs	r1, r2
 8006b40:	0018      	movs	r0, r3
 8006b42:	f004 fe45 	bl	800b7d0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	23a5      	movs	r3, #165	@ 0xa5
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	2100      	movs	r1, #0
 8006b4e:	54d1      	strb	r1, [r2, r3]

  return ret;
 8006b50:	230b      	movs	r3, #11
 8006b52:	18fb      	adds	r3, r7, r3
 8006b54:	781b      	ldrb	r3, [r3, #0]
}
 8006b56:	0018      	movs	r0, r3
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	b005      	add	sp, #20
 8006b5c:	bd90      	pop	{r4, r7, pc}

08006b5e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006b5e:	b580      	push	{r7, lr}
 8006b60:	b084      	sub	sp, #16
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
 8006b66:	000a      	movs	r2, r1
 8006b68:	1cfb      	adds	r3, r7, #3
 8006b6a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006b6c:	1cfb      	adds	r3, r7, #3
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	b25b      	sxtb	r3, r3
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	da10      	bge.n	8006b98 <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b76:	1cfb      	adds	r3, r7, #3
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	2207      	movs	r2, #7
 8006b7c:	401a      	ands	r2, r3
 8006b7e:	0013      	movs	r3, r2
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	189b      	adds	r3, r3, r2
 8006b84:	00db      	lsls	r3, r3, #3
 8006b86:	3310      	adds	r3, #16
 8006b88:	687a      	ldr	r2, [r7, #4]
 8006b8a:	18d3      	adds	r3, r2, r3
 8006b8c:	3304      	adds	r3, #4
 8006b8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2201      	movs	r2, #1
 8006b94:	705a      	strb	r2, [r3, #1]
 8006b96:	e010      	b.n	8006bba <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b98:	1cfb      	adds	r3, r7, #3
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	2207      	movs	r2, #7
 8006b9e:	401a      	ands	r2, r3
 8006ba0:	0013      	movs	r3, r2
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	189b      	adds	r3, r3, r2
 8006ba6:	00db      	lsls	r3, r3, #3
 8006ba8:	3351      	adds	r3, #81	@ 0x51
 8006baa:	33ff      	adds	r3, #255	@ 0xff
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	18d3      	adds	r3, r2, r3
 8006bb0:	3304      	adds	r3, #4
 8006bb2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006bba:	1cfb      	adds	r3, r7, #3
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	2207      	movs	r2, #7
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	b2da      	uxtb	r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	23a5      	movs	r3, #165	@ 0xa5
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	5cd3      	ldrb	r3, [r2, r3]
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d101      	bne.n	8006bd8 <HAL_PCD_EP_Close+0x7a>
 8006bd4:	2302      	movs	r3, #2
 8006bd6:	e011      	b.n	8006bfc <HAL_PCD_EP_Close+0x9e>
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	23a5      	movs	r3, #165	@ 0xa5
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	2101      	movs	r1, #1
 8006be0:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	0011      	movs	r1, r2
 8006bea:	0018      	movs	r0, r3
 8006bec:	f005 f924 	bl	800be38 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	23a5      	movs	r3, #165	@ 0xa5
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	2100      	movs	r1, #0
 8006bf8:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	0018      	movs	r0, r3
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	b004      	add	sp, #16
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b086      	sub	sp, #24
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	607a      	str	r2, [r7, #4]
 8006c0e:	603b      	str	r3, [r7, #0]
 8006c10:	200b      	movs	r0, #11
 8006c12:	183b      	adds	r3, r7, r0
 8006c14:	1c0a      	adds	r2, r1, #0
 8006c16:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c18:	0001      	movs	r1, r0
 8006c1a:	187b      	adds	r3, r7, r1
 8006c1c:	781b      	ldrb	r3, [r3, #0]
 8006c1e:	2207      	movs	r2, #7
 8006c20:	401a      	ands	r2, r3
 8006c22:	0013      	movs	r3, r2
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	189b      	adds	r3, r3, r2
 8006c28:	00db      	lsls	r3, r3, #3
 8006c2a:	3351      	adds	r3, #81	@ 0x51
 8006c2c:	33ff      	adds	r3, #255	@ 0xff
 8006c2e:	68fa      	ldr	r2, [r7, #12]
 8006c30:	18d3      	adds	r3, r2, r3
 8006c32:	3304      	adds	r3, #4
 8006c34:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	2200      	movs	r2, #0
 8006c46:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c4e:	187b      	adds	r3, r7, r1
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	2207      	movs	r2, #7
 8006c54:	4013      	ands	r3, r2
 8006c56:	b2da      	uxtb	r2, r3
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	0011      	movs	r1, r2
 8006c64:	0018      	movs	r0, r3
 8006c66:	f005 fa4d 	bl	800c104 <USB_EPStartXfer>

  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	0018      	movs	r0, r3
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	b006      	add	sp, #24
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	000a      	movs	r2, r1
 8006c7e:	1cfb      	adds	r3, r7, #3
 8006c80:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006c82:	1cfb      	adds	r3, r7, #3
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	2207      	movs	r2, #7
 8006c88:	401a      	ands	r2, r3
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	23b8      	movs	r3, #184	@ 0xb8
 8006c8e:	0059      	lsls	r1, r3, #1
 8006c90:	0013      	movs	r3, r2
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	189b      	adds	r3, r3, r2
 8006c96:	00db      	lsls	r3, r3, #3
 8006c98:	18c3      	adds	r3, r0, r3
 8006c9a:	185b      	adds	r3, r3, r1
 8006c9c:	681b      	ldr	r3, [r3, #0]
}
 8006c9e:	0018      	movs	r0, r3
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	b002      	add	sp, #8
 8006ca4:	bd80      	pop	{r7, pc}

08006ca6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006ca6:	b580      	push	{r7, lr}
 8006ca8:	b086      	sub	sp, #24
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	60f8      	str	r0, [r7, #12]
 8006cae:	607a      	str	r2, [r7, #4]
 8006cb0:	603b      	str	r3, [r7, #0]
 8006cb2:	200b      	movs	r0, #11
 8006cb4:	183b      	adds	r3, r7, r0
 8006cb6:	1c0a      	adds	r2, r1, #0
 8006cb8:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006cba:	183b      	adds	r3, r7, r0
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	2207      	movs	r2, #7
 8006cc0:	401a      	ands	r2, r3
 8006cc2:	0013      	movs	r3, r2
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	189b      	adds	r3, r3, r2
 8006cc8:	00db      	lsls	r3, r3, #3
 8006cca:	3310      	adds	r3, #16
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	18d3      	adds	r3, r2, r3
 8006cd0:	3304      	adds	r3, #4
 8006cd2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	2224      	movs	r2, #36	@ 0x24
 8006ce4:	2101      	movs	r1, #1
 8006ce6:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	683a      	ldr	r2, [r7, #0]
 8006cec:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006cfa:	183b      	adds	r3, r7, r0
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	2207      	movs	r2, #7
 8006d00:	4013      	ands	r3, r2
 8006d02:	b2da      	uxtb	r2, r3
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	697a      	ldr	r2, [r7, #20]
 8006d0e:	0011      	movs	r1, r2
 8006d10:	0018      	movs	r0, r3
 8006d12:	f005 f9f7 	bl	800c104 <USB_EPStartXfer>

  return HAL_OK;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	0018      	movs	r0, r3
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	b006      	add	sp, #24
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	000a      	movs	r2, r1
 8006d2a:	1cfb      	adds	r3, r7, #3
 8006d2c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006d2e:	1cfb      	adds	r3, r7, #3
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	2207      	movs	r2, #7
 8006d34:	4013      	ands	r3, r2
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	7912      	ldrb	r2, [r2, #4]
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d901      	bls.n	8006d42 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e048      	b.n	8006dd4 <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006d42:	1cfb      	adds	r3, r7, #3
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	b25b      	sxtb	r3, r3
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	da10      	bge.n	8006d6e <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d4c:	1cfb      	adds	r3, r7, #3
 8006d4e:	781b      	ldrb	r3, [r3, #0]
 8006d50:	2207      	movs	r2, #7
 8006d52:	401a      	ands	r2, r3
 8006d54:	0013      	movs	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	189b      	adds	r3, r3, r2
 8006d5a:	00db      	lsls	r3, r3, #3
 8006d5c:	3310      	adds	r3, #16
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	18d3      	adds	r3, r2, r3
 8006d62:	3304      	adds	r3, #4
 8006d64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2201      	movs	r2, #1
 8006d6a:	705a      	strb	r2, [r3, #1]
 8006d6c:	e00e      	b.n	8006d8c <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006d6e:	1cfb      	adds	r3, r7, #3
 8006d70:	781a      	ldrb	r2, [r3, #0]
 8006d72:	0013      	movs	r3, r2
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	189b      	adds	r3, r3, r2
 8006d78:	00db      	lsls	r3, r3, #3
 8006d7a:	3351      	adds	r3, #81	@ 0x51
 8006d7c:	33ff      	adds	r3, #255	@ 0xff
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	18d3      	adds	r3, r2, r3
 8006d82:	3304      	adds	r3, #4
 8006d84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d92:	1cfb      	adds	r3, r7, #3
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	2207      	movs	r2, #7
 8006d98:	4013      	ands	r3, r2
 8006d9a:	b2da      	uxtb	r2, r3
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	23a5      	movs	r3, #165	@ 0xa5
 8006da4:	009b      	lsls	r3, r3, #2
 8006da6:	5cd3      	ldrb	r3, [r2, r3]
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d101      	bne.n	8006db0 <HAL_PCD_EP_SetStall+0x90>
 8006dac:	2302      	movs	r3, #2
 8006dae:	e011      	b.n	8006dd4 <HAL_PCD_EP_SetStall+0xb4>
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	23a5      	movs	r3, #165	@ 0xa5
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	2101      	movs	r1, #1
 8006db8:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	68fa      	ldr	r2, [r7, #12]
 8006dc0:	0011      	movs	r1, r2
 8006dc2:	0018      	movs	r0, r3
 8006dc4:	f006 f9b4 	bl	800d130 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	23a5      	movs	r3, #165	@ 0xa5
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	2100      	movs	r1, #0
 8006dd0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8006dd2:	2300      	movs	r3, #0
}
 8006dd4:	0018      	movs	r0, r3
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	b004      	add	sp, #16
 8006dda:	bd80      	pop	{r7, pc}

08006ddc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b084      	sub	sp, #16
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
 8006de4:	000a      	movs	r2, r1
 8006de6:	1cfb      	adds	r3, r7, #3
 8006de8:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006dea:	1cfb      	adds	r3, r7, #3
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	220f      	movs	r2, #15
 8006df0:	4013      	ands	r3, r2
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	7912      	ldrb	r2, [r2, #4]
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d901      	bls.n	8006dfe <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e04a      	b.n	8006e94 <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006dfe:	1cfb      	adds	r3, r7, #3
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	b25b      	sxtb	r3, r3
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	da10      	bge.n	8006e2a <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e08:	1cfb      	adds	r3, r7, #3
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	2207      	movs	r2, #7
 8006e0e:	401a      	ands	r2, r3
 8006e10:	0013      	movs	r3, r2
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	189b      	adds	r3, r3, r2
 8006e16:	00db      	lsls	r3, r3, #3
 8006e18:	3310      	adds	r3, #16
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	18d3      	adds	r3, r2, r3
 8006e1e:	3304      	adds	r3, #4
 8006e20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2201      	movs	r2, #1
 8006e26:	705a      	strb	r2, [r3, #1]
 8006e28:	e010      	b.n	8006e4c <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e2a:	1cfb      	adds	r3, r7, #3
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	2207      	movs	r2, #7
 8006e30:	401a      	ands	r2, r3
 8006e32:	0013      	movs	r3, r2
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	189b      	adds	r3, r3, r2
 8006e38:	00db      	lsls	r3, r3, #3
 8006e3a:	3351      	adds	r3, #81	@ 0x51
 8006e3c:	33ff      	adds	r3, #255	@ 0xff
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	18d3      	adds	r3, r2, r3
 8006e42:	3304      	adds	r3, #4
 8006e44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e52:	1cfb      	adds	r3, r7, #3
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	2207      	movs	r2, #7
 8006e58:	4013      	ands	r3, r2
 8006e5a:	b2da      	uxtb	r2, r3
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	23a5      	movs	r3, #165	@ 0xa5
 8006e64:	009b      	lsls	r3, r3, #2
 8006e66:	5cd3      	ldrb	r3, [r2, r3]
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d101      	bne.n	8006e70 <HAL_PCD_EP_ClrStall+0x94>
 8006e6c:	2302      	movs	r3, #2
 8006e6e:	e011      	b.n	8006e94 <HAL_PCD_EP_ClrStall+0xb8>
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	23a5      	movs	r3, #165	@ 0xa5
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	2101      	movs	r1, #1
 8006e78:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68fa      	ldr	r2, [r7, #12]
 8006e80:	0011      	movs	r1, r2
 8006e82:	0018      	movs	r0, r3
 8006e84:	f006 f996 	bl	800d1b4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	23a5      	movs	r3, #165	@ 0xa5
 8006e8c:	009b      	lsls	r3, r3, #2
 8006e8e:	2100      	movs	r1, #0
 8006e90:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8006e92:	2300      	movs	r3, #0
}
 8006e94:	0018      	movs	r0, r3
 8006e96:	46bd      	mov	sp, r7
 8006e98:	b004      	add	sp, #16
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006e9c:	b5b0      	push	{r4, r5, r7, lr}
 8006e9e:	b08e      	sub	sp, #56	@ 0x38
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006ea4:	e355      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006eac:	2022      	movs	r0, #34	@ 0x22
 8006eae:	183b      	adds	r3, r7, r0
 8006eb0:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 8006eb2:	183b      	adds	r3, r7, r0
 8006eb4:	881b      	ldrh	r3, [r3, #0]
 8006eb6:	b2da      	uxtb	r2, r3
 8006eb8:	2421      	movs	r4, #33	@ 0x21
 8006eba:	193b      	adds	r3, r7, r4
 8006ebc:	210f      	movs	r1, #15
 8006ebe:	400a      	ands	r2, r1
 8006ec0:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8006ec2:	193b      	adds	r3, r7, r4
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d000      	beq.n	8006ecc <PCD_EP_ISR_Handler+0x30>
 8006eca:	e12b      	b.n	8007124 <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006ecc:	183b      	adds	r3, r7, r0
 8006ece:	881b      	ldrh	r3, [r3, #0]
 8006ed0:	2210      	movs	r2, #16
 8006ed2:	4013      	ands	r3, r2
 8006ed4:	d140      	bne.n	8006f58 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4ac5      	ldr	r2, [pc, #788]	@ (80071f4 <PCD_EP_ISR_Handler+0x358>)
 8006ede:	4013      	ands	r3, r2
 8006ee0:	60bb      	str	r3, [r7, #8]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68ba      	ldr	r2, [r7, #8]
 8006ee8:	2180      	movs	r1, #128	@ 0x80
 8006eea:	0209      	lsls	r1, r1, #8
 8006eec:	430a      	orrs	r2, r1
 8006eee:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	3314      	adds	r3, #20
 8006ef4:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	00db      	lsls	r3, r3, #3
 8006efc:	4abe      	ldr	r2, [pc, #760]	@ (80071f8 <PCD_EP_ISR_Handler+0x35c>)
 8006efe:	4694      	mov	ip, r2
 8006f00:	4463      	add	r3, ip
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	0c1b      	lsrs	r3, r3, #16
 8006f06:	059b      	lsls	r3, r3, #22
 8006f08:	0d9a      	lsrs	r2, r3, #22
 8006f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f0c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f10:	695a      	ldr	r2, [r3, #20]
 8006f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f14:	69db      	ldr	r3, [r3, #28]
 8006f16:	18d2      	adds	r2, r2, r3
 8006f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f1a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2100      	movs	r1, #0
 8006f20:	0018      	movs	r0, r3
 8006f22:	f008 fffd 	bl	800ff20 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	7c5b      	ldrb	r3, [r3, #17]
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d100      	bne.n	8006f32 <PCD_EP_ISR_Handler+0x96>
 8006f30:	e30f      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
 8006f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f34:	699b      	ldr	r3, [r3, #24]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d000      	beq.n	8006f3c <PCD_EP_ISR_Handler+0xa0>
 8006f3a:	e30a      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	7c5b      	ldrb	r3, [r3, #17]
 8006f40:	b2db      	uxtb	r3, r3
 8006f42:	2280      	movs	r2, #128	@ 0x80
 8006f44:	4252      	negs	r2, r2
 8006f46:	4313      	orrs	r3, r2
 8006f48:	b2da      	uxtb	r2, r3
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	745a      	strb	r2, [r3, #17]
 8006f56:	e2fc      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	3355      	adds	r3, #85	@ 0x55
 8006f5c:	33ff      	adds	r3, #255	@ 0xff
 8006f5e:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	2132      	movs	r1, #50	@ 0x32
 8006f68:	187b      	adds	r3, r7, r1
 8006f6a:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006f6c:	187b      	adds	r3, r7, r1
 8006f6e:	881a      	ldrh	r2, [r3, #0]
 8006f70:	2380      	movs	r3, #128	@ 0x80
 8006f72:	011b      	lsls	r3, r3, #4
 8006f74:	4013      	ands	r3, r2
 8006f76:	d029      	beq.n	8006fcc <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	0019      	movs	r1, r3
 8006f82:	0010      	movs	r0, r2
 8006f84:	f7ff fab4 	bl	80064f0 <PCD_GET_EP_RX_CNT>
 8006f88:	0003      	movs	r3, r0
 8006f8a:	001a      	movs	r2, r3
 8006f8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f8e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6818      	ldr	r0, [r3, #0]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	22a7      	movs	r2, #167	@ 0xa7
 8006f98:	0092      	lsls	r2, r2, #2
 8006f9a:	1899      	adds	r1, r3, r2
 8006f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f9e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fa2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	f006 fa3d 	bl	800d424 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a92      	ldr	r2, [pc, #584]	@ (80071fc <PCD_EP_ISR_Handler+0x360>)
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	60fb      	str	r3, [r7, #12]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	68fa      	ldr	r2, [r7, #12]
 8006fbc:	2180      	movs	r1, #128	@ 0x80
 8006fbe:	430a      	orrs	r2, r1
 8006fc0:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	0018      	movs	r0, r3
 8006fc6:	f008 ff75 	bl	800feb4 <HAL_PCD_SetupStageCallback>
 8006fca:	e2c2      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 8006fcc:	2332      	movs	r3, #50	@ 0x32
 8006fce:	18fb      	adds	r3, r7, r3
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	5e9b      	ldrsh	r3, [r3, r2]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	db00      	blt.n	8006fda <PCD_EP_ISR_Handler+0x13e>
 8006fd8:	e2bb      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a86      	ldr	r2, [pc, #536]	@ (80071fc <PCD_EP_ISR_Handler+0x360>)
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fec:	2180      	movs	r1, #128	@ 0x80
 8006fee:	430a      	orrs	r2, r1
 8006ff0:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	0019      	movs	r1, r3
 8006ffc:	0010      	movs	r0, r2
 8006ffe:	f7ff fa77 	bl	80064f0 <PCD_GET_EP_RX_CNT>
 8007002:	0003      	movs	r3, r0
 8007004:	001a      	movs	r2, r3
 8007006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007008:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800700a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800700c:	69db      	ldr	r3, [r3, #28]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d01a      	beq.n	8007048 <PCD_EP_ISR_Handler+0x1ac>
 8007012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d016      	beq.n	8007048 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6818      	ldr	r0, [r3, #0]
 800701e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007020:	6959      	ldr	r1, [r3, #20]
 8007022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007024:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007028:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800702a:	b29b      	uxth	r3, r3
 800702c:	f006 f9fa 	bl	800d424 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8007030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007032:	695a      	ldr	r2, [r3, #20]
 8007034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007036:	69db      	ldr	r3, [r3, #28]
 8007038:	18d2      	adds	r2, r2, r3
 800703a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800703c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2100      	movs	r1, #0
 8007042:	0018      	movs	r0, r3
 8007044:	f008 ff4b 	bl	800fede <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	2132      	movs	r1, #50	@ 0x32
 8007050:	187b      	adds	r3, r7, r1
 8007052:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8007054:	187b      	adds	r3, r7, r1
 8007056:	881a      	ldrh	r2, [r3, #0]
 8007058:	2380      	movs	r3, #128	@ 0x80
 800705a:	011b      	lsls	r3, r3, #4
 800705c:	4013      	ands	r3, r2
 800705e:	d000      	beq.n	8007062 <PCD_EP_ISR_Handler+0x1c6>
 8007060:	e277      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
 8007062:	187b      	adds	r3, r7, r1
 8007064:	881a      	ldrh	r2, [r3, #0]
 8007066:	23c0      	movs	r3, #192	@ 0xc0
 8007068:	019b      	lsls	r3, r3, #6
 800706a:	401a      	ands	r2, r3
 800706c:	23c0      	movs	r3, #192	@ 0xc0
 800706e:	019b      	lsls	r3, r3, #6
 8007070:	429a      	cmp	r2, r3
 8007072:	d100      	bne.n	8007076 <PCD_EP_ISR_Handler+0x1da>
 8007074:	e26d      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8007076:	4b60      	ldr	r3, [pc, #384]	@ (80071f8 <PCD_EP_ISR_Handler+0x35c>)
 8007078:	685a      	ldr	r2, [r3, #4]
 800707a:	4b5f      	ldr	r3, [pc, #380]	@ (80071f8 <PCD_EP_ISR_Handler+0x35c>)
 800707c:	0192      	lsls	r2, r2, #6
 800707e:	0992      	lsrs	r2, r2, #6
 8007080:	605a      	str	r2, [r3, #4]
 8007082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007084:	691b      	ldr	r3, [r3, #16]
 8007086:	2b3e      	cmp	r3, #62	@ 0x3e
 8007088:	d916      	bls.n	80070b8 <PCD_EP_ISR_Handler+0x21c>
 800708a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800708c:	691b      	ldr	r3, [r3, #16]
 800708e:	095b      	lsrs	r3, r3, #5
 8007090:	617b      	str	r3, [r7, #20]
 8007092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	221f      	movs	r2, #31
 8007098:	4013      	ands	r3, r2
 800709a:	d102      	bne.n	80070a2 <PCD_EP_ISR_Handler+0x206>
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	3b01      	subs	r3, #1
 80070a0:	617b      	str	r3, [r7, #20]
 80070a2:	4b55      	ldr	r3, [pc, #340]	@ (80071f8 <PCD_EP_ISR_Handler+0x35c>)
 80070a4:	685a      	ldr	r2, [r3, #4]
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	069b      	lsls	r3, r3, #26
 80070aa:	431a      	orrs	r2, r3
 80070ac:	4b52      	ldr	r3, [pc, #328]	@ (80071f8 <PCD_EP_ISR_Handler+0x35c>)
 80070ae:	2180      	movs	r1, #128	@ 0x80
 80070b0:	0609      	lsls	r1, r1, #24
 80070b2:	430a      	orrs	r2, r1
 80070b4:	605a      	str	r2, [r3, #4]
 80070b6:	e01e      	b.n	80070f6 <PCD_EP_ISR_Handler+0x25a>
 80070b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d107      	bne.n	80070d0 <PCD_EP_ISR_Handler+0x234>
 80070c0:	4b4d      	ldr	r3, [pc, #308]	@ (80071f8 <PCD_EP_ISR_Handler+0x35c>)
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	4b4c      	ldr	r3, [pc, #304]	@ (80071f8 <PCD_EP_ISR_Handler+0x35c>)
 80070c6:	2180      	movs	r1, #128	@ 0x80
 80070c8:	0609      	lsls	r1, r1, #24
 80070ca:	430a      	orrs	r2, r1
 80070cc:	605a      	str	r2, [r3, #4]
 80070ce:	e012      	b.n	80070f6 <PCD_EP_ISR_Handler+0x25a>
 80070d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070d2:	691b      	ldr	r3, [r3, #16]
 80070d4:	085b      	lsrs	r3, r3, #1
 80070d6:	617b      	str	r3, [r7, #20]
 80070d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	2201      	movs	r2, #1
 80070de:	4013      	ands	r3, r2
 80070e0:	d002      	beq.n	80070e8 <PCD_EP_ISR_Handler+0x24c>
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	3301      	adds	r3, #1
 80070e6:	617b      	str	r3, [r7, #20]
 80070e8:	4b43      	ldr	r3, [pc, #268]	@ (80071f8 <PCD_EP_ISR_Handler+0x35c>)
 80070ea:	6859      	ldr	r1, [r3, #4]
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	069a      	lsls	r2, r3, #26
 80070f0:	4b41      	ldr	r3, [pc, #260]	@ (80071f8 <PCD_EP_ISR_Handler+0x35c>)
 80070f2:	430a      	orrs	r2, r1
 80070f4:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a40      	ldr	r2, [pc, #256]	@ (8007200 <PCD_EP_ISR_Handler+0x364>)
 80070fe:	4013      	ands	r3, r2
 8007100:	613b      	str	r3, [r7, #16]
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	2280      	movs	r2, #128	@ 0x80
 8007106:	0152      	lsls	r2, r2, #5
 8007108:	4053      	eors	r3, r2
 800710a:	613b      	str	r3, [r7, #16]
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	2280      	movs	r2, #128	@ 0x80
 8007110:	0192      	lsls	r2, r2, #6
 8007112:	4053      	eors	r3, r2
 8007114:	613b      	str	r3, [r7, #16]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	693a      	ldr	r2, [r7, #16]
 800711c:	4939      	ldr	r1, [pc, #228]	@ (8007204 <PCD_EP_ISR_Handler+0x368>)
 800711e:	430a      	orrs	r2, r1
 8007120:	601a      	str	r2, [r3, #0]
 8007122:	e216      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	001a      	movs	r2, r3
 800712a:	2121      	movs	r1, #33	@ 0x21
 800712c:	187b      	adds	r3, r7, r1
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	009b      	lsls	r3, r3, #2
 8007132:	18d3      	adds	r3, r2, r3
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	2032      	movs	r0, #50	@ 0x32
 8007138:	183b      	adds	r3, r7, r0
 800713a:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 800713c:	183b      	adds	r3, r7, r0
 800713e:	2200      	movs	r2, #0
 8007140:	5e9b      	ldrsh	r3, [r3, r2]
 8007142:	2b00      	cmp	r3, #0
 8007144:	db00      	blt.n	8007148 <PCD_EP_ISR_Handler+0x2ac>
 8007146:	e0e0      	b.n	800730a <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	001a      	movs	r2, r3
 800714e:	187b      	adds	r3, r7, r1
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	18d3      	adds	r3, r2, r3
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a28      	ldr	r2, [pc, #160]	@ (80071fc <PCD_EP_ISR_Handler+0x360>)
 800715a:	4013      	ands	r3, r2
 800715c:	61fb      	str	r3, [r7, #28]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	001a      	movs	r2, r3
 8007164:	0008      	movs	r0, r1
 8007166:	187b      	adds	r3, r7, r1
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	009b      	lsls	r3, r3, #2
 800716c:	18d3      	adds	r3, r2, r3
 800716e:	69fa      	ldr	r2, [r7, #28]
 8007170:	2180      	movs	r1, #128	@ 0x80
 8007172:	430a      	orrs	r2, r1
 8007174:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007176:	183b      	adds	r3, r7, r0
 8007178:	781a      	ldrb	r2, [r3, #0]
 800717a:	0013      	movs	r3, r2
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	189b      	adds	r3, r3, r2
 8007180:	00db      	lsls	r3, r3, #3
 8007182:	3351      	adds	r3, #81	@ 0x51
 8007184:	33ff      	adds	r3, #255	@ 0xff
 8007186:	687a      	ldr	r2, [r7, #4]
 8007188:	18d3      	adds	r3, r2, r3
 800718a:	3304      	adds	r3, #4
 800718c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800718e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007190:	7b1b      	ldrb	r3, [r3, #12]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d11c      	bne.n	80071d0 <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	2524      	movs	r5, #36	@ 0x24
 80071a0:	197c      	adds	r4, r7, r5
 80071a2:	0019      	movs	r1, r3
 80071a4:	0010      	movs	r0, r2
 80071a6:	f7ff f9a3 	bl	80064f0 <PCD_GET_EP_RX_CNT>
 80071aa:	0003      	movs	r3, r0
 80071ac:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 80071ae:	002c      	movs	r4, r5
 80071b0:	193b      	adds	r3, r7, r4
 80071b2:	881b      	ldrh	r3, [r3, #0]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d100      	bne.n	80071ba <PCD_EP_ISR_Handler+0x31e>
 80071b8:	e07f      	b.n	80072ba <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6818      	ldr	r0, [r3, #0]
 80071be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071c0:	6959      	ldr	r1, [r3, #20]
 80071c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071c4:	88da      	ldrh	r2, [r3, #6]
 80071c6:	193b      	adds	r3, r7, r4
 80071c8:	881b      	ldrh	r3, [r3, #0]
 80071ca:	f006 f92b 	bl	800d424 <USB_ReadPMA>
 80071ce:	e074      	b.n	80072ba <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80071d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071d2:	78db      	ldrb	r3, [r3, #3]
 80071d4:	2b02      	cmp	r3, #2
 80071d6:	d117      	bne.n	8007208 <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80071d8:	2324      	movs	r3, #36	@ 0x24
 80071da:	18fc      	adds	r4, r7, r3
 80071dc:	2332      	movs	r3, #50	@ 0x32
 80071de:	18fb      	adds	r3, r7, r3
 80071e0:	881a      	ldrh	r2, [r3, #0]
 80071e2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	0018      	movs	r0, r3
 80071e8:	f000 f9c8 	bl	800757c <HAL_PCD_EP_DB_Receive>
 80071ec:	0003      	movs	r3, r0
 80071ee:	8023      	strh	r3, [r4, #0]
 80071f0:	e063      	b.n	80072ba <PCD_EP_ISR_Handler+0x41e>
 80071f2:	46c0      	nop			@ (mov r8, r8)
 80071f4:	07ff8f0f 	.word	0x07ff8f0f
 80071f8:	40009800 	.word	0x40009800
 80071fc:	07ff0f8f 	.word	0x07ff0f8f
 8007200:	07ffbf8f 	.word	0x07ffbf8f
 8007204:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	001a      	movs	r2, r3
 800720e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	18d3      	adds	r3, r2, r3
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4ad4      	ldr	r2, [pc, #848]	@ (800756c <PCD_EP_ISR_Handler+0x6d0>)
 800721a:	4013      	ands	r3, r2
 800721c:	61bb      	str	r3, [r7, #24]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	001a      	movs	r2, r3
 8007224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	18d3      	adds	r3, r2, r3
 800722c:	69ba      	ldr	r2, [r7, #24]
 800722e:	49d0      	ldr	r1, [pc, #832]	@ (8007570 <PCD_EP_ISR_Handler+0x6d4>)
 8007230:	430a      	orrs	r2, r1
 8007232:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	001a      	movs	r2, r3
 800723a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	18d3      	adds	r3, r2, r3
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	2380      	movs	r3, #128	@ 0x80
 8007246:	01db      	lsls	r3, r3, #7
 8007248:	4013      	ands	r3, r2
 800724a:	d01b      	beq.n	8007284 <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	2524      	movs	r5, #36	@ 0x24
 8007256:	197c      	adds	r4, r7, r5
 8007258:	0019      	movs	r1, r3
 800725a:	0010      	movs	r0, r2
 800725c:	f7ff f96a 	bl	8006534 <PCD_GET_EP_DBUF0_CNT>
 8007260:	0003      	movs	r3, r0
 8007262:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8007264:	002c      	movs	r4, r5
 8007266:	193b      	adds	r3, r7, r4
 8007268:	881b      	ldrh	r3, [r3, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d025      	beq.n	80072ba <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6818      	ldr	r0, [r3, #0]
 8007272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007274:	6959      	ldr	r1, [r3, #20]
 8007276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007278:	891a      	ldrh	r2, [r3, #8]
 800727a:	193b      	adds	r3, r7, r4
 800727c:	881b      	ldrh	r3, [r3, #0]
 800727e:	f006 f8d1 	bl	800d424 <USB_ReadPMA>
 8007282:	e01a      	b.n	80072ba <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681a      	ldr	r2, [r3, #0]
 8007288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800728a:	781b      	ldrb	r3, [r3, #0]
 800728c:	2524      	movs	r5, #36	@ 0x24
 800728e:	197c      	adds	r4, r7, r5
 8007290:	0019      	movs	r1, r3
 8007292:	0010      	movs	r0, r2
 8007294:	f7ff f970 	bl	8006578 <PCD_GET_EP_DBUF1_CNT>
 8007298:	0003      	movs	r3, r0
 800729a:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800729c:	002c      	movs	r4, r5
 800729e:	193b      	adds	r3, r7, r4
 80072a0:	881b      	ldrh	r3, [r3, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d009      	beq.n	80072ba <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6818      	ldr	r0, [r3, #0]
 80072aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ac:	6959      	ldr	r1, [r3, #20]
 80072ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072b0:	895a      	ldrh	r2, [r3, #10]
 80072b2:	193b      	adds	r3, r7, r4
 80072b4:	881b      	ldrh	r3, [r3, #0]
 80072b6:	f006 f8b5 	bl	800d424 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80072ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072bc:	69da      	ldr	r2, [r3, #28]
 80072be:	2124      	movs	r1, #36	@ 0x24
 80072c0:	187b      	adds	r3, r7, r1
 80072c2:	881b      	ldrh	r3, [r3, #0]
 80072c4:	18d2      	adds	r2, r2, r3
 80072c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072c8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80072ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072cc:	695a      	ldr	r2, [r3, #20]
 80072ce:	187b      	adds	r3, r7, r1
 80072d0:	881b      	ldrh	r3, [r3, #0]
 80072d2:	18d2      	adds	r2, r2, r3
 80072d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072d6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80072d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072da:	699b      	ldr	r3, [r3, #24]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d005      	beq.n	80072ec <PCD_EP_ISR_Handler+0x450>
 80072e0:	187b      	adds	r3, r7, r1
 80072e2:	881a      	ldrh	r2, [r3, #0]
 80072e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d207      	bcs.n	80072fc <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80072ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ee:	781a      	ldrb	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	0011      	movs	r1, r2
 80072f4:	0018      	movs	r0, r3
 80072f6:	f008 fdf2 	bl	800fede <HAL_PCD_DataOutStageCallback>
 80072fa:	e006      	b.n	800730a <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007302:	0011      	movs	r1, r2
 8007304:	0018      	movs	r0, r3
 8007306:	f004 fefd 	bl	800c104 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 800730a:	2032      	movs	r0, #50	@ 0x32
 800730c:	183b      	adds	r3, r7, r0
 800730e:	881b      	ldrh	r3, [r3, #0]
 8007310:	2280      	movs	r2, #128	@ 0x80
 8007312:	4013      	ands	r3, r2
 8007314:	d100      	bne.n	8007318 <PCD_EP_ISR_Handler+0x47c>
 8007316:	e11c      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 8007318:	2121      	movs	r1, #33	@ 0x21
 800731a:	187b      	adds	r3, r7, r1
 800731c:	781a      	ldrb	r2, [r3, #0]
 800731e:	0013      	movs	r3, r2
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	189b      	adds	r3, r3, r2
 8007324:	00db      	lsls	r3, r3, #3
 8007326:	3310      	adds	r3, #16
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	18d3      	adds	r3, r2, r3
 800732c:	3304      	adds	r3, #4
 800732e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	001a      	movs	r2, r3
 8007336:	187b      	adds	r3, r7, r1
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	18d3      	adds	r3, r2, r3
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a8c      	ldr	r2, [pc, #560]	@ (8007574 <PCD_EP_ISR_Handler+0x6d8>)
 8007342:	4013      	ands	r3, r2
 8007344:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	001a      	movs	r2, r3
 800734c:	187b      	adds	r3, r7, r1
 800734e:	781b      	ldrb	r3, [r3, #0]
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	18d3      	adds	r3, r2, r3
 8007354:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007356:	2180      	movs	r1, #128	@ 0x80
 8007358:	0209      	lsls	r1, r1, #8
 800735a:	430a      	orrs	r2, r1
 800735c:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 800735e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007360:	78db      	ldrb	r3, [r3, #3]
 8007362:	2b01      	cmp	r3, #1
 8007364:	d000      	beq.n	8007368 <PCD_EP_ISR_Handler+0x4cc>
 8007366:	e0a3      	b.n	80074b0 <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 8007368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800736a:	2200      	movs	r2, #0
 800736c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800736e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007370:	7b1b      	ldrb	r3, [r3, #12]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d100      	bne.n	8007378 <PCD_EP_ISR_Handler+0x4dc>
 8007376:	e093      	b.n	80074a0 <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007378:	183b      	adds	r3, r7, r0
 800737a:	881b      	ldrh	r3, [r3, #0]
 800737c:	2240      	movs	r2, #64	@ 0x40
 800737e:	4013      	ands	r3, r2
 8007380:	d047      	beq.n	8007412 <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007384:	785b      	ldrb	r3, [r3, #1]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d121      	bne.n	80073ce <PCD_EP_ISR_Handler+0x532>
 800738a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	00db      	lsls	r3, r3, #3
 8007390:	4a79      	ldr	r2, [pc, #484]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 8007392:	4694      	mov	ip, r2
 8007394:	4463      	add	r3, ip
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	00db      	lsls	r3, r3, #3
 800739e:	4976      	ldr	r1, [pc, #472]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 80073a0:	468c      	mov	ip, r1
 80073a2:	4463      	add	r3, ip
 80073a4:	0192      	lsls	r2, r2, #6
 80073a6:	0992      	lsrs	r2, r2, #6
 80073a8:	601a      	str	r2, [r3, #0]
 80073aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ac:	781b      	ldrb	r3, [r3, #0]
 80073ae:	00db      	lsls	r3, r3, #3
 80073b0:	4a71      	ldr	r2, [pc, #452]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 80073b2:	4694      	mov	ip, r2
 80073b4:	4463      	add	r3, ip
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	00db      	lsls	r3, r3, #3
 80073be:	496e      	ldr	r1, [pc, #440]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 80073c0:	468c      	mov	ip, r1
 80073c2:	4463      	add	r3, ip
 80073c4:	2180      	movs	r1, #128	@ 0x80
 80073c6:	0609      	lsls	r1, r1, #24
 80073c8:	430a      	orrs	r2, r1
 80073ca:	601a      	str	r2, [r3, #0]
 80073cc:	e068      	b.n	80074a0 <PCD_EP_ISR_Handler+0x604>
 80073ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073d0:	785b      	ldrb	r3, [r3, #1]
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d164      	bne.n	80074a0 <PCD_EP_ISR_Handler+0x604>
 80073d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073d8:	781b      	ldrb	r3, [r3, #0]
 80073da:	00db      	lsls	r3, r3, #3
 80073dc:	4a66      	ldr	r2, [pc, #408]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 80073de:	4694      	mov	ip, r2
 80073e0:	4463      	add	r3, ip
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	00db      	lsls	r3, r3, #3
 80073ea:	4963      	ldr	r1, [pc, #396]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 80073ec:	468c      	mov	ip, r1
 80073ee:	4463      	add	r3, ip
 80073f0:	0412      	lsls	r2, r2, #16
 80073f2:	0c12      	lsrs	r2, r2, #16
 80073f4:	601a      	str	r2, [r3, #0]
 80073f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	00db      	lsls	r3, r3, #3
 80073fc:	4a5e      	ldr	r2, [pc, #376]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 80073fe:	189a      	adds	r2, r3, r2
 8007400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	00db      	lsls	r3, r3, #3
 8007406:	495c      	ldr	r1, [pc, #368]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 8007408:	468c      	mov	ip, r1
 800740a:	4463      	add	r3, ip
 800740c:	6812      	ldr	r2, [r2, #0]
 800740e:	601a      	str	r2, [r3, #0]
 8007410:	e046      	b.n	80074a0 <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007414:	785b      	ldrb	r3, [r3, #1]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d121      	bne.n	800745e <PCD_EP_ISR_Handler+0x5c2>
 800741a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	00db      	lsls	r3, r3, #3
 8007420:	4a55      	ldr	r2, [pc, #340]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 8007422:	4694      	mov	ip, r2
 8007424:	4463      	add	r3, ip
 8007426:	685a      	ldr	r2, [r3, #4]
 8007428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	00db      	lsls	r3, r3, #3
 800742e:	4952      	ldr	r1, [pc, #328]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 8007430:	468c      	mov	ip, r1
 8007432:	4463      	add	r3, ip
 8007434:	0192      	lsls	r2, r2, #6
 8007436:	0992      	lsrs	r2, r2, #6
 8007438:	605a      	str	r2, [r3, #4]
 800743a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	00db      	lsls	r3, r3, #3
 8007440:	4a4d      	ldr	r2, [pc, #308]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 8007442:	4694      	mov	ip, r2
 8007444:	4463      	add	r3, ip
 8007446:	685a      	ldr	r2, [r3, #4]
 8007448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	00db      	lsls	r3, r3, #3
 800744e:	494a      	ldr	r1, [pc, #296]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 8007450:	468c      	mov	ip, r1
 8007452:	4463      	add	r3, ip
 8007454:	2180      	movs	r1, #128	@ 0x80
 8007456:	0609      	lsls	r1, r1, #24
 8007458:	430a      	orrs	r2, r1
 800745a:	605a      	str	r2, [r3, #4]
 800745c:	e020      	b.n	80074a0 <PCD_EP_ISR_Handler+0x604>
 800745e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007460:	785b      	ldrb	r3, [r3, #1]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d11c      	bne.n	80074a0 <PCD_EP_ISR_Handler+0x604>
 8007466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	00db      	lsls	r3, r3, #3
 800746c:	4a42      	ldr	r2, [pc, #264]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 800746e:	4694      	mov	ip, r2
 8007470:	4463      	add	r3, ip
 8007472:	685a      	ldr	r2, [r3, #4]
 8007474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	00db      	lsls	r3, r3, #3
 800747a:	493f      	ldr	r1, [pc, #252]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 800747c:	468c      	mov	ip, r1
 800747e:	4463      	add	r3, ip
 8007480:	0412      	lsls	r2, r2, #16
 8007482:	0c12      	lsrs	r2, r2, #16
 8007484:	605a      	str	r2, [r3, #4]
 8007486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	00db      	lsls	r3, r3, #3
 800748c:	4a3a      	ldr	r2, [pc, #232]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 800748e:	189a      	adds	r2, r3, r2
 8007490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	00db      	lsls	r3, r3, #3
 8007496:	4938      	ldr	r1, [pc, #224]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 8007498:	468c      	mov	ip, r1
 800749a:	4463      	add	r3, ip
 800749c:	6852      	ldr	r2, [r2, #4]
 800749e:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80074a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074a2:	781a      	ldrb	r2, [r3, #0]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	0011      	movs	r1, r2
 80074a8:	0018      	movs	r0, r3
 80074aa:	f008 fd39 	bl	800ff20 <HAL_PCD_DataInStageCallback>
 80074ae:	e050      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80074b0:	2332      	movs	r3, #50	@ 0x32
 80074b2:	18fb      	adds	r3, r7, r3
 80074b4:	881a      	ldrh	r2, [r3, #0]
 80074b6:	2380      	movs	r3, #128	@ 0x80
 80074b8:	005b      	lsls	r3, r3, #1
 80074ba:	4013      	ands	r3, r2
 80074bc:	d141      	bne.n	8007542 <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80074be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	00db      	lsls	r3, r3, #3
 80074c4:	4a2c      	ldr	r2, [pc, #176]	@ (8007578 <PCD_EP_ISR_Handler+0x6dc>)
 80074c6:	4694      	mov	ip, r2
 80074c8:	4463      	add	r3, ip
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	0c1b      	lsrs	r3, r3, #16
 80074ce:	b29a      	uxth	r2, r3
 80074d0:	2126      	movs	r1, #38	@ 0x26
 80074d2:	187b      	adds	r3, r7, r1
 80074d4:	0592      	lsls	r2, r2, #22
 80074d6:	0d92      	lsrs	r2, r2, #22
 80074d8:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 80074da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074dc:	699a      	ldr	r2, [r3, #24]
 80074de:	187b      	adds	r3, r7, r1
 80074e0:	881b      	ldrh	r3, [r3, #0]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d907      	bls.n	80074f6 <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 80074e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074e8:	699a      	ldr	r2, [r3, #24]
 80074ea:	187b      	adds	r3, r7, r1
 80074ec:	881b      	ldrh	r3, [r3, #0]
 80074ee:	1ad2      	subs	r2, r2, r3
 80074f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074f2:	619a      	str	r2, [r3, #24]
 80074f4:	e002      	b.n	80074fc <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 80074f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074f8:	2200      	movs	r2, #0
 80074fa:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80074fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074fe:	699b      	ldr	r3, [r3, #24]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d107      	bne.n	8007514 <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007506:	781a      	ldrb	r2, [r3, #0]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	0011      	movs	r1, r2
 800750c:	0018      	movs	r0, r3
 800750e:	f008 fd07 	bl	800ff20 <HAL_PCD_DataInStageCallback>
 8007512:	e01e      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8007514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007516:	695a      	ldr	r2, [r3, #20]
 8007518:	2126      	movs	r1, #38	@ 0x26
 800751a:	187b      	adds	r3, r7, r1
 800751c:	881b      	ldrh	r3, [r3, #0]
 800751e:	18d2      	adds	r2, r2, r3
 8007520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007522:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8007524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007526:	69da      	ldr	r2, [r3, #28]
 8007528:	187b      	adds	r3, r7, r1
 800752a:	881b      	ldrh	r3, [r3, #0]
 800752c:	18d2      	adds	r2, r2, r3
 800752e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007530:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007538:	0011      	movs	r1, r2
 800753a:	0018      	movs	r0, r3
 800753c:	f004 fde2 	bl	800c104 <USB_EPStartXfer>
 8007540:	e007      	b.n	8007552 <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8007542:	2332      	movs	r3, #50	@ 0x32
 8007544:	18fb      	adds	r3, r7, r3
 8007546:	881a      	ldrh	r2, [r3, #0]
 8007548:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	0018      	movs	r0, r3
 800754e:	f000 f8ff 	bl	8007750 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007558:	2380      	movs	r3, #128	@ 0x80
 800755a:	021b      	lsls	r3, r3, #8
 800755c:	4013      	ands	r3, r2
 800755e:	d000      	beq.n	8007562 <PCD_EP_ISR_Handler+0x6c6>
 8007560:	e4a1      	b.n	8006ea6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8007562:	2300      	movs	r3, #0
}
 8007564:	0018      	movs	r0, r3
 8007566:	46bd      	mov	sp, r7
 8007568:	b00e      	add	sp, #56	@ 0x38
 800756a:	bdb0      	pop	{r4, r5, r7, pc}
 800756c:	07ff8f8f 	.word	0x07ff8f8f
 8007570:	000080c0 	.word	0x000080c0
 8007574:	07ff8f0f 	.word	0x07ff8f0f
 8007578:	40009800 	.word	0x40009800

0800757c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800757c:	b5b0      	push	{r4, r5, r7, lr}
 800757e:	b08a      	sub	sp, #40	@ 0x28
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	1dbb      	adds	r3, r7, #6
 8007588:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800758a:	1dbb      	adds	r3, r7, #6
 800758c:	881a      	ldrh	r2, [r3, #0]
 800758e:	2380      	movs	r3, #128	@ 0x80
 8007590:	01db      	lsls	r3, r3, #7
 8007592:	4013      	ands	r3, r2
 8007594:	d067      	beq.n	8007666 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	251e      	movs	r5, #30
 80075a0:	197c      	adds	r4, r7, r5
 80075a2:	0019      	movs	r1, r3
 80075a4:	0010      	movs	r0, r2
 80075a6:	f7fe ffc5 	bl	8006534 <PCD_GET_EP_DBUF0_CNT>
 80075aa:	0003      	movs	r3, r0
 80075ac:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	699a      	ldr	r2, [r3, #24]
 80075b2:	197b      	adds	r3, r7, r5
 80075b4:	881b      	ldrh	r3, [r3, #0]
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d307      	bcc.n	80075ca <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	699a      	ldr	r2, [r3, #24]
 80075be:	197b      	adds	r3, r7, r5
 80075c0:	881b      	ldrh	r3, [r3, #0]
 80075c2:	1ad2      	subs	r2, r2, r3
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	619a      	str	r2, [r3, #24]
 80075c8:	e002      	b.n	80075d0 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	2200      	movs	r2, #0
 80075ce:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	699b      	ldr	r3, [r3, #24]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d11a      	bne.n	800760e <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	001a      	movs	r2, r3
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	18d3      	adds	r3, r2, r3
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a55      	ldr	r2, [pc, #340]	@ (8007740 <HAL_PCD_EP_DB_Receive+0x1c4>)
 80075ea:	4013      	ands	r3, r2
 80075ec:	61bb      	str	r3, [r7, #24]
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	2280      	movs	r2, #128	@ 0x80
 80075f2:	0192      	lsls	r2, r2, #6
 80075f4:	4053      	eors	r3, r2
 80075f6:	61bb      	str	r3, [r7, #24]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	001a      	movs	r2, r3
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	009b      	lsls	r3, r3, #2
 8007604:	18d3      	adds	r3, r2, r3
 8007606:	69ba      	ldr	r2, [r7, #24]
 8007608:	494e      	ldr	r1, [pc, #312]	@ (8007744 <HAL_PCD_EP_DB_Receive+0x1c8>)
 800760a:	430a      	orrs	r2, r1
 800760c:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800760e:	1dbb      	adds	r3, r7, #6
 8007610:	881b      	ldrh	r3, [r3, #0]
 8007612:	2240      	movs	r2, #64	@ 0x40
 8007614:	4013      	ands	r3, r2
 8007616:	d015      	beq.n	8007644 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	001a      	movs	r2, r3
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	18d3      	adds	r3, r2, r3
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a47      	ldr	r2, [pc, #284]	@ (8007748 <HAL_PCD_EP_DB_Receive+0x1cc>)
 800762a:	4013      	ands	r3, r2
 800762c:	617b      	str	r3, [r7, #20]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	001a      	movs	r2, r3
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	18d3      	adds	r3, r2, r3
 800763c:	697a      	ldr	r2, [r7, #20]
 800763e:	4943      	ldr	r1, [pc, #268]	@ (800774c <HAL_PCD_EP_DB_Receive+0x1d0>)
 8007640:	430a      	orrs	r2, r1
 8007642:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8007644:	241e      	movs	r4, #30
 8007646:	193b      	adds	r3, r7, r4
 8007648:	881b      	ldrh	r3, [r3, #0]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d100      	bne.n	8007650 <HAL_PCD_EP_DB_Receive+0xd4>
 800764e:	e070      	b.n	8007732 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	6818      	ldr	r0, [r3, #0]
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	6959      	ldr	r1, [r3, #20]
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	891a      	ldrh	r2, [r3, #8]
 800765c:	193b      	adds	r3, r7, r4
 800765e:	881b      	ldrh	r3, [r3, #0]
 8007660:	f005 fee0 	bl	800d424 <USB_ReadPMA>
 8007664:	e065      	b.n	8007732 <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	251e      	movs	r5, #30
 8007670:	197c      	adds	r4, r7, r5
 8007672:	0019      	movs	r1, r3
 8007674:	0010      	movs	r0, r2
 8007676:	f7fe ff7f 	bl	8006578 <PCD_GET_EP_DBUF1_CNT>
 800767a:	0003      	movs	r3, r0
 800767c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	699a      	ldr	r2, [r3, #24]
 8007682:	197b      	adds	r3, r7, r5
 8007684:	881b      	ldrh	r3, [r3, #0]
 8007686:	429a      	cmp	r2, r3
 8007688:	d307      	bcc.n	800769a <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	699a      	ldr	r2, [r3, #24]
 800768e:	197b      	adds	r3, r7, r5
 8007690:	881b      	ldrh	r3, [r3, #0]
 8007692:	1ad2      	subs	r2, r2, r3
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	619a      	str	r2, [r3, #24]
 8007698:	e002      	b.n	80076a0 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	2200      	movs	r2, #0
 800769e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	699b      	ldr	r3, [r3, #24]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d11a      	bne.n	80076de <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	001a      	movs	r2, r3
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	18d3      	adds	r3, r2, r3
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a21      	ldr	r2, [pc, #132]	@ (8007740 <HAL_PCD_EP_DB_Receive+0x1c4>)
 80076ba:	4013      	ands	r3, r2
 80076bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80076be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c0:	2280      	movs	r2, #128	@ 0x80
 80076c2:	0192      	lsls	r2, r2, #6
 80076c4:	4053      	eors	r3, r2
 80076c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	001a      	movs	r2, r3
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	781b      	ldrb	r3, [r3, #0]
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	18d3      	adds	r3, r2, r3
 80076d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076d8:	491a      	ldr	r1, [pc, #104]	@ (8007744 <HAL_PCD_EP_DB_Receive+0x1c8>)
 80076da:	430a      	orrs	r2, r1
 80076dc:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80076de:	1dbb      	adds	r3, r7, #6
 80076e0:	881b      	ldrh	r3, [r3, #0]
 80076e2:	2240      	movs	r2, #64	@ 0x40
 80076e4:	4013      	ands	r3, r2
 80076e6:	d115      	bne.n	8007714 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	001a      	movs	r2, r3
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	18d3      	adds	r3, r2, r3
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a13      	ldr	r2, [pc, #76]	@ (8007748 <HAL_PCD_EP_DB_Receive+0x1cc>)
 80076fa:	4013      	ands	r3, r2
 80076fc:	623b      	str	r3, [r7, #32]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	001a      	movs	r2, r3
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	18d3      	adds	r3, r2, r3
 800770c:	6a3a      	ldr	r2, [r7, #32]
 800770e:	490f      	ldr	r1, [pc, #60]	@ (800774c <HAL_PCD_EP_DB_Receive+0x1d0>)
 8007710:	430a      	orrs	r2, r1
 8007712:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8007714:	241e      	movs	r4, #30
 8007716:	193b      	adds	r3, r7, r4
 8007718:	881b      	ldrh	r3, [r3, #0]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d009      	beq.n	8007732 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6818      	ldr	r0, [r3, #0]
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	6959      	ldr	r1, [r3, #20]
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	895a      	ldrh	r2, [r3, #10]
 800772a:	193b      	adds	r3, r7, r4
 800772c:	881b      	ldrh	r3, [r3, #0]
 800772e:	f005 fe79 	bl	800d424 <USB_ReadPMA>
    }
  }

  return count;
 8007732:	231e      	movs	r3, #30
 8007734:	18fb      	adds	r3, r7, r3
 8007736:	881b      	ldrh	r3, [r3, #0]
}
 8007738:	0018      	movs	r0, r3
 800773a:	46bd      	mov	sp, r7
 800773c:	b00a      	add	sp, #40	@ 0x28
 800773e:	bdb0      	pop	{r4, r5, r7, pc}
 8007740:	07ffbf8f 	.word	0x07ffbf8f
 8007744:	00008080 	.word	0x00008080
 8007748:	07ff8f8f 	.word	0x07ff8f8f
 800774c:	000080c0 	.word	0x000080c0

08007750 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007750:	b5b0      	push	{r4, r5, r7, lr}
 8007752:	b08e      	sub	sp, #56	@ 0x38
 8007754:	af00      	add	r7, sp, #0
 8007756:	60f8      	str	r0, [r7, #12]
 8007758:	60b9      	str	r1, [r7, #8]
 800775a:	1dbb      	adds	r3, r7, #6
 800775c:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800775e:	1dbb      	adds	r3, r7, #6
 8007760:	881b      	ldrh	r3, [r3, #0]
 8007762:	2240      	movs	r2, #64	@ 0x40
 8007764:	4013      	ands	r3, r2
 8007766:	d100      	bne.n	800776a <HAL_PCD_EP_DB_Transmit+0x1a>
 8007768:	e1c3      	b.n	8007af2 <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	251e      	movs	r5, #30
 8007774:	197c      	adds	r4, r7, r5
 8007776:	0019      	movs	r1, r3
 8007778:	0010      	movs	r0, r2
 800777a:	f7fe fedb 	bl	8006534 <PCD_GET_EP_DBUF0_CNT>
 800777e:	0003      	movs	r3, r0
 8007780:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	699a      	ldr	r2, [r3, #24]
 8007786:	197b      	adds	r3, r7, r5
 8007788:	881b      	ldrh	r3, [r3, #0]
 800778a:	429a      	cmp	r2, r3
 800778c:	d907      	bls.n	800779e <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	699a      	ldr	r2, [r3, #24]
 8007792:	197b      	adds	r3, r7, r5
 8007794:	881b      	ldrh	r3, [r3, #0]
 8007796:	1ad2      	subs	r2, r2, r3
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	619a      	str	r2, [r3, #24]
 800779c:	e002      	b.n	80077a4 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	2200      	movs	r2, #0
 80077a2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	699b      	ldr	r3, [r3, #24]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d000      	beq.n	80077ae <HAL_PCD_EP_DB_Transmit+0x5e>
 80077ac:	e0b2      	b.n	8007914 <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	785b      	ldrb	r3, [r3, #1]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d121      	bne.n	80077fa <HAL_PCD_EP_DB_Transmit+0xaa>
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	00db      	lsls	r3, r3, #3
 80077bc:	4ada      	ldr	r2, [pc, #872]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80077be:	4694      	mov	ip, r2
 80077c0:	4463      	add	r3, ip
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	00db      	lsls	r3, r3, #3
 80077ca:	49d7      	ldr	r1, [pc, #860]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80077cc:	468c      	mov	ip, r1
 80077ce:	4463      	add	r3, ip
 80077d0:	0192      	lsls	r2, r2, #6
 80077d2:	0992      	lsrs	r2, r2, #6
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	00db      	lsls	r3, r3, #3
 80077dc:	4ad2      	ldr	r2, [pc, #840]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80077de:	4694      	mov	ip, r2
 80077e0:	4463      	add	r3, ip
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	00db      	lsls	r3, r3, #3
 80077ea:	49cf      	ldr	r1, [pc, #828]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80077ec:	468c      	mov	ip, r1
 80077ee:	4463      	add	r3, ip
 80077f0:	2180      	movs	r1, #128	@ 0x80
 80077f2:	0609      	lsls	r1, r1, #24
 80077f4:	430a      	orrs	r2, r1
 80077f6:	601a      	str	r2, [r3, #0]
 80077f8:	e020      	b.n	800783c <HAL_PCD_EP_DB_Transmit+0xec>
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	785b      	ldrb	r3, [r3, #1]
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d11c      	bne.n	800783c <HAL_PCD_EP_DB_Transmit+0xec>
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	00db      	lsls	r3, r3, #3
 8007808:	4ac7      	ldr	r2, [pc, #796]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800780a:	4694      	mov	ip, r2
 800780c:	4463      	add	r3, ip
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	00db      	lsls	r3, r3, #3
 8007816:	49c4      	ldr	r1, [pc, #784]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007818:	468c      	mov	ip, r1
 800781a:	4463      	add	r3, ip
 800781c:	0412      	lsls	r2, r2, #16
 800781e:	0c12      	lsrs	r2, r2, #16
 8007820:	601a      	str	r2, [r3, #0]
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	00db      	lsls	r3, r3, #3
 8007828:	4abf      	ldr	r2, [pc, #764]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800782a:	189a      	adds	r2, r3, r2
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	00db      	lsls	r3, r3, #3
 8007832:	49bd      	ldr	r1, [pc, #756]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007834:	468c      	mov	ip, r1
 8007836:	4463      	add	r3, ip
 8007838:	6812      	ldr	r2, [r2, #0]
 800783a:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	785b      	ldrb	r3, [r3, #1]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d121      	bne.n	8007888 <HAL_PCD_EP_DB_Transmit+0x138>
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	781b      	ldrb	r3, [r3, #0]
 8007848:	00db      	lsls	r3, r3, #3
 800784a:	4ab7      	ldr	r2, [pc, #732]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800784c:	4694      	mov	ip, r2
 800784e:	4463      	add	r3, ip
 8007850:	685a      	ldr	r2, [r3, #4]
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	781b      	ldrb	r3, [r3, #0]
 8007856:	00db      	lsls	r3, r3, #3
 8007858:	49b3      	ldr	r1, [pc, #716]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800785a:	468c      	mov	ip, r1
 800785c:	4463      	add	r3, ip
 800785e:	0192      	lsls	r2, r2, #6
 8007860:	0992      	lsrs	r2, r2, #6
 8007862:	605a      	str	r2, [r3, #4]
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	00db      	lsls	r3, r3, #3
 800786a:	4aaf      	ldr	r2, [pc, #700]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800786c:	4694      	mov	ip, r2
 800786e:	4463      	add	r3, ip
 8007870:	685a      	ldr	r2, [r3, #4]
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	781b      	ldrb	r3, [r3, #0]
 8007876:	00db      	lsls	r3, r3, #3
 8007878:	49ab      	ldr	r1, [pc, #684]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800787a:	468c      	mov	ip, r1
 800787c:	4463      	add	r3, ip
 800787e:	2180      	movs	r1, #128	@ 0x80
 8007880:	0609      	lsls	r1, r1, #24
 8007882:	430a      	orrs	r2, r1
 8007884:	605a      	str	r2, [r3, #4]
 8007886:	e020      	b.n	80078ca <HAL_PCD_EP_DB_Transmit+0x17a>
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	785b      	ldrb	r3, [r3, #1]
 800788c:	2b01      	cmp	r3, #1
 800788e:	d11c      	bne.n	80078ca <HAL_PCD_EP_DB_Transmit+0x17a>
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	00db      	lsls	r3, r3, #3
 8007896:	4aa4      	ldr	r2, [pc, #656]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007898:	4694      	mov	ip, r2
 800789a:	4463      	add	r3, ip
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	781b      	ldrb	r3, [r3, #0]
 80078a2:	00db      	lsls	r3, r3, #3
 80078a4:	49a0      	ldr	r1, [pc, #640]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80078a6:	468c      	mov	ip, r1
 80078a8:	4463      	add	r3, ip
 80078aa:	0412      	lsls	r2, r2, #16
 80078ac:	0c12      	lsrs	r2, r2, #16
 80078ae:	605a      	str	r2, [r3, #4]
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	00db      	lsls	r3, r3, #3
 80078b6:	4a9c      	ldr	r2, [pc, #624]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80078b8:	189a      	adds	r2, r3, r2
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	00db      	lsls	r3, r3, #3
 80078c0:	4999      	ldr	r1, [pc, #612]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80078c2:	468c      	mov	ip, r1
 80078c4:	4463      	add	r3, ip
 80078c6:	6852      	ldr	r2, [r2, #4]
 80078c8:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	781a      	ldrb	r2, [r3, #0]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	0011      	movs	r1, r2
 80078d2:	0018      	movs	r0, r3
 80078d4:	f008 fb24 	bl	800ff20 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80078d8:	1dbb      	adds	r3, r7, #6
 80078da:	881a      	ldrh	r2, [r3, #0]
 80078dc:	2380      	movs	r3, #128	@ 0x80
 80078de:	01db      	lsls	r3, r3, #7
 80078e0:	4013      	ands	r3, r2
 80078e2:	d100      	bne.n	80078e6 <HAL_PCD_EP_DB_Transmit+0x196>
 80078e4:	e2d5      	b.n	8007e92 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	001a      	movs	r2, r3
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	18d3      	adds	r3, r2, r3
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a8d      	ldr	r2, [pc, #564]	@ (8007b2c <HAL_PCD_EP_DB_Transmit+0x3dc>)
 80078f8:	4013      	ands	r3, r2
 80078fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	001a      	movs	r2, r3
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	18d3      	adds	r3, r2, r3
 800790a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800790c:	4988      	ldr	r1, [pc, #544]	@ (8007b30 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800790e:	430a      	orrs	r2, r1
 8007910:	601a      	str	r2, [r3, #0]
 8007912:	e2be      	b.n	8007e92 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007914:	1dbb      	adds	r3, r7, #6
 8007916:	881a      	ldrh	r2, [r3, #0]
 8007918:	2380      	movs	r3, #128	@ 0x80
 800791a:	01db      	lsls	r3, r3, #7
 800791c:	4013      	ands	r3, r2
 800791e:	d015      	beq.n	800794c <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	001a      	movs	r2, r3
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	781b      	ldrb	r3, [r3, #0]
 800792a:	009b      	lsls	r3, r3, #2
 800792c:	18d3      	adds	r3, r2, r3
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a7e      	ldr	r2, [pc, #504]	@ (8007b2c <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8007932:	4013      	ands	r3, r2
 8007934:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	001a      	movs	r2, r3
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	18d3      	adds	r3, r2, r3
 8007944:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007946:	497a      	ldr	r1, [pc, #488]	@ (8007b30 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8007948:	430a      	orrs	r2, r1
 800794a:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	2224      	movs	r2, #36	@ 0x24
 8007950:	5c9b      	ldrb	r3, [r3, r2]
 8007952:	2b01      	cmp	r3, #1
 8007954:	d000      	beq.n	8007958 <HAL_PCD_EP_DB_Transmit+0x208>
 8007956:	e29c      	b.n	8007e92 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	695a      	ldr	r2, [r3, #20]
 800795c:	211e      	movs	r1, #30
 800795e:	187b      	adds	r3, r7, r1
 8007960:	881b      	ldrh	r3, [r3, #0]
 8007962:	18d2      	adds	r2, r2, r3
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	69da      	ldr	r2, [r3, #28]
 800796c:	187b      	adds	r3, r7, r1
 800796e:	881b      	ldrh	r3, [r3, #0]
 8007970:	18d2      	adds	r2, r2, r3
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	6a1a      	ldr	r2, [r3, #32]
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	691b      	ldr	r3, [r3, #16]
 800797e:	429a      	cmp	r2, r3
 8007980:	d309      	bcc.n	8007996 <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	6a1a      	ldr	r2, [r3, #32]
 800798c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800798e:	1ad2      	subs	r2, r2, r3
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	621a      	str	r2, [r3, #32]
 8007994:	e016      	b.n	80079c4 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	6a1b      	ldr	r3, [r3, #32]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d108      	bne.n	80079b0 <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 800799e:	231e      	movs	r3, #30
 80079a0:	18fb      	adds	r3, r7, r3
 80079a2:	881b      	ldrh	r3, [r3, #0]
 80079a4:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	2224      	movs	r2, #36	@ 0x24
 80079aa:	2100      	movs	r1, #0
 80079ac:	5499      	strb	r1, [r3, r2]
 80079ae:	e009      	b.n	80079c4 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	2224      	movs	r2, #36	@ 0x24
 80079b4:	2100      	movs	r1, #0
 80079b6:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	6a1b      	ldr	r3, [r3, #32]
 80079bc:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	2200      	movs	r2, #0
 80079c2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	785b      	ldrb	r3, [r3, #1]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d162      	bne.n	8007a92 <HAL_PCD_EP_DB_Transmit+0x342>
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	00db      	lsls	r3, r3, #3
 80079d2:	4a55      	ldr	r2, [pc, #340]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80079d4:	4694      	mov	ip, r2
 80079d6:	4463      	add	r3, ip
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	00db      	lsls	r3, r3, #3
 80079e0:	4951      	ldr	r1, [pc, #324]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80079e2:	468c      	mov	ip, r1
 80079e4:	4463      	add	r3, ip
 80079e6:	0192      	lsls	r2, r2, #6
 80079e8:	0992      	lsrs	r2, r2, #6
 80079ea:	601a      	str	r2, [r3, #0]
 80079ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ee:	2b3e      	cmp	r3, #62	@ 0x3e
 80079f0:	d91e      	bls.n	8007a30 <HAL_PCD_EP_DB_Transmit+0x2e0>
 80079f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f4:	095b      	lsrs	r3, r3, #5
 80079f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079fa:	221f      	movs	r2, #31
 80079fc:	4013      	ands	r3, r2
 80079fe:	d102      	bne.n	8007a06 <HAL_PCD_EP_DB_Transmit+0x2b6>
 8007a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a02:	3b01      	subs	r3, #1
 8007a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	781b      	ldrb	r3, [r3, #0]
 8007a0a:	00db      	lsls	r3, r3, #3
 8007a0c:	4a46      	ldr	r2, [pc, #280]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007a0e:	4694      	mov	ip, r2
 8007a10:	4463      	add	r3, ip
 8007a12:	681a      	ldr	r2, [r3, #0]
 8007a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a16:	069b      	lsls	r3, r3, #26
 8007a18:	431a      	orrs	r2, r3
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	00db      	lsls	r3, r3, #3
 8007a20:	4941      	ldr	r1, [pc, #260]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007a22:	468c      	mov	ip, r1
 8007a24:	4463      	add	r3, ip
 8007a26:	2180      	movs	r1, #128	@ 0x80
 8007a28:	0609      	lsls	r1, r1, #24
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	e055      	b.n	8007adc <HAL_PCD_EP_DB_Transmit+0x38c>
 8007a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d111      	bne.n	8007a5a <HAL_PCD_EP_DB_Transmit+0x30a>
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	781b      	ldrb	r3, [r3, #0]
 8007a3a:	00db      	lsls	r3, r3, #3
 8007a3c:	4a3a      	ldr	r2, [pc, #232]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007a3e:	4694      	mov	ip, r2
 8007a40:	4463      	add	r3, ip
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	00db      	lsls	r3, r3, #3
 8007a4a:	4937      	ldr	r1, [pc, #220]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007a4c:	468c      	mov	ip, r1
 8007a4e:	4463      	add	r3, ip
 8007a50:	2180      	movs	r1, #128	@ 0x80
 8007a52:	0609      	lsls	r1, r1, #24
 8007a54:	430a      	orrs	r2, r1
 8007a56:	601a      	str	r2, [r3, #0]
 8007a58:	e040      	b.n	8007adc <HAL_PCD_EP_DB_Transmit+0x38c>
 8007a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a5c:	085b      	lsrs	r3, r3, #1
 8007a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a62:	2201      	movs	r2, #1
 8007a64:	4013      	ands	r3, r2
 8007a66:	d002      	beq.n	8007a6e <HAL_PCD_EP_DB_Transmit+0x31e>
 8007a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	00db      	lsls	r3, r3, #3
 8007a74:	4a2c      	ldr	r2, [pc, #176]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007a76:	4694      	mov	ip, r2
 8007a78:	4463      	add	r3, ip
 8007a7a:	6819      	ldr	r1, [r3, #0]
 8007a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a7e:	069a      	lsls	r2, r3, #26
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	781b      	ldrb	r3, [r3, #0]
 8007a84:	00db      	lsls	r3, r3, #3
 8007a86:	4828      	ldr	r0, [pc, #160]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007a88:	4684      	mov	ip, r0
 8007a8a:	4463      	add	r3, ip
 8007a8c:	430a      	orrs	r2, r1
 8007a8e:	601a      	str	r2, [r3, #0]
 8007a90:	e024      	b.n	8007adc <HAL_PCD_EP_DB_Transmit+0x38c>
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	785b      	ldrb	r3, [r3, #1]
 8007a96:	2b01      	cmp	r3, #1
 8007a98:	d120      	bne.n	8007adc <HAL_PCD_EP_DB_Transmit+0x38c>
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	781b      	ldrb	r3, [r3, #0]
 8007a9e:	00db      	lsls	r3, r3, #3
 8007aa0:	4a21      	ldr	r2, [pc, #132]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007aa2:	4694      	mov	ip, r2
 8007aa4:	4463      	add	r3, ip
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	00db      	lsls	r3, r3, #3
 8007aae:	491e      	ldr	r1, [pc, #120]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007ab0:	468c      	mov	ip, r1
 8007ab2:	4463      	add	r3, ip
 8007ab4:	0412      	lsls	r2, r2, #16
 8007ab6:	0c12      	lsrs	r2, r2, #16
 8007ab8:	601a      	str	r2, [r3, #0]
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	781b      	ldrb	r3, [r3, #0]
 8007abe:	00db      	lsls	r3, r3, #3
 8007ac0:	4a19      	ldr	r2, [pc, #100]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007ac2:	4694      	mov	ip, r2
 8007ac4:	4463      	add	r3, ip
 8007ac6:	6819      	ldr	r1, [r3, #0]
 8007ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aca:	041a      	lsls	r2, r3, #16
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	781b      	ldrb	r3, [r3, #0]
 8007ad0:	00db      	lsls	r3, r3, #3
 8007ad2:	4815      	ldr	r0, [pc, #84]	@ (8007b28 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8007ad4:	4684      	mov	ip, r0
 8007ad6:	4463      	add	r3, ip
 8007ad8:	430a      	orrs	r2, r1
 8007ada:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6818      	ldr	r0, [r3, #0]
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	6959      	ldr	r1, [r3, #20]
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	891a      	ldrh	r2, [r3, #8]
 8007ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	f005 fc24 	bl	800d338 <USB_WritePMA>
 8007af0:	e1cf      	b.n	8007e92 <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	251e      	movs	r5, #30
 8007afc:	197c      	adds	r4, r7, r5
 8007afe:	0019      	movs	r1, r3
 8007b00:	0010      	movs	r0, r2
 8007b02:	f7fe fd39 	bl	8006578 <PCD_GET_EP_DBUF1_CNT>
 8007b06:	0003      	movs	r3, r0
 8007b08:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	699a      	ldr	r2, [r3, #24]
 8007b0e:	197b      	adds	r3, r7, r5
 8007b10:	881b      	ldrh	r3, [r3, #0]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d30e      	bcc.n	8007b34 <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	699a      	ldr	r2, [r3, #24]
 8007b1a:	197b      	adds	r3, r7, r5
 8007b1c:	881b      	ldrh	r3, [r3, #0]
 8007b1e:	1ad2      	subs	r2, r2, r3
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	619a      	str	r2, [r3, #24]
 8007b24:	e009      	b.n	8007b3a <HAL_PCD_EP_DB_Transmit+0x3ea>
 8007b26:	46c0      	nop			@ (mov r8, r8)
 8007b28:	40009800 	.word	0x40009800
 8007b2c:	07ff8f8f 	.word	0x07ff8f8f
 8007b30:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	2200      	movs	r2, #0
 8007b38:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	699b      	ldr	r3, [r3, #24]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d000      	beq.n	8007b44 <HAL_PCD_EP_DB_Transmit+0x3f4>
 8007b42:	e0b2      	b.n	8007caa <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	785b      	ldrb	r3, [r3, #1]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d121      	bne.n	8007b90 <HAL_PCD_EP_DB_Transmit+0x440>
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	781b      	ldrb	r3, [r3, #0]
 8007b50:	00db      	lsls	r3, r3, #3
 8007b52:	4ab5      	ldr	r2, [pc, #724]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007b54:	4694      	mov	ip, r2
 8007b56:	4463      	add	r3, ip
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	781b      	ldrb	r3, [r3, #0]
 8007b5e:	00db      	lsls	r3, r3, #3
 8007b60:	49b1      	ldr	r1, [pc, #708]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007b62:	468c      	mov	ip, r1
 8007b64:	4463      	add	r3, ip
 8007b66:	0192      	lsls	r2, r2, #6
 8007b68:	0992      	lsrs	r2, r2, #6
 8007b6a:	601a      	str	r2, [r3, #0]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	00db      	lsls	r3, r3, #3
 8007b72:	4aad      	ldr	r2, [pc, #692]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007b74:	4694      	mov	ip, r2
 8007b76:	4463      	add	r3, ip
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	781b      	ldrb	r3, [r3, #0]
 8007b7e:	00db      	lsls	r3, r3, #3
 8007b80:	49a9      	ldr	r1, [pc, #676]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007b82:	468c      	mov	ip, r1
 8007b84:	4463      	add	r3, ip
 8007b86:	2180      	movs	r1, #128	@ 0x80
 8007b88:	0609      	lsls	r1, r1, #24
 8007b8a:	430a      	orrs	r2, r1
 8007b8c:	601a      	str	r2, [r3, #0]
 8007b8e:	e020      	b.n	8007bd2 <HAL_PCD_EP_DB_Transmit+0x482>
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	785b      	ldrb	r3, [r3, #1]
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d11c      	bne.n	8007bd2 <HAL_PCD_EP_DB_Transmit+0x482>
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	00db      	lsls	r3, r3, #3
 8007b9e:	4aa2      	ldr	r2, [pc, #648]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007ba0:	4694      	mov	ip, r2
 8007ba2:	4463      	add	r3, ip
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	00db      	lsls	r3, r3, #3
 8007bac:	499e      	ldr	r1, [pc, #632]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007bae:	468c      	mov	ip, r1
 8007bb0:	4463      	add	r3, ip
 8007bb2:	0412      	lsls	r2, r2, #16
 8007bb4:	0c12      	lsrs	r2, r2, #16
 8007bb6:	601a      	str	r2, [r3, #0]
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	00db      	lsls	r3, r3, #3
 8007bbe:	4a9a      	ldr	r2, [pc, #616]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007bc0:	189a      	adds	r2, r3, r2
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	00db      	lsls	r3, r3, #3
 8007bc8:	4997      	ldr	r1, [pc, #604]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007bca:	468c      	mov	ip, r1
 8007bcc:	4463      	add	r3, ip
 8007bce:	6812      	ldr	r2, [r2, #0]
 8007bd0:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	785b      	ldrb	r3, [r3, #1]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d121      	bne.n	8007c1e <HAL_PCD_EP_DB_Transmit+0x4ce>
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	781b      	ldrb	r3, [r3, #0]
 8007bde:	00db      	lsls	r3, r3, #3
 8007be0:	4a91      	ldr	r2, [pc, #580]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007be2:	4694      	mov	ip, r2
 8007be4:	4463      	add	r3, ip
 8007be6:	685a      	ldr	r2, [r3, #4]
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	781b      	ldrb	r3, [r3, #0]
 8007bec:	00db      	lsls	r3, r3, #3
 8007bee:	498e      	ldr	r1, [pc, #568]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007bf0:	468c      	mov	ip, r1
 8007bf2:	4463      	add	r3, ip
 8007bf4:	0192      	lsls	r2, r2, #6
 8007bf6:	0992      	lsrs	r2, r2, #6
 8007bf8:	605a      	str	r2, [r3, #4]
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	00db      	lsls	r3, r3, #3
 8007c00:	4a89      	ldr	r2, [pc, #548]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007c02:	4694      	mov	ip, r2
 8007c04:	4463      	add	r3, ip
 8007c06:	685a      	ldr	r2, [r3, #4]
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	00db      	lsls	r3, r3, #3
 8007c0e:	4986      	ldr	r1, [pc, #536]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007c10:	468c      	mov	ip, r1
 8007c12:	4463      	add	r3, ip
 8007c14:	2180      	movs	r1, #128	@ 0x80
 8007c16:	0609      	lsls	r1, r1, #24
 8007c18:	430a      	orrs	r2, r1
 8007c1a:	605a      	str	r2, [r3, #4]
 8007c1c:	e020      	b.n	8007c60 <HAL_PCD_EP_DB_Transmit+0x510>
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	785b      	ldrb	r3, [r3, #1]
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d11c      	bne.n	8007c60 <HAL_PCD_EP_DB_Transmit+0x510>
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	00db      	lsls	r3, r3, #3
 8007c2c:	4a7e      	ldr	r2, [pc, #504]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007c2e:	4694      	mov	ip, r2
 8007c30:	4463      	add	r3, ip
 8007c32:	685a      	ldr	r2, [r3, #4]
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	00db      	lsls	r3, r3, #3
 8007c3a:	497b      	ldr	r1, [pc, #492]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007c3c:	468c      	mov	ip, r1
 8007c3e:	4463      	add	r3, ip
 8007c40:	0412      	lsls	r2, r2, #16
 8007c42:	0c12      	lsrs	r2, r2, #16
 8007c44:	605a      	str	r2, [r3, #4]
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	781b      	ldrb	r3, [r3, #0]
 8007c4a:	00db      	lsls	r3, r3, #3
 8007c4c:	4a76      	ldr	r2, [pc, #472]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007c4e:	189a      	adds	r2, r3, r2
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	00db      	lsls	r3, r3, #3
 8007c56:	4974      	ldr	r1, [pc, #464]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007c58:	468c      	mov	ip, r1
 8007c5a:	4463      	add	r3, ip
 8007c5c:	6852      	ldr	r2, [r2, #4]
 8007c5e:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	781a      	ldrb	r2, [r3, #0]
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	0011      	movs	r1, r2
 8007c68:	0018      	movs	r0, r3
 8007c6a:	f008 f959 	bl	800ff20 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007c6e:	1dbb      	adds	r3, r7, #6
 8007c70:	881a      	ldrh	r2, [r3, #0]
 8007c72:	2380      	movs	r3, #128	@ 0x80
 8007c74:	01db      	lsls	r3, r3, #7
 8007c76:	4013      	ands	r3, r2
 8007c78:	d000      	beq.n	8007c7c <HAL_PCD_EP_DB_Transmit+0x52c>
 8007c7a:	e10a      	b.n	8007e92 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	001a      	movs	r2, r3
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	18d3      	adds	r3, r2, r3
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a67      	ldr	r2, [pc, #412]	@ (8007e2c <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8007c8e:	4013      	ands	r3, r2
 8007c90:	623b      	str	r3, [r7, #32]
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	001a      	movs	r2, r3
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	781b      	ldrb	r3, [r3, #0]
 8007c9c:	009b      	lsls	r3, r3, #2
 8007c9e:	18d3      	adds	r3, r2, r3
 8007ca0:	6a3a      	ldr	r2, [r7, #32]
 8007ca2:	4963      	ldr	r1, [pc, #396]	@ (8007e30 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 8007ca4:	430a      	orrs	r2, r1
 8007ca6:	601a      	str	r2, [r3, #0]
 8007ca8:	e0f3      	b.n	8007e92 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007caa:	1dbb      	adds	r3, r7, #6
 8007cac:	881a      	ldrh	r2, [r3, #0]
 8007cae:	2380      	movs	r3, #128	@ 0x80
 8007cb0:	01db      	lsls	r3, r3, #7
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	d115      	bne.n	8007ce2 <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	001a      	movs	r2, r3
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	009b      	lsls	r3, r3, #2
 8007cc2:	18d3      	adds	r3, r2, r3
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a59      	ldr	r2, [pc, #356]	@ (8007e2c <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8007cc8:	4013      	ands	r3, r2
 8007cca:	617b      	str	r3, [r7, #20]
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	001a      	movs	r2, r3
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	18d3      	adds	r3, r2, r3
 8007cda:	697a      	ldr	r2, [r7, #20]
 8007cdc:	4954      	ldr	r1, [pc, #336]	@ (8007e30 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 8007cde:	430a      	orrs	r2, r1
 8007ce0:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	2224      	movs	r2, #36	@ 0x24
 8007ce6:	5c9b      	ldrb	r3, [r3, r2]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d000      	beq.n	8007cee <HAL_PCD_EP_DB_Transmit+0x59e>
 8007cec:	e0d1      	b.n	8007e92 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	695a      	ldr	r2, [r3, #20]
 8007cf2:	211e      	movs	r1, #30
 8007cf4:	187b      	adds	r3, r7, r1
 8007cf6:	881b      	ldrh	r3, [r3, #0]
 8007cf8:	18d2      	adds	r2, r2, r3
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	69da      	ldr	r2, [r3, #28]
 8007d02:	187b      	adds	r3, r7, r1
 8007d04:	881b      	ldrh	r3, [r3, #0]
 8007d06:	18d2      	adds	r2, r2, r3
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	6a1a      	ldr	r2, [r3, #32]
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	691b      	ldr	r3, [r3, #16]
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d309      	bcc.n	8007d2c <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	691b      	ldr	r3, [r3, #16]
 8007d1c:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	6a1a      	ldr	r2, [r3, #32]
 8007d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d24:	1ad2      	subs	r2, r2, r3
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	621a      	str	r2, [r3, #32]
 8007d2a:	e016      	b.n	8007d5a <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	6a1b      	ldr	r3, [r3, #32]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d108      	bne.n	8007d46 <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 8007d34:	231e      	movs	r3, #30
 8007d36:	18fb      	adds	r3, r7, r3
 8007d38:	881b      	ldrh	r3, [r3, #0]
 8007d3a:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	2224      	movs	r2, #36	@ 0x24
 8007d40:	2100      	movs	r1, #0
 8007d42:	5499      	strb	r1, [r3, r2]
 8007d44:	e009      	b.n	8007d5a <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	6a1b      	ldr	r3, [r3, #32]
 8007d4a:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	2224      	movs	r2, #36	@ 0x24
 8007d56:	2100      	movs	r1, #0
 8007d58:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	785b      	ldrb	r3, [r3, #1]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d168      	bne.n	8007e34 <HAL_PCD_EP_DB_Transmit+0x6e4>
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	781b      	ldrb	r3, [r3, #0]
 8007d66:	00db      	lsls	r3, r3, #3
 8007d68:	4a2f      	ldr	r2, [pc, #188]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007d6a:	4694      	mov	ip, r2
 8007d6c:	4463      	add	r3, ip
 8007d6e:	685a      	ldr	r2, [r3, #4]
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	00db      	lsls	r3, r3, #3
 8007d76:	492c      	ldr	r1, [pc, #176]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007d78:	468c      	mov	ip, r1
 8007d7a:	4463      	add	r3, ip
 8007d7c:	0192      	lsls	r2, r2, #6
 8007d7e:	0992      	lsrs	r2, r2, #6
 8007d80:	605a      	str	r2, [r3, #4]
 8007d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d84:	2b3e      	cmp	r3, #62	@ 0x3e
 8007d86:	d91e      	bls.n	8007dc6 <HAL_PCD_EP_DB_Transmit+0x676>
 8007d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8a:	095b      	lsrs	r3, r3, #5
 8007d8c:	61bb      	str	r3, [r7, #24]
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d90:	221f      	movs	r2, #31
 8007d92:	4013      	ands	r3, r2
 8007d94:	d102      	bne.n	8007d9c <HAL_PCD_EP_DB_Transmit+0x64c>
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	61bb      	str	r3, [r7, #24]
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	781b      	ldrb	r3, [r3, #0]
 8007da0:	00db      	lsls	r3, r3, #3
 8007da2:	4a21      	ldr	r2, [pc, #132]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007da4:	4694      	mov	ip, r2
 8007da6:	4463      	add	r3, ip
 8007da8:	685a      	ldr	r2, [r3, #4]
 8007daa:	69bb      	ldr	r3, [r7, #24]
 8007dac:	069b      	lsls	r3, r3, #26
 8007dae:	431a      	orrs	r2, r3
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	00db      	lsls	r3, r3, #3
 8007db6:	491c      	ldr	r1, [pc, #112]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007db8:	468c      	mov	ip, r1
 8007dba:	4463      	add	r3, ip
 8007dbc:	2180      	movs	r1, #128	@ 0x80
 8007dbe:	0609      	lsls	r1, r1, #24
 8007dc0:	430a      	orrs	r2, r1
 8007dc2:	605a      	str	r2, [r3, #4]
 8007dc4:	e05b      	b.n	8007e7e <HAL_PCD_EP_DB_Transmit+0x72e>
 8007dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d111      	bne.n	8007df0 <HAL_PCD_EP_DB_Transmit+0x6a0>
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	781b      	ldrb	r3, [r3, #0]
 8007dd0:	00db      	lsls	r3, r3, #3
 8007dd2:	4a15      	ldr	r2, [pc, #84]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007dd4:	4694      	mov	ip, r2
 8007dd6:	4463      	add	r3, ip
 8007dd8:	685a      	ldr	r2, [r3, #4]
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	00db      	lsls	r3, r3, #3
 8007de0:	4911      	ldr	r1, [pc, #68]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007de2:	468c      	mov	ip, r1
 8007de4:	4463      	add	r3, ip
 8007de6:	2180      	movs	r1, #128	@ 0x80
 8007de8:	0609      	lsls	r1, r1, #24
 8007dea:	430a      	orrs	r2, r1
 8007dec:	605a      	str	r2, [r3, #4]
 8007dee:	e046      	b.n	8007e7e <HAL_PCD_EP_DB_Transmit+0x72e>
 8007df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df2:	085b      	lsrs	r3, r3, #1
 8007df4:	61bb      	str	r3, [r7, #24]
 8007df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df8:	2201      	movs	r2, #1
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	d002      	beq.n	8007e04 <HAL_PCD_EP_DB_Transmit+0x6b4>
 8007dfe:	69bb      	ldr	r3, [r7, #24]
 8007e00:	3301      	adds	r3, #1
 8007e02:	61bb      	str	r3, [r7, #24]
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	00db      	lsls	r3, r3, #3
 8007e0a:	4a07      	ldr	r2, [pc, #28]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007e0c:	4694      	mov	ip, r2
 8007e0e:	4463      	add	r3, ip
 8007e10:	6859      	ldr	r1, [r3, #4]
 8007e12:	69bb      	ldr	r3, [r7, #24]
 8007e14:	069a      	lsls	r2, r3, #26
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	781b      	ldrb	r3, [r3, #0]
 8007e1a:	00db      	lsls	r3, r3, #3
 8007e1c:	4802      	ldr	r0, [pc, #8]	@ (8007e28 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8007e1e:	4684      	mov	ip, r0
 8007e20:	4463      	add	r3, ip
 8007e22:	430a      	orrs	r2, r1
 8007e24:	605a      	str	r2, [r3, #4]
 8007e26:	e02a      	b.n	8007e7e <HAL_PCD_EP_DB_Transmit+0x72e>
 8007e28:	40009800 	.word	0x40009800
 8007e2c:	07ff8f8f 	.word	0x07ff8f8f
 8007e30:	0000c080 	.word	0x0000c080
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	785b      	ldrb	r3, [r3, #1]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d120      	bne.n	8007e7e <HAL_PCD_EP_DB_Transmit+0x72e>
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	00db      	lsls	r3, r3, #3
 8007e42:	4a25      	ldr	r2, [pc, #148]	@ (8007ed8 <HAL_PCD_EP_DB_Transmit+0x788>)
 8007e44:	4694      	mov	ip, r2
 8007e46:	4463      	add	r3, ip
 8007e48:	685a      	ldr	r2, [r3, #4]
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	781b      	ldrb	r3, [r3, #0]
 8007e4e:	00db      	lsls	r3, r3, #3
 8007e50:	4921      	ldr	r1, [pc, #132]	@ (8007ed8 <HAL_PCD_EP_DB_Transmit+0x788>)
 8007e52:	468c      	mov	ip, r1
 8007e54:	4463      	add	r3, ip
 8007e56:	0412      	lsls	r2, r2, #16
 8007e58:	0c12      	lsrs	r2, r2, #16
 8007e5a:	605a      	str	r2, [r3, #4]
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	781b      	ldrb	r3, [r3, #0]
 8007e60:	00db      	lsls	r3, r3, #3
 8007e62:	4a1d      	ldr	r2, [pc, #116]	@ (8007ed8 <HAL_PCD_EP_DB_Transmit+0x788>)
 8007e64:	4694      	mov	ip, r2
 8007e66:	4463      	add	r3, ip
 8007e68:	6859      	ldr	r1, [r3, #4]
 8007e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e6c:	041a      	lsls	r2, r3, #16
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	00db      	lsls	r3, r3, #3
 8007e74:	4818      	ldr	r0, [pc, #96]	@ (8007ed8 <HAL_PCD_EP_DB_Transmit+0x788>)
 8007e76:	4684      	mov	ip, r0
 8007e78:	4463      	add	r3, ip
 8007e7a:	430a      	orrs	r2, r1
 8007e7c:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	6818      	ldr	r0, [r3, #0]
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	6959      	ldr	r1, [r3, #20]
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	895a      	ldrh	r2, [r3, #10]
 8007e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e8c:	b29b      	uxth	r3, r3
 8007e8e:	f005 fa53 	bl	800d338 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	001a      	movs	r2, r3
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	18d3      	adds	r3, r2, r3
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a0e      	ldr	r2, [pc, #56]	@ (8007edc <HAL_PCD_EP_DB_Transmit+0x78c>)
 8007ea4:	4013      	ands	r3, r2
 8007ea6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eaa:	2210      	movs	r2, #16
 8007eac:	4053      	eors	r3, r2
 8007eae:	633b      	str	r3, [r7, #48]	@ 0x30
 8007eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb2:	2220      	movs	r2, #32
 8007eb4:	4053      	eors	r3, r2
 8007eb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	001a      	movs	r2, r3
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	18d3      	adds	r3, r2, r3
 8007ec6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ec8:	4905      	ldr	r1, [pc, #20]	@ (8007ee0 <HAL_PCD_EP_DB_Transmit+0x790>)
 8007eca:	430a      	orrs	r2, r1
 8007ecc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	0018      	movs	r0, r3
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	b00e      	add	sp, #56	@ 0x38
 8007ed6:	bdb0      	pop	{r4, r5, r7, pc}
 8007ed8:	40009800 	.word	0x40009800
 8007edc:	07ff8fbf 	.word	0x07ff8fbf
 8007ee0:	00008080 	.word	0x00008080

08007ee4 <HAL_PCDEx_PMAConfig>:
 * @retval HAL status
 */

HAL_StatusTypeDef HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
		uint16_t ep_kind, uint32_t pmaadress)
{
 8007ee4:	b590      	push	{r4, r7, lr}
 8007ee6:	b087      	sub	sp, #28
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	0008      	movs	r0, r1
 8007eee:	0011      	movs	r1, r2
 8007ef0:	607b      	str	r3, [r7, #4]
 8007ef2:	240a      	movs	r4, #10
 8007ef4:	193b      	adds	r3, r7, r4
 8007ef6:	1c02      	adds	r2, r0, #0
 8007ef8:	801a      	strh	r2, [r3, #0]
 8007efa:	2308      	movs	r3, #8
 8007efc:	18fb      	adds	r3, r7, r3
 8007efe:	1c0a      	adds	r2, r1, #0
 8007f00:	801a      	strh	r2, [r3, #0]
	PCD_EPTypeDef *ep;

	/* initialize ep structure*/
	if ((0x80U & ep_addr) == 0x80U)
 8007f02:	0021      	movs	r1, r4
 8007f04:	187b      	adds	r3, r7, r1
 8007f06:	881b      	ldrh	r3, [r3, #0]
 8007f08:	2280      	movs	r2, #128	@ 0x80
 8007f0a:	4013      	ands	r3, r2
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d00d      	beq.n	8007f2e <HAL_PCDEx_PMAConfig+0x4a>
	{
		ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007f12:	187b      	adds	r3, r7, r1
 8007f14:	881b      	ldrh	r3, [r3, #0]
 8007f16:	2207      	movs	r2, #7
 8007f18:	401a      	ands	r2, r3
 8007f1a:	0013      	movs	r3, r2
 8007f1c:	009b      	lsls	r3, r3, #2
 8007f1e:	189b      	adds	r3, r3, r2
 8007f20:	00db      	lsls	r3, r3, #3
 8007f22:	3310      	adds	r3, #16
 8007f24:	68fa      	ldr	r2, [r7, #12]
 8007f26:	18d3      	adds	r3, r2, r3
 8007f28:	3304      	adds	r3, #4
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	e00c      	b.n	8007f48 <HAL_PCDEx_PMAConfig+0x64>
	}
	else
	{
		ep = &hpcd->OUT_ep[ep_addr];
 8007f2e:	230a      	movs	r3, #10
 8007f30:	18fb      	adds	r3, r7, r3
 8007f32:	881a      	ldrh	r2, [r3, #0]
 8007f34:	0013      	movs	r3, r2
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	189b      	adds	r3, r3, r2
 8007f3a:	00db      	lsls	r3, r3, #3
 8007f3c:	3351      	adds	r3, #81	@ 0x51
 8007f3e:	33ff      	adds	r3, #255	@ 0xff
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	18d3      	adds	r3, r2, r3
 8007f44:	3304      	adds	r3, #4
 8007f46:	617b      	str	r3, [r7, #20]
	}

	/* Here we check if the endpoint is single or double Buffer*/
	if (ep_kind == PCD_SNG_BUF)
 8007f48:	2308      	movs	r3, #8
 8007f4a:	18fb      	adds	r3, r7, r3
 8007f4c:	881b      	ldrh	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d107      	bne.n	8007f62 <HAL_PCDEx_PMAConfig+0x7e>
	{
		/* Single Buffer */
		ep->doublebuffer = 0U;
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	2200      	movs	r2, #0
 8007f56:	731a      	strb	r2, [r3, #12]
		/* Configure the PMA */
		ep->pmaadress = (uint16_t) pmaadress;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	b29a      	uxth	r2, r3
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	80da      	strh	r2, [r3, #6]
 8007f60:	e00b      	b.n	8007f7a <HAL_PCDEx_PMAConfig+0x96>
	}
#if (USE_USB_DOUBLE_BUFFER == 1U)
	else /* USB_DBL_BUF */
	{
		/* Double Buffer Endpoint */
		ep->doublebuffer = 1U;
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	2201      	movs	r2, #1
 8007f66:	731a      	strb	r2, [r3, #12]
		/* Configure the PMA */
		ep->pmaaddr0 = (uint16_t) (pmaadress & 0xFFFFU);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	b29a      	uxth	r2, r3
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	811a      	strh	r2, [r3, #8]
		ep->pmaaddr1 = (uint16_t) ((pmaadress & 0xFFFF0000U) >> 16);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	0c1b      	lsrs	r3, r3, #16
 8007f74:	b29a      	uxth	r2, r3
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	815a      	strh	r2, [r3, #10]
	}
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

	return HAL_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	0018      	movs	r0, r3
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	b007      	add	sp, #28
 8007f82:	bd90      	pop	{r4, r7, pc}

08007f84 <HAL_PCDEx_ActivateLPM>:
 * @brief  Activate LPM feature.
 * @param  hpcd PCD handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]

	USB_DRD_TypeDef *USBx = hpcd->Instance;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	60fb      	str	r3, [r7, #12]
	hpcd->lpm_active = 1U;
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	23b5      	movs	r3, #181	@ 0xb5
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	2101      	movs	r1, #1
 8007f9a:	50d1      	str	r1, [r2, r3]
	hpcd->LPM_State = LPM_L0;
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	23b3      	movs	r3, #179	@ 0xb3
 8007fa0:	009b      	lsls	r3, r3, #2
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	54d1      	strb	r1, [r2, r3]

	USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007faa:	2201      	movs	r2, #1
 8007fac:	431a      	orrs	r2, r3
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	655a      	str	r2, [r3, #84]	@ 0x54
	USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fb6:	2202      	movs	r2, #2
 8007fb8:	431a      	orrs	r2, r3
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	655a      	str	r2, [r3, #84]	@ 0x54

	return HAL_OK;
 8007fbe:	2300      	movs	r3, #0
}
 8007fc0:	0018      	movs	r0, r3
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	b004      	add	sp, #16
 8007fc6:	bd80      	pop	{r7, pc}

08007fc8 <HAL_PWREx_EnableVddUSB>:
 * @brief Enable VDDUSB supply.
 * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
 * @retval None
 */
void HAL_PWREx_EnableVddUSB(void)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	af00      	add	r7, sp, #0
	SET_BIT(PWR->CR2, PWR_CR2_USV);
 8007fcc:	4b04      	ldr	r3, [pc, #16]	@ (8007fe0 <HAL_PWREx_EnableVddUSB+0x18>)
 8007fce:	685a      	ldr	r2, [r3, #4]
 8007fd0:	4b03      	ldr	r3, [pc, #12]	@ (8007fe0 <HAL_PWREx_EnableVddUSB+0x18>)
 8007fd2:	2180      	movs	r1, #128	@ 0x80
 8007fd4:	00c9      	lsls	r1, r1, #3
 8007fd6:	430a      	orrs	r2, r1
 8007fd8:	605a      	str	r2, [r3, #4]
}
 8007fda:	46c0      	nop			@ (mov r8, r8)
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}
 8007fe0:	40007000 	.word	0x40007000

08007fe4 <HAL_PWREx_ControlVoltageScaling>:
 *        cleared before returning the status. If the flag is not cleared within
 *        6 microseconds, HAL_TIMEOUT status is reported.
 * @retval HAL Status
 */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
	uint32_t wait_loop_index;

	assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

	/* Modify voltage scaling range */
	MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007fec:	4b19      	ldr	r3, [pc, #100]	@ (8008054 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a19      	ldr	r2, [pc, #100]	@ (8008058 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007ff2:	4013      	ands	r3, r2
 8007ff4:	0019      	movs	r1, r3
 8007ff6:	4b17      	ldr	r3, [pc, #92]	@ (8008054 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	430a      	orrs	r2, r1
 8007ffc:	601a      	str	r2, [r3, #0]

	/* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
	if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	2380      	movs	r3, #128	@ 0x80
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	429a      	cmp	r2, r3
 8008006:	d11f      	bne.n	8008048 <HAL_PWREx_ControlVoltageScaling+0x64>
	{
		/* Set timeout value */
		wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock)
 8008008:	4b14      	ldr	r3, [pc, #80]	@ (800805c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	0013      	movs	r3, r2
 800800e:	005b      	lsls	r3, r3, #1
 8008010:	189b      	adds	r3, r3, r2
 8008012:	005b      	lsls	r3, r3, #1
				/ 1000000U) + 1U;
 8008014:	4912      	ldr	r1, [pc, #72]	@ (8008060 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8008016:	0018      	movs	r0, r3
 8008018:	f7f8 f89a 	bl	8000150 <__udivsi3>
 800801c:	0003      	movs	r3, r0
		wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock)
 800801e:	3301      	adds	r3, #1
 8008020:	60fb      	str	r3, [r7, #12]

		/* Wait until VOSF is reset */
		while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008022:	e008      	b.n	8008036 <HAL_PWREx_ControlVoltageScaling+0x52>
		{
			if (wait_loop_index != 0U)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d003      	beq.n	8008032 <HAL_PWREx_ControlVoltageScaling+0x4e>
			{
				wait_loop_index--;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	3b01      	subs	r3, #1
 800802e:	60fb      	str	r3, [r7, #12]
 8008030:	e001      	b.n	8008036 <HAL_PWREx_ControlVoltageScaling+0x52>
			}
			else
			{
				return HAL_TIMEOUT;
 8008032:	2303      	movs	r3, #3
 8008034:	e009      	b.n	800804a <HAL_PWREx_ControlVoltageScaling+0x66>
		while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008036:	4b07      	ldr	r3, [pc, #28]	@ (8008054 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008038:	695a      	ldr	r2, [r3, #20]
 800803a:	2380      	movs	r3, #128	@ 0x80
 800803c:	00db      	lsls	r3, r3, #3
 800803e:	401a      	ands	r2, r3
 8008040:	2380      	movs	r3, #128	@ 0x80
 8008042:	00db      	lsls	r3, r3, #3
 8008044:	429a      	cmp	r2, r3
 8008046:	d0ed      	beq.n	8008024 <HAL_PWREx_ControlVoltageScaling+0x40>
			}
		}
	}

	return HAL_OK;
 8008048:	2300      	movs	r3, #0
}
 800804a:	0018      	movs	r0, r3
 800804c:	46bd      	mov	sp, r7
 800804e:	b004      	add	sp, #16
 8008050:	bd80      	pop	{r7, pc}
 8008052:	46c0      	nop			@ (mov r8, r8)
 8008054:	40007000 	.word	0x40007000
 8008058:	fffff9ff 	.word	0xfffff9ff
 800805c:	2000001c 	.word	0x2000001c
 8008060:	000f4240 	.word	0x000f4240

08008064 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8008068:	4b03      	ldr	r3, [pc, #12]	@ (8008078 <LL_RCC_GetAPB1Prescaler+0x14>)
 800806a:	689a      	ldr	r2, [r3, #8]
 800806c:	23e0      	movs	r3, #224	@ 0xe0
 800806e:	01db      	lsls	r3, r3, #7
 8008070:	4013      	ands	r3, r2
}
 8008072:	0018      	movs	r0, r3
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}
 8008078:	40021000 	.word	0x40021000

0800807c <HAL_RCC_OscConfig>:
 *         supported by this function. User should request a transition to LSE Off
 *         first and then to LSE On or LSE Bypass.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b088      	sub	sp, #32
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;
	uint32_t temp_sysclksrc;
	uint32_t temp_pllckcfg;

	/* Check Null pointer */
	if (RCC_OscInitStruct == NULL)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d102      	bne.n	8008090 <HAL_RCC_OscConfig+0x14>
	{
		return HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	f000 fb50 	bl	8008730 <HAL_RCC_OscConfig+0x6b4>

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2201      	movs	r2, #1
 8008096:	4013      	ands	r3, r2
 8008098:	d100      	bne.n	800809c <HAL_RCC_OscConfig+0x20>
 800809a:	e07c      	b.n	8008196 <HAL_RCC_OscConfig+0x11a>
			== RCC_OSCILLATORTYPE_HSE)
	{
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

		temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800809c:	4bc3      	ldr	r3, [pc, #780]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 800809e:	689b      	ldr	r3, [r3, #8]
 80080a0:	2238      	movs	r2, #56	@ 0x38
 80080a2:	4013      	ands	r3, r2
 80080a4:	61bb      	str	r3, [r7, #24]
		temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80080a6:	4bc1      	ldr	r3, [pc, #772]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80080a8:	68db      	ldr	r3, [r3, #12]
 80080aa:	2203      	movs	r2, #3
 80080ac:	4013      	ands	r3, r2
 80080ae:	617b      	str	r3, [r7, #20]

		/* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
		if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80080b0:	69bb      	ldr	r3, [r7, #24]
 80080b2:	2b10      	cmp	r3, #16
 80080b4:	d102      	bne.n	80080bc <HAL_RCC_OscConfig+0x40>
				&& (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	2b03      	cmp	r3, #3
 80080ba:	d002      	beq.n	80080c2 <HAL_RCC_OscConfig+0x46>
				|| (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	2b08      	cmp	r3, #8
 80080c0:	d10b      	bne.n	80080da <HAL_RCC_OscConfig+0x5e>
		{
			if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80080c2:	4bba      	ldr	r3, [pc, #744]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	2380      	movs	r3, #128	@ 0x80
 80080c8:	029b      	lsls	r3, r3, #10
 80080ca:	4013      	ands	r3, r2
 80080cc:	d062      	beq.n	8008194 <HAL_RCC_OscConfig+0x118>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d15e      	bne.n	8008194 <HAL_RCC_OscConfig+0x118>
			{
				return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e32a      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
			}
		}
		else
		{
			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	685a      	ldr	r2, [r3, #4]
 80080de:	2380      	movs	r3, #128	@ 0x80
 80080e0:	025b      	lsls	r3, r3, #9
 80080e2:	429a      	cmp	r2, r3
 80080e4:	d107      	bne.n	80080f6 <HAL_RCC_OscConfig+0x7a>
 80080e6:	4bb1      	ldr	r3, [pc, #708]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	4bb0      	ldr	r3, [pc, #704]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80080ec:	2180      	movs	r1, #128	@ 0x80
 80080ee:	0249      	lsls	r1, r1, #9
 80080f0:	430a      	orrs	r2, r1
 80080f2:	601a      	str	r2, [r3, #0]
 80080f4:	e020      	b.n	8008138 <HAL_RCC_OscConfig+0xbc>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	685a      	ldr	r2, [r3, #4]
 80080fa:	23a0      	movs	r3, #160	@ 0xa0
 80080fc:	02db      	lsls	r3, r3, #11
 80080fe:	429a      	cmp	r2, r3
 8008100:	d10e      	bne.n	8008120 <HAL_RCC_OscConfig+0xa4>
 8008102:	4baa      	ldr	r3, [pc, #680]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	4ba9      	ldr	r3, [pc, #676]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008108:	2180      	movs	r1, #128	@ 0x80
 800810a:	02c9      	lsls	r1, r1, #11
 800810c:	430a      	orrs	r2, r1
 800810e:	601a      	str	r2, [r3, #0]
 8008110:	4ba6      	ldr	r3, [pc, #664]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	4ba5      	ldr	r3, [pc, #660]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008116:	2180      	movs	r1, #128	@ 0x80
 8008118:	0249      	lsls	r1, r1, #9
 800811a:	430a      	orrs	r2, r1
 800811c:	601a      	str	r2, [r3, #0]
 800811e:	e00b      	b.n	8008138 <HAL_RCC_OscConfig+0xbc>
 8008120:	4ba2      	ldr	r3, [pc, #648]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	4ba1      	ldr	r3, [pc, #644]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008126:	49a2      	ldr	r1, [pc, #648]	@ (80083b0 <HAL_RCC_OscConfig+0x334>)
 8008128:	400a      	ands	r2, r1
 800812a:	601a      	str	r2, [r3, #0]
 800812c:	4b9f      	ldr	r3, [pc, #636]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 800812e:	681a      	ldr	r2, [r3, #0]
 8008130:	4b9e      	ldr	r3, [pc, #632]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008132:	49a0      	ldr	r1, [pc, #640]	@ (80083b4 <HAL_RCC_OscConfig+0x338>)
 8008134:	400a      	ands	r2, r1
 8008136:	601a      	str	r2, [r3, #0]

			/* Check the HSE State */
			if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d014      	beq.n	800816a <HAL_RCC_OscConfig+0xee>
			{
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8008140:	f7fc fb80 	bl	8004844 <HAL_GetTick>
 8008144:	0003      	movs	r3, r0
 8008146:	613b      	str	r3, [r7, #16]

				/* Wait till HSE is ready */
				while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008148:	e008      	b.n	800815c <HAL_RCC_OscConfig+0xe0>
				{
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800814a:	f7fc fb7b 	bl	8004844 <HAL_GetTick>
 800814e:	0002      	movs	r2, r0
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	1ad3      	subs	r3, r2, r3
 8008154:	2b64      	cmp	r3, #100	@ 0x64
 8008156:	d901      	bls.n	800815c <HAL_RCC_OscConfig+0xe0>
					{
						return HAL_TIMEOUT;
 8008158:	2303      	movs	r3, #3
 800815a:	e2e9      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800815c:	4b93      	ldr	r3, [pc, #588]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	2380      	movs	r3, #128	@ 0x80
 8008162:	029b      	lsls	r3, r3, #10
 8008164:	4013      	ands	r3, r2
 8008166:	d0f0      	beq.n	800814a <HAL_RCC_OscConfig+0xce>
 8008168:	e015      	b.n	8008196 <HAL_RCC_OscConfig+0x11a>
				}
			}
			else
			{
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800816a:	f7fc fb6b 	bl	8004844 <HAL_GetTick>
 800816e:	0003      	movs	r3, r0
 8008170:	613b      	str	r3, [r7, #16]

				/* Wait till HSE is disabled */
				while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008172:	e008      	b.n	8008186 <HAL_RCC_OscConfig+0x10a>
				{
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008174:	f7fc fb66 	bl	8004844 <HAL_GetTick>
 8008178:	0002      	movs	r2, r0
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	1ad3      	subs	r3, r2, r3
 800817e:	2b64      	cmp	r3, #100	@ 0x64
 8008180:	d901      	bls.n	8008186 <HAL_RCC_OscConfig+0x10a>
					{
						return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e2d4      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008186:	4b89      	ldr	r3, [pc, #548]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	2380      	movs	r3, #128	@ 0x80
 800818c:	029b      	lsls	r3, r3, #10
 800818e:	4013      	ands	r3, r2
 8008190:	d1f0      	bne.n	8008174 <HAL_RCC_OscConfig+0xf8>
 8008192:	e000      	b.n	8008196 <HAL_RCC_OscConfig+0x11a>
			if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008194:	46c0      	nop			@ (mov r8, r8)
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	2202      	movs	r2, #2
 800819c:	4013      	ands	r3, r2
 800819e:	d100      	bne.n	80081a2 <HAL_RCC_OscConfig+0x126>
 80081a0:	e099      	b.n	80082d6 <HAL_RCC_OscConfig+0x25a>
		assert_param(
				IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
		assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

		/* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
		temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80081a2:	4b82      	ldr	r3, [pc, #520]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	2238      	movs	r2, #56	@ 0x38
 80081a8:	4013      	ands	r3, r2
 80081aa:	61bb      	str	r3, [r7, #24]
		temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80081ac:	4b7f      	ldr	r3, [pc, #508]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80081ae:	68db      	ldr	r3, [r3, #12]
 80081b0:	2203      	movs	r2, #3
 80081b2:	4013      	ands	r3, r2
 80081b4:	617b      	str	r3, [r7, #20]
		if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80081b6:	69bb      	ldr	r3, [r7, #24]
 80081b8:	2b10      	cmp	r3, #16
 80081ba:	d102      	bne.n	80081c2 <HAL_RCC_OscConfig+0x146>
				&& (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	2b02      	cmp	r3, #2
 80081c0:	d002      	beq.n	80081c8 <HAL_RCC_OscConfig+0x14c>
				|| (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d135      	bne.n	8008234 <HAL_RCC_OscConfig+0x1b8>
		{
			/* When HSI is used as system clock or as PLL input clock it can not be disabled */
			if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80081c8:	4b78      	ldr	r3, [pc, #480]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	2380      	movs	r3, #128	@ 0x80
 80081ce:	00db      	lsls	r3, r3, #3
 80081d0:	4013      	ands	r3, r2
 80081d2:	d005      	beq.n	80081e0 <HAL_RCC_OscConfig+0x164>
					&& (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d101      	bne.n	80081e0 <HAL_RCC_OscConfig+0x164>
			{
				return HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
 80081de:	e2a7      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
			}
			/* Otherwise, just the calibration is allowed */
			else
			{
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 80081e0:	4b72      	ldr	r3, [pc, #456]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	4a74      	ldr	r2, [pc, #464]	@ (80083b8 <HAL_RCC_OscConfig+0x33c>)
 80081e6:	4013      	ands	r3, r2
 80081e8:	0019      	movs	r1, r3
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	695b      	ldr	r3, [r3, #20]
 80081ee:	021a      	lsls	r2, r3, #8
 80081f0:	4b6e      	ldr	r3, [pc, #440]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80081f2:	430a      	orrs	r2, r1
 80081f4:	605a      	str	r2, [r3, #4]
						RCC_OscInitStruct->HSICalibrationValue);

				if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d112      	bne.n	8008222 <HAL_RCC_OscConfig+0x1a6>
				{
					/* Adjust the HSI16 division factor */
					__HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80081fc:	4b6b      	ldr	r3, [pc, #428]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a6e      	ldr	r2, [pc, #440]	@ (80083bc <HAL_RCC_OscConfig+0x340>)
 8008202:	4013      	ands	r3, r2
 8008204:	0019      	movs	r1, r3
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	691a      	ldr	r2, [r3, #16]
 800820a:	4b68      	ldr	r3, [pc, #416]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 800820c:	430a      	orrs	r2, r1
 800820e:	601a      	str	r2, [r3, #0]

					/* Update the SystemCoreClock global variable with HSISYS value  */
					SystemCoreClock = (HSI_VALUE
							/ (1UL
									<< ((READ_BIT(RCC->CR, RCC_CR_HSIDIV))
 8008210:	4b66      	ldr	r3, [pc, #408]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008212:	681b      	ldr	r3, [r3, #0]
											>> RCC_CR_HSIDIV_Pos)));
 8008214:	0adb      	lsrs	r3, r3, #11
 8008216:	2207      	movs	r2, #7
 8008218:	4013      	ands	r3, r2
							/ (1UL
 800821a:	4a69      	ldr	r2, [pc, #420]	@ (80083c0 <HAL_RCC_OscConfig+0x344>)
 800821c:	40da      	lsrs	r2, r3
					SystemCoreClock = (HSI_VALUE
 800821e:	4b69      	ldr	r3, [pc, #420]	@ (80083c4 <HAL_RCC_OscConfig+0x348>)
 8008220:	601a      	str	r2, [r3, #0]
				}

				/* Adapt Systick interrupt period */
				if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008222:	4b69      	ldr	r3, [pc, #420]	@ (80083c8 <HAL_RCC_OscConfig+0x34c>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	0018      	movs	r0, r3
 8008228:	f7fc fab0 	bl	800478c <HAL_InitTick>
 800822c:	1e03      	subs	r3, r0, #0
 800822e:	d051      	beq.n	80082d4 <HAL_RCC_OscConfig+0x258>
				{
					return HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	e27d      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
			}
		}
		else
		{
			/* Check the HSI State */
			if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d030      	beq.n	800829e <HAL_RCC_OscConfig+0x222>
			{
				/* Configure the HSI16 division factor */
				__HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800823c:	4b5b      	ldr	r3, [pc, #364]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a5e      	ldr	r2, [pc, #376]	@ (80083bc <HAL_RCC_OscConfig+0x340>)
 8008242:	4013      	ands	r3, r2
 8008244:	0019      	movs	r1, r3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	691a      	ldr	r2, [r3, #16]
 800824a:	4b58      	ldr	r3, [pc, #352]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 800824c:	430a      	orrs	r2, r1
 800824e:	601a      	str	r2, [r3, #0]

				/* Enable the Internal High Speed oscillator (HSI16). */
				__HAL_RCC_HSI_ENABLE();
 8008250:	4b56      	ldr	r3, [pc, #344]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	4b55      	ldr	r3, [pc, #340]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008256:	2180      	movs	r1, #128	@ 0x80
 8008258:	0049      	lsls	r1, r1, #1
 800825a:	430a      	orrs	r2, r1
 800825c:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800825e:	f7fc faf1 	bl	8004844 <HAL_GetTick>
 8008262:	0003      	movs	r3, r0
 8008264:	613b      	str	r3, [r7, #16]

				/* Wait till HSI is ready */
				while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008266:	e008      	b.n	800827a <HAL_RCC_OscConfig+0x1fe>
				{
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008268:	f7fc faec 	bl	8004844 <HAL_GetTick>
 800826c:	0002      	movs	r2, r0
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	1ad3      	subs	r3, r2, r3
 8008272:	2b02      	cmp	r3, #2
 8008274:	d901      	bls.n	800827a <HAL_RCC_OscConfig+0x1fe>
					{
						return HAL_TIMEOUT;
 8008276:	2303      	movs	r3, #3
 8008278:	e25a      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800827a:	4b4c      	ldr	r3, [pc, #304]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	2380      	movs	r3, #128	@ 0x80
 8008280:	00db      	lsls	r3, r3, #3
 8008282:	4013      	ands	r3, r2
 8008284:	d0f0      	beq.n	8008268 <HAL_RCC_OscConfig+0x1ec>
					}
				}

				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8008286:	4b49      	ldr	r3, [pc, #292]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	4a4b      	ldr	r2, [pc, #300]	@ (80083b8 <HAL_RCC_OscConfig+0x33c>)
 800828c:	4013      	ands	r3, r2
 800828e:	0019      	movs	r1, r3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	695b      	ldr	r3, [r3, #20]
 8008294:	021a      	lsls	r2, r3, #8
 8008296:	4b45      	ldr	r3, [pc, #276]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008298:	430a      	orrs	r2, r1
 800829a:	605a      	str	r2, [r3, #4]
 800829c:	e01b      	b.n	80082d6 <HAL_RCC_OscConfig+0x25a>
						RCC_OscInitStruct->HSICalibrationValue);
			}
			else
			{
				/* Disable the Internal High Speed oscillator (HSI16). */
				__HAL_RCC_HSI_DISABLE();
 800829e:	4b43      	ldr	r3, [pc, #268]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	4b42      	ldr	r3, [pc, #264]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80082a4:	4949      	ldr	r1, [pc, #292]	@ (80083cc <HAL_RCC_OscConfig+0x350>)
 80082a6:	400a      	ands	r2, r1
 80082a8:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80082aa:	f7fc facb 	bl	8004844 <HAL_GetTick>
 80082ae:	0003      	movs	r3, r0
 80082b0:	613b      	str	r3, [r7, #16]

				/* Wait till HSI is disabled */
				while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80082b2:	e008      	b.n	80082c6 <HAL_RCC_OscConfig+0x24a>
				{
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082b4:	f7fc fac6 	bl	8004844 <HAL_GetTick>
 80082b8:	0002      	movs	r2, r0
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	1ad3      	subs	r3, r2, r3
 80082be:	2b02      	cmp	r3, #2
 80082c0:	d901      	bls.n	80082c6 <HAL_RCC_OscConfig+0x24a>
					{
						return HAL_TIMEOUT;
 80082c2:	2303      	movs	r3, #3
 80082c4:	e234      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80082c6:	4b39      	ldr	r3, [pc, #228]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	2380      	movs	r3, #128	@ 0x80
 80082cc:	00db      	lsls	r3, r3, #3
 80082ce:	4013      	ands	r3, r2
 80082d0:	d1f0      	bne.n	80082b4 <HAL_RCC_OscConfig+0x238>
 80082d2:	e000      	b.n	80082d6 <HAL_RCC_OscConfig+0x25a>
			if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80082d4:	46c0      	nop			@ (mov r8, r8)
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2208      	movs	r2, #8
 80082dc:	4013      	ands	r3, r2
 80082de:	d047      	beq.n	8008370 <HAL_RCC_OscConfig+0x2f4>
	{
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check if LSI is used as system clock */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80082e0:	4b32      	ldr	r3, [pc, #200]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	2238      	movs	r2, #56	@ 0x38
 80082e6:	4013      	ands	r3, r2
 80082e8:	2b18      	cmp	r3, #24
 80082ea:	d10a      	bne.n	8008302 <HAL_RCC_OscConfig+0x286>
		{
			/* When LSI is used as system clock it will not be disabled */
			if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U)
 80082ec:	4b2f      	ldr	r3, [pc, #188]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 80082ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082f0:	2202      	movs	r2, #2
 80082f2:	4013      	ands	r3, r2
 80082f4:	d03c      	beq.n	8008370 <HAL_RCC_OscConfig+0x2f4>
					&& (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	699b      	ldr	r3, [r3, #24]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d138      	bne.n	8008370 <HAL_RCC_OscConfig+0x2f4>
			{
				return HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	e216      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
			}
		}
		else
		{
			/* Check the LSI State */
			if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	699b      	ldr	r3, [r3, #24]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d019      	beq.n	800833e <HAL_RCC_OscConfig+0x2c2>
			{
				/* Enable the Internal Low Speed oscillator (LSI). */
				__HAL_RCC_LSI_ENABLE();
 800830a:	4b28      	ldr	r3, [pc, #160]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 800830c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800830e:	4b27      	ldr	r3, [pc, #156]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008310:	2101      	movs	r1, #1
 8008312:	430a      	orrs	r2, r1
 8008314:	661a      	str	r2, [r3, #96]	@ 0x60

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8008316:	f7fc fa95 	bl	8004844 <HAL_GetTick>
 800831a:	0003      	movs	r3, r0
 800831c:	613b      	str	r3, [r7, #16]

				/* Wait till LSI is ready */
				while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800831e:	e008      	b.n	8008332 <HAL_RCC_OscConfig+0x2b6>
				{
					if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008320:	f7fc fa90 	bl	8004844 <HAL_GetTick>
 8008324:	0002      	movs	r2, r0
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	1ad3      	subs	r3, r2, r3
 800832a:	2b02      	cmp	r3, #2
 800832c:	d901      	bls.n	8008332 <HAL_RCC_OscConfig+0x2b6>
					{
						return HAL_TIMEOUT;
 800832e:	2303      	movs	r3, #3
 8008330:	e1fe      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008332:	4b1e      	ldr	r3, [pc, #120]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008336:	2202      	movs	r2, #2
 8008338:	4013      	ands	r3, r2
 800833a:	d0f1      	beq.n	8008320 <HAL_RCC_OscConfig+0x2a4>
 800833c:	e018      	b.n	8008370 <HAL_RCC_OscConfig+0x2f4>
				}
			}
			else
			{
				/* Disable the Internal Low Speed oscillator (LSI). */
				__HAL_RCC_LSI_DISABLE();
 800833e:	4b1b      	ldr	r3, [pc, #108]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008340:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008342:	4b1a      	ldr	r3, [pc, #104]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008344:	2101      	movs	r1, #1
 8008346:	438a      	bics	r2, r1
 8008348:	661a      	str	r2, [r3, #96]	@ 0x60

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800834a:	f7fc fa7b 	bl	8004844 <HAL_GetTick>
 800834e:	0003      	movs	r3, r0
 8008350:	613b      	str	r3, [r7, #16]

				/* Wait till LSI is disabled */
				while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008352:	e008      	b.n	8008366 <HAL_RCC_OscConfig+0x2ea>
				{
					if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008354:	f7fc fa76 	bl	8004844 <HAL_GetTick>
 8008358:	0002      	movs	r2, r0
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	1ad3      	subs	r3, r2, r3
 800835e:	2b02      	cmp	r3, #2
 8008360:	d901      	bls.n	8008366 <HAL_RCC_OscConfig+0x2ea>
					{
						return HAL_TIMEOUT;
 8008362:	2303      	movs	r3, #3
 8008364:	e1e4      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008366:	4b11      	ldr	r3, [pc, #68]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800836a:	2202      	movs	r2, #2
 800836c:	4013      	ands	r3, r2
 800836e:	d1f1      	bne.n	8008354 <HAL_RCC_OscConfig+0x2d8>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	2204      	movs	r2, #4
 8008376:	4013      	ands	r3, r2
 8008378:	d100      	bne.n	800837c <HAL_RCC_OscConfig+0x300>
 800837a:	e0c7      	b.n	800850c <HAL_RCC_OscConfig+0x490>
			== RCC_OSCILLATORTYPE_LSE)
	{
		FlagStatus pwrclkchanged = RESET;
 800837c:	231f      	movs	r3, #31
 800837e:	18fb      	adds	r3, r7, r3
 8008380:	2200      	movs	r2, #0
 8008382:	701a      	strb	r2, [r3, #0]

		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* When the LSE is used as system clock, it is not allowed disable it */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008384:	4b09      	ldr	r3, [pc, #36]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	2238      	movs	r2, #56	@ 0x38
 800838a:	4013      	ands	r3, r2
 800838c:	2b20      	cmp	r3, #32
 800838e:	d11f      	bne.n	80083d0 <HAL_RCC_OscConfig+0x354>
		{
			if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U)
 8008390:	4b06      	ldr	r3, [pc, #24]	@ (80083ac <HAL_RCC_OscConfig+0x330>)
 8008392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008394:	2202      	movs	r2, #2
 8008396:	4013      	ands	r3, r2
 8008398:	d100      	bne.n	800839c <HAL_RCC_OscConfig+0x320>
 800839a:	e0b7      	b.n	800850c <HAL_RCC_OscConfig+0x490>
					&& (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d000      	beq.n	80083a6 <HAL_RCC_OscConfig+0x32a>
 80083a4:	e0b2      	b.n	800850c <HAL_RCC_OscConfig+0x490>
			{
				return HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e1c2      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
 80083aa:	46c0      	nop			@ (mov r8, r8)
 80083ac:	40021000 	.word	0x40021000
 80083b0:	fffeffff 	.word	0xfffeffff
 80083b4:	fffbffff 	.word	0xfffbffff
 80083b8:	ffff80ff 	.word	0xffff80ff
 80083bc:	ffffc7ff 	.word	0xffffc7ff
 80083c0:	00f42400 	.word	0x00f42400
 80083c4:	2000001c 	.word	0x2000001c
 80083c8:	20000020 	.word	0x20000020
 80083cc:	fffffeff 	.word	0xfffffeff
		}
		else
		{
			/* Update LSE configuration in Backup Domain control register    */
			/* Requires to enable write access to Backup Domain of necessary */
			if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80083d0:	4bb5      	ldr	r3, [pc, #724]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 80083d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80083d4:	2380      	movs	r3, #128	@ 0x80
 80083d6:	055b      	lsls	r3, r3, #21
 80083d8:	4013      	ands	r3, r2
 80083da:	d101      	bne.n	80083e0 <HAL_RCC_OscConfig+0x364>
 80083dc:	2301      	movs	r3, #1
 80083de:	e000      	b.n	80083e2 <HAL_RCC_OscConfig+0x366>
 80083e0:	2300      	movs	r3, #0
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d011      	beq.n	800840a <HAL_RCC_OscConfig+0x38e>
			{
				__HAL_RCC_PWR_CLK_ENABLE();
 80083e6:	4bb0      	ldr	r3, [pc, #704]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 80083e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80083ea:	4baf      	ldr	r3, [pc, #700]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 80083ec:	2180      	movs	r1, #128	@ 0x80
 80083ee:	0549      	lsls	r1, r1, #21
 80083f0:	430a      	orrs	r2, r1
 80083f2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80083f4:	4bac      	ldr	r3, [pc, #688]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 80083f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80083f8:	2380      	movs	r3, #128	@ 0x80
 80083fa:	055b      	lsls	r3, r3, #21
 80083fc:	4013      	ands	r3, r2
 80083fe:	60fb      	str	r3, [r7, #12]
 8008400:	68fb      	ldr	r3, [r7, #12]
				pwrclkchanged = SET;
 8008402:	231f      	movs	r3, #31
 8008404:	18fb      	adds	r3, r7, r3
 8008406:	2201      	movs	r2, #1
 8008408:	701a      	strb	r2, [r3, #0]
			}

			if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800840a:	4ba8      	ldr	r3, [pc, #672]	@ (80086ac <HAL_RCC_OscConfig+0x630>)
 800840c:	681a      	ldr	r2, [r3, #0]
 800840e:	2380      	movs	r3, #128	@ 0x80
 8008410:	005b      	lsls	r3, r3, #1
 8008412:	4013      	ands	r3, r2
 8008414:	d11a      	bne.n	800844c <HAL_RCC_OscConfig+0x3d0>
			{
				/* Enable write access to Backup domain */
				SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008416:	4ba5      	ldr	r3, [pc, #660]	@ (80086ac <HAL_RCC_OscConfig+0x630>)
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	4ba4      	ldr	r3, [pc, #656]	@ (80086ac <HAL_RCC_OscConfig+0x630>)
 800841c:	2180      	movs	r1, #128	@ 0x80
 800841e:	0049      	lsls	r1, r1, #1
 8008420:	430a      	orrs	r2, r1
 8008422:	601a      	str	r2, [r3, #0]

				/* Wait for Backup domain Write protection disable */
				tickstart = HAL_GetTick();
 8008424:	f7fc fa0e 	bl	8004844 <HAL_GetTick>
 8008428:	0003      	movs	r3, r0
 800842a:	613b      	str	r3, [r7, #16]

				while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800842c:	e008      	b.n	8008440 <HAL_RCC_OscConfig+0x3c4>
				{
					if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800842e:	f7fc fa09 	bl	8004844 <HAL_GetTick>
 8008432:	0002      	movs	r2, r0
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	1ad3      	subs	r3, r2, r3
 8008438:	2b02      	cmp	r3, #2
 800843a:	d901      	bls.n	8008440 <HAL_RCC_OscConfig+0x3c4>
					{
						return HAL_TIMEOUT;
 800843c:	2303      	movs	r3, #3
 800843e:	e177      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008440:	4b9a      	ldr	r3, [pc, #616]	@ (80086ac <HAL_RCC_OscConfig+0x630>)
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	2380      	movs	r3, #128	@ 0x80
 8008446:	005b      	lsls	r3, r3, #1
 8008448:	4013      	ands	r3, r2
 800844a:	d0f0      	beq.n	800842e <HAL_RCC_OscConfig+0x3b2>
					}
				}
			}

			/* Set the new LSE configuration -----------------------------------------*/
			__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	2b01      	cmp	r3, #1
 8008452:	d106      	bne.n	8008462 <HAL_RCC_OscConfig+0x3e6>
 8008454:	4b94      	ldr	r3, [pc, #592]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008456:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008458:	4b93      	ldr	r3, [pc, #588]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800845a:	2101      	movs	r1, #1
 800845c:	430a      	orrs	r2, r1
 800845e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008460:	e01c      	b.n	800849c <HAL_RCC_OscConfig+0x420>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	2b05      	cmp	r3, #5
 8008468:	d10c      	bne.n	8008484 <HAL_RCC_OscConfig+0x408>
 800846a:	4b8f      	ldr	r3, [pc, #572]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800846c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800846e:	4b8e      	ldr	r3, [pc, #568]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008470:	2104      	movs	r1, #4
 8008472:	430a      	orrs	r2, r1
 8008474:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008476:	4b8c      	ldr	r3, [pc, #560]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008478:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800847a:	4b8b      	ldr	r3, [pc, #556]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800847c:	2101      	movs	r1, #1
 800847e:	430a      	orrs	r2, r1
 8008480:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008482:	e00b      	b.n	800849c <HAL_RCC_OscConfig+0x420>
 8008484:	4b88      	ldr	r3, [pc, #544]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008486:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008488:	4b87      	ldr	r3, [pc, #540]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800848a:	2101      	movs	r1, #1
 800848c:	438a      	bics	r2, r1
 800848e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008490:	4b85      	ldr	r3, [pc, #532]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008492:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008494:	4b84      	ldr	r3, [pc, #528]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008496:	2104      	movs	r1, #4
 8008498:	438a      	bics	r2, r1
 800849a:	65da      	str	r2, [r3, #92]	@ 0x5c

			/* Check the LSE State */
			if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d014      	beq.n	80084ce <HAL_RCC_OscConfig+0x452>
			{
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80084a4:	f7fc f9ce 	bl	8004844 <HAL_GetTick>
 80084a8:	0003      	movs	r3, r0
 80084aa:	613b      	str	r3, [r7, #16]

				/* Wait till LSE is ready */
				while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80084ac:	e009      	b.n	80084c2 <HAL_RCC_OscConfig+0x446>
				{
					if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084ae:	f7fc f9c9 	bl	8004844 <HAL_GetTick>
 80084b2:	0002      	movs	r2, r0
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	1ad3      	subs	r3, r2, r3
 80084b8:	4a7d      	ldr	r2, [pc, #500]	@ (80086b0 <HAL_RCC_OscConfig+0x634>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d901      	bls.n	80084c2 <HAL_RCC_OscConfig+0x446>
					{
						return HAL_TIMEOUT;
 80084be:	2303      	movs	r3, #3
 80084c0:	e136      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80084c2:	4b79      	ldr	r3, [pc, #484]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 80084c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084c6:	2202      	movs	r2, #2
 80084c8:	4013      	ands	r3, r2
 80084ca:	d0f0      	beq.n	80084ae <HAL_RCC_OscConfig+0x432>
 80084cc:	e013      	b.n	80084f6 <HAL_RCC_OscConfig+0x47a>
				}
			}
			else
			{
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80084ce:	f7fc f9b9 	bl	8004844 <HAL_GetTick>
 80084d2:	0003      	movs	r3, r0
 80084d4:	613b      	str	r3, [r7, #16]

				/* Wait till LSE is disabled */
				while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80084d6:	e009      	b.n	80084ec <HAL_RCC_OscConfig+0x470>
				{
					if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084d8:	f7fc f9b4 	bl	8004844 <HAL_GetTick>
 80084dc:	0002      	movs	r2, r0
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	1ad3      	subs	r3, r2, r3
 80084e2:	4a73      	ldr	r2, [pc, #460]	@ (80086b0 <HAL_RCC_OscConfig+0x634>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d901      	bls.n	80084ec <HAL_RCC_OscConfig+0x470>
					{
						return HAL_TIMEOUT;
 80084e8:	2303      	movs	r3, #3
 80084ea:	e121      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80084ec:	4b6e      	ldr	r3, [pc, #440]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 80084ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084f0:	2202      	movs	r2, #2
 80084f2:	4013      	ands	r3, r2
 80084f4:	d1f0      	bne.n	80084d8 <HAL_RCC_OscConfig+0x45c>
					}
				}
			}

			/* Restore clock configuration if changed */
			if (pwrclkchanged == SET)
 80084f6:	231f      	movs	r3, #31
 80084f8:	18fb      	adds	r3, r7, r3
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	2b01      	cmp	r3, #1
 80084fe:	d105      	bne.n	800850c <HAL_RCC_OscConfig+0x490>
			{
				__HAL_RCC_PWR_CLK_DISABLE();
 8008500:	4b69      	ldr	r3, [pc, #420]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008504:	4b68      	ldr	r3, [pc, #416]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008506:	496b      	ldr	r1, [pc, #428]	@ (80086b4 <HAL_RCC_OscConfig+0x638>)
 8008508:	400a      	ands	r2, r1
 800850a:	63da      	str	r2, [r3, #60]	@ 0x3c
			}
		}
	}
#if defined(RCC_HSI48_SUPPORT)
	/*------------------------------ HSI48 Configuration -----------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	2220      	movs	r2, #32
 8008512:	4013      	ands	r3, r2
 8008514:	d039      	beq.n	800858a <HAL_RCC_OscConfig+0x50e>
	{
		/* Check the parameters */
		assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

		/* Check the LSI State */
		if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	69db      	ldr	r3, [r3, #28]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d01b      	beq.n	8008556 <HAL_RCC_OscConfig+0x4da>
		{
			/* Enable the Internal Low Speed oscillator (HSI48). */
			__HAL_RCC_HSI48_ENABLE();
 800851e:	4b62      	ldr	r3, [pc, #392]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	4b61      	ldr	r3, [pc, #388]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008524:	2180      	movs	r1, #128	@ 0x80
 8008526:	03c9      	lsls	r1, r1, #15
 8008528:	430a      	orrs	r2, r1
 800852a:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800852c:	f7fc f98a 	bl	8004844 <HAL_GetTick>
 8008530:	0003      	movs	r3, r0
 8008532:	613b      	str	r3, [r7, #16]

			/* Wait till HSI48 is ready */
			while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008534:	e008      	b.n	8008548 <HAL_RCC_OscConfig+0x4cc>
			{
				if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008536:	f7fc f985 	bl	8004844 <HAL_GetTick>
 800853a:	0002      	movs	r2, r0
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	1ad3      	subs	r3, r2, r3
 8008540:	2b02      	cmp	r3, #2
 8008542:	d901      	bls.n	8008548 <HAL_RCC_OscConfig+0x4cc>
				{
					return HAL_TIMEOUT;
 8008544:	2303      	movs	r3, #3
 8008546:	e0f3      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
			while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008548:	4b57      	ldr	r3, [pc, #348]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	2380      	movs	r3, #128	@ 0x80
 800854e:	041b      	lsls	r3, r3, #16
 8008550:	4013      	ands	r3, r2
 8008552:	d0f0      	beq.n	8008536 <HAL_RCC_OscConfig+0x4ba>
 8008554:	e019      	b.n	800858a <HAL_RCC_OscConfig+0x50e>
			}
		}
		else
		{
			/* Disable the Internal Low Speed oscillator (HSI48). */
			__HAL_RCC_HSI48_DISABLE();
 8008556:	4b54      	ldr	r3, [pc, #336]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	4b53      	ldr	r3, [pc, #332]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800855c:	4956      	ldr	r1, [pc, #344]	@ (80086b8 <HAL_RCC_OscConfig+0x63c>)
 800855e:	400a      	ands	r2, r1
 8008560:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8008562:	f7fc f96f 	bl	8004844 <HAL_GetTick>
 8008566:	0003      	movs	r3, r0
 8008568:	613b      	str	r3, [r7, #16]

			/* Wait till HSI48 is disabled */
			while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800856a:	e008      	b.n	800857e <HAL_RCC_OscConfig+0x502>
			{
				if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800856c:	f7fc f96a 	bl	8004844 <HAL_GetTick>
 8008570:	0002      	movs	r2, r0
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	1ad3      	subs	r3, r2, r3
 8008576:	2b02      	cmp	r3, #2
 8008578:	d901      	bls.n	800857e <HAL_RCC_OscConfig+0x502>
				{
					return HAL_TIMEOUT;
 800857a:	2303      	movs	r3, #3
 800857c:	e0d8      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
			while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800857e:	4b4a      	ldr	r3, [pc, #296]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	2380      	movs	r3, #128	@ 0x80
 8008584:	041b      	lsls	r3, r3, #16
 8008586:	4013      	ands	r3, r2
 8008588:	d1f0      	bne.n	800856c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

	if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6a1b      	ldr	r3, [r3, #32]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d100      	bne.n	8008594 <HAL_RCC_OscConfig+0x518>
 8008592:	e0cc      	b.n	800872e <HAL_RCC_OscConfig+0x6b2>
	{
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008594:	4b44      	ldr	r3, [pc, #272]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	2238      	movs	r2, #56	@ 0x38
 800859a:	4013      	ands	r3, r2
 800859c:	2b10      	cmp	r3, #16
 800859e:	d100      	bne.n	80085a2 <HAL_RCC_OscConfig+0x526>
 80085a0:	e07b      	b.n	800869a <HAL_RCC_OscConfig+0x61e>
		{
			if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6a1b      	ldr	r3, [r3, #32]
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	d156      	bne.n	8008658 <HAL_RCC_OscConfig+0x5dc>
				assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
				assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 80085aa:	4b3f      	ldr	r3, [pc, #252]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	4b3e      	ldr	r3, [pc, #248]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 80085b0:	4942      	ldr	r1, [pc, #264]	@ (80086bc <HAL_RCC_OscConfig+0x640>)
 80085b2:	400a      	ands	r2, r1
 80085b4:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 80085b6:	f7fc f945 	bl	8004844 <HAL_GetTick>
 80085ba:	0003      	movs	r3, r0
 80085bc:	613b      	str	r3, [r7, #16]

				/* Wait till PLL is ready */
				while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80085be:	e008      	b.n	80085d2 <HAL_RCC_OscConfig+0x556>
				{
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085c0:	f7fc f940 	bl	8004844 <HAL_GetTick>
 80085c4:	0002      	movs	r2, r0
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	1ad3      	subs	r3, r2, r3
 80085ca:	2b02      	cmp	r3, #2
 80085cc:	d901      	bls.n	80085d2 <HAL_RCC_OscConfig+0x556>
					{
						return HAL_TIMEOUT;
 80085ce:	2303      	movs	r3, #3
 80085d0:	e0ae      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80085d2:	4b35      	ldr	r3, [pc, #212]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 80085d4:	681a      	ldr	r2, [r3, #0]
 80085d6:	2380      	movs	r3, #128	@ 0x80
 80085d8:	049b      	lsls	r3, r3, #18
 80085da:	4013      	ands	r3, r2
 80085dc:	d1f0      	bne.n	80085c0 <HAL_RCC_OscConfig+0x544>
					}
				}

				/* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
				__HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085de:	4b32      	ldr	r3, [pc, #200]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 80085e0:	68db      	ldr	r3, [r3, #12]
 80085e2:	4a37      	ldr	r2, [pc, #220]	@ (80086c0 <HAL_RCC_OscConfig+0x644>)
 80085e4:	4013      	ands	r3, r2
 80085e6:	0019      	movs	r1, r3
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085f0:	431a      	orrs	r2, r3
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f6:	021b      	lsls	r3, r3, #8
 80085f8:	431a      	orrs	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085fe:	431a      	orrs	r2, r3
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008604:	431a      	orrs	r2, r3
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800860a:	431a      	orrs	r2, r3
 800860c:	4b26      	ldr	r3, [pc, #152]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800860e:	430a      	orrs	r2, r1
 8008610:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

				/* Enable the main PLL. */
				__HAL_RCC_PLL_ENABLE();
 8008612:	4b25      	ldr	r3, [pc, #148]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	4b24      	ldr	r3, [pc, #144]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008618:	2180      	movs	r1, #128	@ 0x80
 800861a:	0449      	lsls	r1, r1, #17
 800861c:	430a      	orrs	r2, r1
 800861e:	601a      	str	r2, [r3, #0]

				/* Enable PLLR Clock output. */
				__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008620:	4b21      	ldr	r3, [pc, #132]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008622:	68da      	ldr	r2, [r3, #12]
 8008624:	4b20      	ldr	r3, [pc, #128]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008626:	2180      	movs	r1, #128	@ 0x80
 8008628:	0549      	lsls	r1, r1, #21
 800862a:	430a      	orrs	r2, r1
 800862c:	60da      	str	r2, [r3, #12]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 800862e:	f7fc f909 	bl	8004844 <HAL_GetTick>
 8008632:	0003      	movs	r3, r0
 8008634:	613b      	str	r3, [r7, #16]

				/* Wait till PLL is ready */
				while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008636:	e008      	b.n	800864a <HAL_RCC_OscConfig+0x5ce>
				{
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008638:	f7fc f904 	bl	8004844 <HAL_GetTick>
 800863c:	0002      	movs	r2, r0
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	1ad3      	subs	r3, r2, r3
 8008642:	2b02      	cmp	r3, #2
 8008644:	d901      	bls.n	800864a <HAL_RCC_OscConfig+0x5ce>
					{
						return HAL_TIMEOUT;
 8008646:	2303      	movs	r3, #3
 8008648:	e072      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800864a:	4b17      	ldr	r3, [pc, #92]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	2380      	movs	r3, #128	@ 0x80
 8008650:	049b      	lsls	r3, r3, #18
 8008652:	4013      	ands	r3, r2
 8008654:	d0f0      	beq.n	8008638 <HAL_RCC_OscConfig+0x5bc>
 8008656:	e06a      	b.n	800872e <HAL_RCC_OscConfig+0x6b2>
				}
			}
			else
			{
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8008658:	4b13      	ldr	r3, [pc, #76]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	4b12      	ldr	r3, [pc, #72]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800865e:	4917      	ldr	r1, [pc, #92]	@ (80086bc <HAL_RCC_OscConfig+0x640>)
 8008660:	400a      	ands	r2, r1
 8008662:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8008664:	f7fc f8ee 	bl	8004844 <HAL_GetTick>
 8008668:	0003      	movs	r3, r0
 800866a:	613b      	str	r3, [r7, #16]

				/* Wait till PLL is disabled */
				while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800866c:	e008      	b.n	8008680 <HAL_RCC_OscConfig+0x604>
				{
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800866e:	f7fc f8e9 	bl	8004844 <HAL_GetTick>
 8008672:	0002      	movs	r2, r0
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	2b02      	cmp	r3, #2
 800867a:	d901      	bls.n	8008680 <HAL_RCC_OscConfig+0x604>
					{
						return HAL_TIMEOUT;
 800867c:	2303      	movs	r3, #3
 800867e:	e057      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008680:	4b09      	ldr	r3, [pc, #36]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008682:	681a      	ldr	r2, [r3, #0]
 8008684:	2380      	movs	r3, #128	@ 0x80
 8008686:	049b      	lsls	r3, r3, #18
 8008688:	4013      	ands	r3, r2
 800868a:	d1f0      	bne.n	800866e <HAL_RCC_OscConfig+0x5f2>
					}
				}
				/* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
				RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN
 800868c:	4b06      	ldr	r3, [pc, #24]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 800868e:	68da      	ldr	r2, [r3, #12]
 8008690:	4b05      	ldr	r3, [pc, #20]	@ (80086a8 <HAL_RCC_OscConfig+0x62c>)
 8008692:	490c      	ldr	r1, [pc, #48]	@ (80086c4 <HAL_RCC_OscConfig+0x648>)
 8008694:	400a      	ands	r2, r1
 8008696:	60da      	str	r2, [r3, #12]
 8008698:	e049      	b.n	800872e <HAL_RCC_OscConfig+0x6b2>
			}
		}
		else
		{
			/* Check if there is a request to disable the PLL used as System clock source */
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a1b      	ldr	r3, [r3, #32]
 800869e:	2b01      	cmp	r3, #1
 80086a0:	d112      	bne.n	80086c8 <HAL_RCC_OscConfig+0x64c>
			{
				return HAL_ERROR;
 80086a2:	2301      	movs	r3, #1
 80086a4:	e044      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
 80086a6:	46c0      	nop			@ (mov r8, r8)
 80086a8:	40021000 	.word	0x40021000
 80086ac:	40007000 	.word	0x40007000
 80086b0:	00001388 	.word	0x00001388
 80086b4:	efffffff 	.word	0xefffffff
 80086b8:	ffbfffff 	.word	0xffbfffff
 80086bc:	feffffff 	.word	0xfeffffff
 80086c0:	11c1808c 	.word	0x11c1808c
 80086c4:	eefefffc 	.word	0xeefefffc
			}
			else
			{
				/* Do not return HAL_ERROR if request repeats the current configuration */
				temp_pllckcfg = RCC->PLLCFGR;
 80086c8:	4b1b      	ldr	r3, [pc, #108]	@ (8008738 <HAL_RCC_OscConfig+0x6bc>)
 80086ca:	68db      	ldr	r3, [r3, #12]
 80086cc:	617b      	str	r3, [r7, #20]
				if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC)
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	2203      	movs	r2, #3
 80086d2:	401a      	ands	r2, r3
						!= RCC_OscInitStruct->PLL.PLLSource)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
				if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC)
 80086d8:	429a      	cmp	r2, r3
 80086da:	d126      	bne.n	800872a <HAL_RCC_OscConfig+0x6ae>
						|| (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM)
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	2270      	movs	r2, #112	@ 0x70
 80086e0:	401a      	ands	r2, r3
								!= RCC_OscInitStruct->PLL.PLLM)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
						|| (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM)
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d11f      	bne.n	800872a <HAL_RCC_OscConfig+0x6ae>
						|| (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN)
 80086ea:	697a      	ldr	r2, [r7, #20]
 80086ec:	23fe      	movs	r3, #254	@ 0xfe
 80086ee:	01db      	lsls	r3, r3, #7
 80086f0:	401a      	ands	r2, r3
								!= (RCC_OscInitStruct->PLL.PLLN
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
										<< RCC_PLLCFGR_PLLN_Pos))
 80086f6:	021b      	lsls	r3, r3, #8
						|| (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN)
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d116      	bne.n	800872a <HAL_RCC_OscConfig+0x6ae>
						|| (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP)
 80086fc:	697a      	ldr	r2, [r7, #20]
 80086fe:	23f8      	movs	r3, #248	@ 0xf8
 8008700:	039b      	lsls	r3, r3, #14
 8008702:	401a      	ands	r2, r3
								!= RCC_OscInitStruct->PLL.PLLP)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
						|| (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP)
 8008708:	429a      	cmp	r2, r3
 800870a:	d10e      	bne.n	800872a <HAL_RCC_OscConfig+0x6ae>
						||
#if defined (RCC_PLLQ_SUPPORT)
						(READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ)
 800870c:	697a      	ldr	r2, [r7, #20]
 800870e:	23e0      	movs	r3, #224	@ 0xe0
 8008710:	051b      	lsls	r3, r3, #20
 8008712:	401a      	ands	r2, r3
								!= RCC_OscInitStruct->PLL.PLLQ)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
						||
 8008718:	429a      	cmp	r2, r3
 800871a:	d106      	bne.n	800872a <HAL_RCC_OscConfig+0x6ae>
						||
#endif /* RCC_PLLQ_SUPPORT */
						(READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR)
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	0f5b      	lsrs	r3, r3, #29
 8008720:	075a      	lsls	r2, r3, #29
								!= RCC_OscInitStruct->PLL.PLLR))
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
						||
 8008726:	429a      	cmp	r2, r3
 8008728:	d001      	beq.n	800872e <HAL_RCC_OscConfig+0x6b2>
				{
					return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e000      	b.n	8008730 <HAL_RCC_OscConfig+0x6b4>
				}
			}
		}
	}
	return HAL_OK;
 800872e:	2300      	movs	r3, #0
}
 8008730:	0018      	movs	r0, r3
 8008732:	46bd      	mov	sp, r7
 8008734:	b008      	add	sp, #32
 8008736:	bd80      	pop	{r7, pc}
 8008738:	40021000 	.word	0x40021000

0800873c <HAL_RCC_ClockConfig>:
 *         (for more details refer to section above "Initialization/de-initialization functions")
 * @retval None
 */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t FLatency)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b084      	sub	sp, #16
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	6039      	str	r1, [r7, #0]
	uint32_t tickstart;

	/* Check Null pointer */
	if (RCC_ClkInitStruct == NULL)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d101      	bne.n	8008750 <HAL_RCC_ClockConfig+0x14>
	{
		return HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	e0e9      	b.n	8008924 <HAL_RCC_ClockConfig+0x1e8>
	/* To correctly read data from FLASH memory, the number of wait states (LATENCY)
	 must be correctly programmed according to the frequency of the FLASH clock
	 (HCLK) and the supply voltage of the device. */

	/* Increasing the number of wait states because of higher CPU frequency */
	if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008750:	4b76      	ldr	r3, [pc, #472]	@ (800892c <HAL_RCC_ClockConfig+0x1f0>)
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	2207      	movs	r2, #7
 8008756:	4013      	ands	r3, r2
 8008758:	683a      	ldr	r2, [r7, #0]
 800875a:	429a      	cmp	r2, r3
 800875c:	d91e      	bls.n	800879c <HAL_RCC_ClockConfig+0x60>
	{
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 800875e:	4b73      	ldr	r3, [pc, #460]	@ (800892c <HAL_RCC_ClockConfig+0x1f0>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2207      	movs	r2, #7
 8008764:	4393      	bics	r3, r2
 8008766:	0019      	movs	r1, r3
 8008768:	4b70      	ldr	r3, [pc, #448]	@ (800892c <HAL_RCC_ClockConfig+0x1f0>)
 800876a:	683a      	ldr	r2, [r7, #0]
 800876c:	430a      	orrs	r2, r1
 800876e:	601a      	str	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by polling the FLASH_ACR register */
		tickstart = HAL_GetTick();
 8008770:	f7fc f868 	bl	8004844 <HAL_GetTick>
 8008774:	0003      	movs	r3, r0
 8008776:	60fb      	str	r3, [r7, #12]

		while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008778:	e009      	b.n	800878e <HAL_RCC_ClockConfig+0x52>
		{
			if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800877a:	f7fc f863 	bl	8004844 <HAL_GetTick>
 800877e:	0002      	movs	r2, r0
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	1ad3      	subs	r3, r2, r3
 8008784:	4a6a      	ldr	r2, [pc, #424]	@ (8008930 <HAL_RCC_ClockConfig+0x1f4>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d901      	bls.n	800878e <HAL_RCC_ClockConfig+0x52>
			{
				return HAL_TIMEOUT;
 800878a:	2303      	movs	r3, #3
 800878c:	e0ca      	b.n	8008924 <HAL_RCC_ClockConfig+0x1e8>
		while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800878e:	4b67      	ldr	r3, [pc, #412]	@ (800892c <HAL_RCC_ClockConfig+0x1f0>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2207      	movs	r2, #7
 8008794:	4013      	ands	r3, r2
 8008796:	683a      	ldr	r2, [r7, #0]
 8008798:	429a      	cmp	r2, r3
 800879a:	d1ee      	bne.n	800877a <HAL_RCC_ClockConfig+0x3e>
			}
		}
	}

	/*-------------------------- HCLK Configuration --------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	2202      	movs	r2, #2
 80087a2:	4013      	ands	r3, r2
 80087a4:	d015      	beq.n	80087d2 <HAL_RCC_ClockConfig+0x96>
			== RCC_CLOCKTYPE_HCLK)
	{
		/* Set the highest APB divider in order to ensure that we do not go through
		 a non-spec phase whatever we decrease or increase HCLK. */
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2204      	movs	r2, #4
 80087ac:	4013      	ands	r3, r2
 80087ae:	d006      	beq.n	80087be <HAL_RCC_ClockConfig+0x82>
				== RCC_CLOCKTYPE_PCLK1)
		{
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80087b0:	4b60      	ldr	r3, [pc, #384]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 80087b2:	689a      	ldr	r2, [r3, #8]
 80087b4:	4b5f      	ldr	r3, [pc, #380]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 80087b6:	21e0      	movs	r1, #224	@ 0xe0
 80087b8:	01c9      	lsls	r1, r1, #7
 80087ba:	430a      	orrs	r2, r1
 80087bc:	609a      	str	r2, [r3, #8]
		}

		/* Set the new HCLK clock divider */
		assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087be:	4b5d      	ldr	r3, [pc, #372]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	4a5d      	ldr	r2, [pc, #372]	@ (8008938 <HAL_RCC_ClockConfig+0x1fc>)
 80087c4:	4013      	ands	r3, r2
 80087c6:	0019      	movs	r1, r3
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	689a      	ldr	r2, [r3, #8]
 80087cc:	4b59      	ldr	r3, [pc, #356]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 80087ce:	430a      	orrs	r2, r1
 80087d0:	609a      	str	r2, [r3, #8]
	}

	/*------------------------- SYSCLK Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2201      	movs	r2, #1
 80087d8:	4013      	ands	r3, r2
 80087da:	d057      	beq.n	800888c <HAL_RCC_ClockConfig+0x150>
			== RCC_CLOCKTYPE_SYSCLK)
	{
		assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

		/* HSE is selected as System Clock Source */
		if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d107      	bne.n	80087f4 <HAL_RCC_ClockConfig+0xb8>
		{
			/* Check the HSE ready flag */
			if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80087e4:	4b53      	ldr	r3, [pc, #332]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	2380      	movs	r3, #128	@ 0x80
 80087ea:	029b      	lsls	r3, r3, #10
 80087ec:	4013      	ands	r3, r2
 80087ee:	d12b      	bne.n	8008848 <HAL_RCC_ClockConfig+0x10c>
			{
				return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e097      	b.n	8008924 <HAL_RCC_ClockConfig+0x1e8>
			}
		}
		/* PLL is selected as System Clock Source */
		else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	2b02      	cmp	r3, #2
 80087fa:	d107      	bne.n	800880c <HAL_RCC_ClockConfig+0xd0>
		{
			/* Check the PLL ready flag */
			if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80087fc:	4b4d      	ldr	r3, [pc, #308]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	2380      	movs	r3, #128	@ 0x80
 8008802:	049b      	lsls	r3, r3, #18
 8008804:	4013      	ands	r3, r2
 8008806:	d11f      	bne.n	8008848 <HAL_RCC_ClockConfig+0x10c>
			{
				return HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e08b      	b.n	8008924 <HAL_RCC_ClockConfig+0x1e8>
			}
		}
		/* HSI is selected as System Clock Source */
		else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d107      	bne.n	8008824 <HAL_RCC_ClockConfig+0xe8>
		{
			/* Check the HSI ready flag */
			if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008814:	4b47      	ldr	r3, [pc, #284]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	2380      	movs	r3, #128	@ 0x80
 800881a:	00db      	lsls	r3, r3, #3
 800881c:	4013      	ands	r3, r2
 800881e:	d113      	bne.n	8008848 <HAL_RCC_ClockConfig+0x10c>
			{
				return HAL_ERROR;
 8008820:	2301      	movs	r3, #1
 8008822:	e07f      	b.n	8008924 <HAL_RCC_ClockConfig+0x1e8>
			}
		}
		/* LSI is selected as System Clock Source */
		else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	685b      	ldr	r3, [r3, #4]
 8008828:	2b03      	cmp	r3, #3
 800882a:	d106      	bne.n	800883a <HAL_RCC_ClockConfig+0xfe>
		{
			/* Check the LSI ready flag */
			if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800882c:	4b41      	ldr	r3, [pc, #260]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 800882e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008830:	2202      	movs	r2, #2
 8008832:	4013      	ands	r3, r2
 8008834:	d108      	bne.n	8008848 <HAL_RCC_ClockConfig+0x10c>
			{
				return HAL_ERROR;
 8008836:	2301      	movs	r3, #1
 8008838:	e074      	b.n	8008924 <HAL_RCC_ClockConfig+0x1e8>
		}
		/* LSE is selected as System Clock Source */
		else
		{
			/* Check the LSE ready flag */
			if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800883a:	4b3e      	ldr	r3, [pc, #248]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 800883c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800883e:	2202      	movs	r2, #2
 8008840:	4013      	ands	r3, r2
 8008842:	d101      	bne.n	8008848 <HAL_RCC_ClockConfig+0x10c>
			{
				return HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	e06d      	b.n	8008924 <HAL_RCC_ClockConfig+0x1e8>
			}
		}
		MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008848:	4b3a      	ldr	r3, [pc, #232]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	2207      	movs	r2, #7
 800884e:	4393      	bics	r3, r2
 8008850:	0019      	movs	r1, r3
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	685a      	ldr	r2, [r3, #4]
 8008856:	4b37      	ldr	r3, [pc, #220]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 8008858:	430a      	orrs	r2, r1
 800885a:	609a      	str	r2, [r3, #8]

		/* Get Start Tick*/
		tickstart = HAL_GetTick();
 800885c:	f7fb fff2 	bl	8004844 <HAL_GetTick>
 8008860:	0003      	movs	r3, r0
 8008862:	60fb      	str	r3, [r7, #12]

		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8008864:	e009      	b.n	800887a <HAL_RCC_ClockConfig+0x13e>
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
		{
			if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008866:	f7fb ffed 	bl	8004844 <HAL_GetTick>
 800886a:	0002      	movs	r2, r0
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	1ad3      	subs	r3, r2, r3
 8008870:	4a2f      	ldr	r2, [pc, #188]	@ (8008930 <HAL_RCC_ClockConfig+0x1f4>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d901      	bls.n	800887a <HAL_RCC_ClockConfig+0x13e>
			{
				return HAL_TIMEOUT;
 8008876:	2303      	movs	r3, #3
 8008878:	e054      	b.n	8008924 <HAL_RCC_ClockConfig+0x1e8>
		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800887a:	4b2e      	ldr	r3, [pc, #184]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 800887c:	689b      	ldr	r3, [r3, #8]
 800887e:	2238      	movs	r2, #56	@ 0x38
 8008880:	401a      	ands	r2, r3
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	00db      	lsls	r3, r3, #3
 8008888:	429a      	cmp	r2, r3
 800888a:	d1ec      	bne.n	8008866 <HAL_RCC_ClockConfig+0x12a>
			}
		}
	}

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLatency < __HAL_FLASH_GET_LATENCY())
 800888c:	4b27      	ldr	r3, [pc, #156]	@ (800892c <HAL_RCC_ClockConfig+0x1f0>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	2207      	movs	r2, #7
 8008892:	4013      	ands	r3, r2
 8008894:	683a      	ldr	r2, [r7, #0]
 8008896:	429a      	cmp	r2, r3
 8008898:	d21e      	bcs.n	80088d8 <HAL_RCC_ClockConfig+0x19c>
	{
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 800889a:	4b24      	ldr	r3, [pc, #144]	@ (800892c <HAL_RCC_ClockConfig+0x1f0>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	2207      	movs	r2, #7
 80088a0:	4393      	bics	r3, r2
 80088a2:	0019      	movs	r1, r3
 80088a4:	4b21      	ldr	r3, [pc, #132]	@ (800892c <HAL_RCC_ClockConfig+0x1f0>)
 80088a6:	683a      	ldr	r2, [r7, #0]
 80088a8:	430a      	orrs	r2, r1
 80088aa:	601a      	str	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by polling the FLASH_ACR register */
		tickstart = HAL_GetTick();
 80088ac:	f7fb ffca 	bl	8004844 <HAL_GetTick>
 80088b0:	0003      	movs	r3, r0
 80088b2:	60fb      	str	r3, [r7, #12]

		while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80088b4:	e009      	b.n	80088ca <HAL_RCC_ClockConfig+0x18e>
		{
			if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088b6:	f7fb ffc5 	bl	8004844 <HAL_GetTick>
 80088ba:	0002      	movs	r2, r0
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	1ad3      	subs	r3, r2, r3
 80088c0:	4a1b      	ldr	r2, [pc, #108]	@ (8008930 <HAL_RCC_ClockConfig+0x1f4>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d901      	bls.n	80088ca <HAL_RCC_ClockConfig+0x18e>
			{
				return HAL_TIMEOUT;
 80088c6:	2303      	movs	r3, #3
 80088c8:	e02c      	b.n	8008924 <HAL_RCC_ClockConfig+0x1e8>
		while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80088ca:	4b18      	ldr	r3, [pc, #96]	@ (800892c <HAL_RCC_ClockConfig+0x1f0>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2207      	movs	r2, #7
 80088d0:	4013      	ands	r3, r2
 80088d2:	683a      	ldr	r2, [r7, #0]
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d1ee      	bne.n	80088b6 <HAL_RCC_ClockConfig+0x17a>
			}
		}
	}

	/*-------------------------- PCLK1 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2204      	movs	r2, #4
 80088de:	4013      	ands	r3, r2
 80088e0:	d009      	beq.n	80088f6 <HAL_RCC_ClockConfig+0x1ba>
			== RCC_CLOCKTYPE_PCLK1)
	{
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80088e2:	4b14      	ldr	r3, [pc, #80]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 80088e4:	689b      	ldr	r3, [r3, #8]
 80088e6:	4a15      	ldr	r2, [pc, #84]	@ (800893c <HAL_RCC_ClockConfig+0x200>)
 80088e8:	4013      	ands	r3, r2
 80088ea:	0019      	movs	r1, r3
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	68da      	ldr	r2, [r3, #12]
 80088f0:	4b10      	ldr	r3, [pc, #64]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 80088f2:	430a      	orrs	r2, r1
 80088f4:	609a      	str	r2, [r3, #8]
	}

	/* Update the SystemCoreClock global variable */
	SystemCoreClock =
			(HAL_RCC_GetSysClockFreq()
 80088f6:	f000 f829 	bl	800894c <HAL_RCC_GetSysClockFreq>
 80088fa:	0001      	movs	r1, r0
					>> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 80088fc:	4b0d      	ldr	r3, [pc, #52]	@ (8008934 <HAL_RCC_ClockConfig+0x1f8>)
 80088fe:	689b      	ldr	r3, [r3, #8]
							>> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8008900:	0a1b      	lsrs	r3, r3, #8
 8008902:	220f      	movs	r2, #15
 8008904:	401a      	ands	r2, r3
					>> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 8008906:	4b0e      	ldr	r3, [pc, #56]	@ (8008940 <HAL_RCC_ClockConfig+0x204>)
 8008908:	0092      	lsls	r2, r2, #2
 800890a:	58d3      	ldr	r3, [r2, r3]
							>> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800890c:	221f      	movs	r2, #31
 800890e:	4013      	ands	r3, r2
					>> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 8008910:	000a      	movs	r2, r1
 8008912:	40da      	lsrs	r2, r3
	SystemCoreClock =
 8008914:	4b0b      	ldr	r3, [pc, #44]	@ (8008944 <HAL_RCC_ClockConfig+0x208>)
 8008916:	601a      	str	r2, [r3, #0]

	/* Configure the source of time base considering new system clocks settings*/
	return HAL_InitTick(uwTickPrio);
 8008918:	4b0b      	ldr	r3, [pc, #44]	@ (8008948 <HAL_RCC_ClockConfig+0x20c>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	0018      	movs	r0, r3
 800891e:	f7fb ff35 	bl	800478c <HAL_InitTick>
 8008922:	0003      	movs	r3, r0
}
 8008924:	0018      	movs	r0, r3
 8008926:	46bd      	mov	sp, r7
 8008928:	b004      	add	sp, #16
 800892a:	bd80      	pop	{r7, pc}
 800892c:	40022000 	.word	0x40022000
 8008930:	00001388 	.word	0x00001388
 8008934:	40021000 	.word	0x40021000
 8008938:	fffff0ff 	.word	0xfffff0ff
 800893c:	ffff8fff 	.word	0xffff8fff
 8008940:	080138d0 	.word	0x080138d0
 8008944:	2000001c 	.word	0x2000001c
 8008948:	20000020 	.word	0x20000020

0800894c <HAL_RCC_GetSysClockFreq>:
 *
 *
 * @retval SYSCLK frequency
 */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b086      	sub	sp, #24
 8008950:	af00      	add	r7, sp, #0
	uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
	uint32_t sysclockfreq;

	if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008952:	4b3c      	ldr	r3, [pc, #240]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008954:	689b      	ldr	r3, [r3, #8]
 8008956:	2238      	movs	r2, #56	@ 0x38
 8008958:	4013      	ands	r3, r2
 800895a:	d10f      	bne.n	800897c <HAL_RCC_GetSysClockFreq+0x30>
	{
		/* HSISYS can be derived for HSI16 */
		hsidiv = (1UL
				<< ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800895c:	4b39      	ldr	r3, [pc, #228]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	0adb      	lsrs	r3, r3, #11
 8008962:	2207      	movs	r2, #7
 8008964:	4013      	ands	r3, r2
		hsidiv = (1UL
 8008966:	2201      	movs	r2, #1
 8008968:	409a      	lsls	r2, r3
 800896a:	0013      	movs	r3, r2
 800896c:	603b      	str	r3, [r7, #0]

		/* HSI used as system clock source */
		sysclockfreq = (HSI_VALUE / hsidiv);
 800896e:	6839      	ldr	r1, [r7, #0]
 8008970:	4835      	ldr	r0, [pc, #212]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xfc>)
 8008972:	f7f7 fbed 	bl	8000150 <__udivsi3>
 8008976:	0003      	movs	r3, r0
 8008978:	613b      	str	r3, [r7, #16]
 800897a:	e05d      	b.n	8008a38 <HAL_RCC_GetSysClockFreq+0xec>
	}
	else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800897c:	4b31      	ldr	r3, [pc, #196]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	2238      	movs	r2, #56	@ 0x38
 8008982:	4013      	ands	r3, r2
 8008984:	2b08      	cmp	r3, #8
 8008986:	d102      	bne.n	800898e <HAL_RCC_GetSysClockFreq+0x42>
	{
		/* HSE used as system clock source */
		sysclockfreq = HSE_VALUE;
 8008988:	4b30      	ldr	r3, [pc, #192]	@ (8008a4c <HAL_RCC_GetSysClockFreq+0x100>)
 800898a:	613b      	str	r3, [r7, #16]
 800898c:	e054      	b.n	8008a38 <HAL_RCC_GetSysClockFreq+0xec>
	}
	else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800898e:	4b2d      	ldr	r3, [pc, #180]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008990:	689b      	ldr	r3, [r3, #8]
 8008992:	2238      	movs	r2, #56	@ 0x38
 8008994:	4013      	ands	r3, r2
 8008996:	2b10      	cmp	r3, #16
 8008998:	d138      	bne.n	8008a0c <HAL_RCC_GetSysClockFreq+0xc0>
		/* PLL used as system clock  source */

		/* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
		 SYSCLK = PLL_VCO / PLLR
		 */
		pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800899a:	4b2a      	ldr	r3, [pc, #168]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	2203      	movs	r2, #3
 80089a0:	4013      	ands	r3, r2
 80089a2:	60fb      	str	r3, [r7, #12]
		pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 80089a4:	4b27      	ldr	r3, [pc, #156]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 80089a6:	68db      	ldr	r3, [r3, #12]
 80089a8:	091b      	lsrs	r3, r3, #4
 80089aa:	2207      	movs	r2, #7
 80089ac:	4013      	ands	r3, r2
 80089ae:	3301      	adds	r3, #1
 80089b0:	60bb      	str	r3, [r7, #8]

		switch (pllsource)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2b03      	cmp	r3, #3
 80089b6:	d10d      	bne.n	80089d4 <HAL_RCC_GetSysClockFreq+0x88>
		{
		case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */
			pllvco =
					(HSE_VALUE / pllm)
 80089b8:	68b9      	ldr	r1, [r7, #8]
 80089ba:	4824      	ldr	r0, [pc, #144]	@ (8008a4c <HAL_RCC_GetSysClockFreq+0x100>)
 80089bc:	f7f7 fbc8 	bl	8000150 <__udivsi3>
 80089c0:	0003      	movs	r3, r0
 80089c2:	0019      	movs	r1, r3
							* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 80089c4:	4b1f      	ldr	r3, [pc, #124]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 80089c6:	68db      	ldr	r3, [r3, #12]
									>> RCC_PLLCFGR_PLLN_Pos);
 80089c8:	0a1b      	lsrs	r3, r3, #8
 80089ca:	227f      	movs	r2, #127	@ 0x7f
 80089cc:	4013      	ands	r3, r2
			pllvco =
 80089ce:	434b      	muls	r3, r1
 80089d0:	617b      	str	r3, [r7, #20]
			break;
 80089d2:	e00d      	b.n	80089f0 <HAL_RCC_GetSysClockFreq+0xa4>

		case RCC_PLLSOURCE_HSI: /* HSI16 used as PLL clock source */
		default: /* HSI16 used as PLL clock source */
			pllvco =
					(HSI_VALUE / pllm)
 80089d4:	68b9      	ldr	r1, [r7, #8]
 80089d6:	481c      	ldr	r0, [pc, #112]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xfc>)
 80089d8:	f7f7 fbba 	bl	8000150 <__udivsi3>
 80089dc:	0003      	movs	r3, r0
 80089de:	0019      	movs	r1, r3
							* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 80089e0:	4b18      	ldr	r3, [pc, #96]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 80089e2:	68db      	ldr	r3, [r3, #12]
									>> RCC_PLLCFGR_PLLN_Pos);
 80089e4:	0a1b      	lsrs	r3, r3, #8
 80089e6:	227f      	movs	r2, #127	@ 0x7f
 80089e8:	4013      	ands	r3, r2
			pllvco =
 80089ea:	434b      	muls	r3, r1
 80089ec:	617b      	str	r3, [r7, #20]
			break;
 80089ee:	46c0      	nop			@ (mov r8, r8)
		}
		pllr =
				(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos)
 80089f0:	4b14      	ldr	r3, [pc, #80]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 80089f2:	68db      	ldr	r3, [r3, #12]
 80089f4:	0f5b      	lsrs	r3, r3, #29
 80089f6:	2207      	movs	r2, #7
 80089f8:	4013      	ands	r3, r2
		pllr =
 80089fa:	3301      	adds	r3, #1
 80089fc:	607b      	str	r3, [r7, #4]
						+ 1U);
		sysclockfreq = pllvco / pllr;
 80089fe:	6879      	ldr	r1, [r7, #4]
 8008a00:	6978      	ldr	r0, [r7, #20]
 8008a02:	f7f7 fba5 	bl	8000150 <__udivsi3>
 8008a06:	0003      	movs	r3, r0
 8008a08:	613b      	str	r3, [r7, #16]
 8008a0a:	e015      	b.n	8008a38 <HAL_RCC_GetSysClockFreq+0xec>
	}
	else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008a0e:	689b      	ldr	r3, [r3, #8]
 8008a10:	2238      	movs	r2, #56	@ 0x38
 8008a12:	4013      	ands	r3, r2
 8008a14:	2b20      	cmp	r3, #32
 8008a16:	d103      	bne.n	8008a20 <HAL_RCC_GetSysClockFreq+0xd4>
	{
		/* LSE used as system clock source */
		sysclockfreq = LSE_VALUE;
 8008a18:	2380      	movs	r3, #128	@ 0x80
 8008a1a:	021b      	lsls	r3, r3, #8
 8008a1c:	613b      	str	r3, [r7, #16]
 8008a1e:	e00b      	b.n	8008a38 <HAL_RCC_GetSysClockFreq+0xec>
	}
	else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008a20:	4b08      	ldr	r3, [pc, #32]	@ (8008a44 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008a22:	689b      	ldr	r3, [r3, #8]
 8008a24:	2238      	movs	r2, #56	@ 0x38
 8008a26:	4013      	ands	r3, r2
 8008a28:	2b18      	cmp	r3, #24
 8008a2a:	d103      	bne.n	8008a34 <HAL_RCC_GetSysClockFreq+0xe8>
	{
		/* LSI used as system clock source */
		sysclockfreq = LSI_VALUE;
 8008a2c:	23fa      	movs	r3, #250	@ 0xfa
 8008a2e:	01db      	lsls	r3, r3, #7
 8008a30:	613b      	str	r3, [r7, #16]
 8008a32:	e001      	b.n	8008a38 <HAL_RCC_GetSysClockFreq+0xec>
	}
	else
	{
		sysclockfreq = 0U;
 8008a34:	2300      	movs	r3, #0
 8008a36:	613b      	str	r3, [r7, #16]
	}

	return sysclockfreq;
 8008a38:	693b      	ldr	r3, [r7, #16]
}
 8008a3a:	0018      	movs	r0, r3
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	b006      	add	sp, #24
 8008a40:	bd80      	pop	{r7, pc}
 8008a42:	46c0      	nop			@ (mov r8, r8)
 8008a44:	40021000 	.word	0x40021000
 8008a48:	00f42400 	.word	0x00f42400
 8008a4c:	007a1200 	.word	0x007a1200

08008a50 <HAL_RCC_GetHCLKFreq>:
 *
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
 * @retval HCLK frequency in Hz
 */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	af00      	add	r7, sp, #0
	return SystemCoreClock;
 8008a54:	4b02      	ldr	r3, [pc, #8]	@ (8008a60 <HAL_RCC_GetHCLKFreq+0x10>)
 8008a56:	681b      	ldr	r3, [r3, #0]
}
 8008a58:	0018      	movs	r0, r3
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	46c0      	nop			@ (mov r8, r8)
 8008a60:	2000001c 	.word	0x2000001c

08008a64 <HAL_RCC_GetPCLK1Freq>:
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency in Hz
 */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a64:	b5b0      	push	{r4, r5, r7, lr}
 8008a66:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return ((uint32_t) (__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(),
 8008a68:	f7ff fff2 	bl	8008a50 <HAL_RCC_GetHCLKFreq>
 8008a6c:	0004      	movs	r4, r0
 8008a6e:	f7ff faf9 	bl	8008064 <LL_RCC_GetAPB1Prescaler>
 8008a72:	0003      	movs	r3, r0
 8008a74:	0b1a      	lsrs	r2, r3, #12
 8008a76:	4b05      	ldr	r3, [pc, #20]	@ (8008a8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8008a78:	0092      	lsls	r2, r2, #2
 8008a7a:	58d3      	ldr	r3, [r2, r3]
 8008a7c:	221f      	movs	r2, #31
 8008a7e:	4013      	ands	r3, r2
 8008a80:	40dc      	lsrs	r4, r3
 8008a82:	0023      	movs	r3, r4
			LL_RCC_GetAPB1Prescaler())));
}
 8008a84:	0018      	movs	r0, r3
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bdb0      	pop	{r4, r5, r7, pc}
 8008a8a:	46c0      	nop			@ (mov r8, r8)
 8008a8c:	08013910 	.word	0x08013910

08008a90 <HAL_RCCEx_PeriphCLKConfig>:
 *
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(
		RCC_PeriphCLKInitTypeDef *PeriphClkInit)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b086      	sub	sp, #24
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
	uint32_t tmpregister;
	uint32_t tickstart;
	HAL_StatusTypeDef ret = HAL_OK; /* Intermediate status */
 8008a98:	2313      	movs	r3, #19
 8008a9a:	18fb      	adds	r3, r7, r3
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef status = HAL_OK; /* Final status */
 8008aa0:	2312      	movs	r3, #18
 8008aa2:	18fb      	adds	r3, r7, r3
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	701a      	strb	r2, [r3, #0]

	/* Check the parameters */
	assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

	/*-------------------------- RTC clock source configuration ----------------------*/
	if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	2380      	movs	r3, #128	@ 0x80
 8008aae:	029b      	lsls	r3, r3, #10
 8008ab0:	4013      	ands	r3, r2
 8008ab2:	d100      	bne.n	8008ab6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8008ab4:	e0ad      	b.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x182>
			== RCC_PERIPHCLK_RTC)
	{
		FlagStatus pwrclkchanged = RESET;
 8008ab6:	2011      	movs	r0, #17
 8008ab8:	183b      	adds	r3, r7, r0
 8008aba:	2200      	movs	r2, #0
 8008abc:	701a      	strb	r2, [r3, #0]

		/* Check for RTC Parameters used to output RTCCLK */
		assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

		/* Enable Power Clock */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008abe:	4b47      	ldr	r3, [pc, #284]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008ac0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008ac2:	2380      	movs	r3, #128	@ 0x80
 8008ac4:	055b      	lsls	r3, r3, #21
 8008ac6:	4013      	ands	r3, r2
 8008ac8:	d110      	bne.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0x5c>
		{
			__HAL_RCC_PWR_CLK_ENABLE();
 8008aca:	4b44      	ldr	r3, [pc, #272]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008acc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008ace:	4b43      	ldr	r3, [pc, #268]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008ad0:	2180      	movs	r1, #128	@ 0x80
 8008ad2:	0549      	lsls	r1, r1, #21
 8008ad4:	430a      	orrs	r2, r1
 8008ad6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008ad8:	4b40      	ldr	r3, [pc, #256]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008ada:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008adc:	2380      	movs	r3, #128	@ 0x80
 8008ade:	055b      	lsls	r3, r3, #21
 8008ae0:	4013      	ands	r3, r2
 8008ae2:	60bb      	str	r3, [r7, #8]
 8008ae4:	68bb      	ldr	r3, [r7, #8]
			pwrclkchanged = SET;
 8008ae6:	183b      	adds	r3, r7, r0
 8008ae8:	2201      	movs	r2, #1
 8008aea:	701a      	strb	r2, [r3, #0]
		}

		/* Enable write access to Backup domain */
		SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008aec:	4b3c      	ldr	r3, [pc, #240]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8008aee:	681a      	ldr	r2, [r3, #0]
 8008af0:	4b3b      	ldr	r3, [pc, #236]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8008af2:	2180      	movs	r1, #128	@ 0x80
 8008af4:	0049      	lsls	r1, r1, #1
 8008af6:	430a      	orrs	r2, r1
 8008af8:	601a      	str	r2, [r3, #0]

		/* Wait for Backup domain Write protection disable */
		tickstart = HAL_GetTick();
 8008afa:	f7fb fea3 	bl	8004844 <HAL_GetTick>
 8008afe:	0003      	movs	r3, r0
 8008b00:	60fb      	str	r3, [r7, #12]

		while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b02:	e00b      	b.n	8008b1c <HAL_RCCEx_PeriphCLKConfig+0x8c>
		{
			if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b04:	f7fb fe9e 	bl	8004844 <HAL_GetTick>
 8008b08:	0002      	movs	r2, r0
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	1ad3      	subs	r3, r2, r3
 8008b0e:	2b02      	cmp	r3, #2
 8008b10:	d904      	bls.n	8008b1c <HAL_RCCEx_PeriphCLKConfig+0x8c>
			{
				ret = HAL_TIMEOUT;
 8008b12:	2313      	movs	r3, #19
 8008b14:	18fb      	adds	r3, r7, r3
 8008b16:	2203      	movs	r2, #3
 8008b18:	701a      	strb	r2, [r3, #0]
				break;
 8008b1a:	e005      	b.n	8008b28 <HAL_RCCEx_PeriphCLKConfig+0x98>
		while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b1c:	4b30      	ldr	r3, [pc, #192]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	2380      	movs	r3, #128	@ 0x80
 8008b22:	005b      	lsls	r3, r3, #1
 8008b24:	4013      	ands	r3, r2
 8008b26:	d0ed      	beq.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x74>
			}
		}

		if (ret == HAL_OK)
 8008b28:	2313      	movs	r3, #19
 8008b2a:	18fb      	adds	r3, r7, r3
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d15e      	bne.n	8008bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>
		{
			/* Reset the Backup domain only if the RTC Clock source selection is modified from default */
			tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008b32:	4b2a      	ldr	r3, [pc, #168]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008b34:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b36:	23c0      	movs	r3, #192	@ 0xc0
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	4013      	ands	r3, r2
 8008b3c:	617b      	str	r3, [r7, #20]

			/* Reset the Backup domain only if the RTC Clock source selection is modified */
			if ((tmpregister != RCC_RTCCLKSOURCE_NONE)
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d019      	beq.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
					&& (tmpregister != PeriphClkInit->RTCClockSelection))
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b48:	697a      	ldr	r2, [r7, #20]
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d014      	beq.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
			{
				/* Store the content of BDCR register before the reset of Backup Domain */
				tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008b4e:	4b23      	ldr	r3, [pc, #140]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b52:	4a24      	ldr	r2, [pc, #144]	@ (8008be4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8008b54:	4013      	ands	r3, r2
 8008b56:	617b      	str	r3, [r7, #20]
				/* RTC Clock selection can be changed only if the Backup Domain is reset */
				__HAL_RCC_BACKUPRESET_FORCE();
 8008b58:	4b20      	ldr	r3, [pc, #128]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008b5a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b5c:	4b1f      	ldr	r3, [pc, #124]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008b5e:	2180      	movs	r1, #128	@ 0x80
 8008b60:	0249      	lsls	r1, r1, #9
 8008b62:	430a      	orrs	r2, r1
 8008b64:	65da      	str	r2, [r3, #92]	@ 0x5c
				__HAL_RCC_BACKUPRESET_RELEASE();
 8008b66:	4b1d      	ldr	r3, [pc, #116]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008b68:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008b6c:	491e      	ldr	r1, [pc, #120]	@ (8008be8 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8008b6e:	400a      	ands	r2, r1
 8008b70:	65da      	str	r2, [r3, #92]	@ 0x5c
				/* Restore the Content of BDCR register */
				RCC->BDCR = tmpregister;
 8008b72:	4b1a      	ldr	r3, [pc, #104]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008b74:	697a      	ldr	r2, [r7, #20]
 8008b76:	65da      	str	r2, [r3, #92]	@ 0x5c
			}

			/* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
			if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	4013      	ands	r3, r2
 8008b7e:	d016      	beq.n	8008bae <HAL_RCCEx_PeriphCLKConfig+0x11e>
			{
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8008b80:	f7fb fe60 	bl	8004844 <HAL_GetTick>
 8008b84:	0003      	movs	r3, r0
 8008b86:	60fb      	str	r3, [r7, #12]

				/* Wait till LSE is ready */
				while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b88:	e00c      	b.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x114>
				{
					if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b8a:	f7fb fe5b 	bl	8004844 <HAL_GetTick>
 8008b8e:	0002      	movs	r2, r0
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	1ad3      	subs	r3, r2, r3
 8008b94:	4a15      	ldr	r2, [pc, #84]	@ (8008bec <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d904      	bls.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x114>
					{
						ret = HAL_TIMEOUT;
 8008b9a:	2313      	movs	r3, #19
 8008b9c:	18fb      	adds	r3, r7, r3
 8008b9e:	2203      	movs	r2, #3
 8008ba0:	701a      	strb	r2, [r3, #0]
						break;
 8008ba2:	e004      	b.n	8008bae <HAL_RCCEx_PeriphCLKConfig+0x11e>
				while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ba8:	2202      	movs	r2, #2
 8008baa:	4013      	ands	r3, r2
 8008bac:	d0ed      	beq.n	8008b8a <HAL_RCCEx_PeriphCLKConfig+0xfa>
					}
				}
			}

			if (ret == HAL_OK)
 8008bae:	2313      	movs	r3, #19
 8008bb0:	18fb      	adds	r3, r7, r3
 8008bb2:	781b      	ldrb	r3, [r3, #0]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d10a      	bne.n	8008bce <HAL_RCCEx_PeriphCLKConfig+0x13e>
			{
				/* Apply new RTC clock source selection */
				__HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008bb8:	4b08      	ldr	r3, [pc, #32]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bbc:	4a09      	ldr	r2, [pc, #36]	@ (8008be4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8008bbe:	4013      	ands	r3, r2
 8008bc0:	0019      	movs	r1, r3
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008bc6:	4b05      	ldr	r3, [pc, #20]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8008bc8:	430a      	orrs	r2, r1
 8008bca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008bcc:	e016      	b.n	8008bfc <HAL_RCCEx_PeriphCLKConfig+0x16c>
			}
			else
			{
				/* set overall return value */
				status = ret;
 8008bce:	2312      	movs	r3, #18
 8008bd0:	18fb      	adds	r3, r7, r3
 8008bd2:	2213      	movs	r2, #19
 8008bd4:	18ba      	adds	r2, r7, r2
 8008bd6:	7812      	ldrb	r2, [r2, #0]
 8008bd8:	701a      	strb	r2, [r3, #0]
 8008bda:	e00f      	b.n	8008bfc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8008bdc:	40021000 	.word	0x40021000
 8008be0:	40007000 	.word	0x40007000
 8008be4:	fffffcff 	.word	0xfffffcff
 8008be8:	fffeffff 	.word	0xfffeffff
 8008bec:	00001388 	.word	0x00001388
			}
		}
		else
		{
			/* set overall return value */
			status = ret;
 8008bf0:	2312      	movs	r3, #18
 8008bf2:	18fb      	adds	r3, r7, r3
 8008bf4:	2213      	movs	r2, #19
 8008bf6:	18ba      	adds	r2, r7, r2
 8008bf8:	7812      	ldrb	r2, [r2, #0]
 8008bfa:	701a      	strb	r2, [r3, #0]
		}

		/* Restore clock configuration if changed */
		if (pwrclkchanged == SET)
 8008bfc:	2311      	movs	r3, #17
 8008bfe:	18fb      	adds	r3, r7, r3
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d105      	bne.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x182>
		{
			__HAL_RCC_PWR_CLK_DISABLE();
 8008c06:	4bb6      	ldr	r3, [pc, #728]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c0a:	4bb5      	ldr	r3, [pc, #724]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c0c:	49b5      	ldr	r1, [pc, #724]	@ (8008ee4 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8008c0e:	400a      	ands	r2, r1
 8008c10:	63da      	str	r2, [r3, #60]	@ 0x3c
		}
	}

	/*-------------------------- USART1 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	2201      	movs	r2, #1
 8008c18:	4013      	ands	r3, r2
 8008c1a:	d009      	beq.n	8008c30 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
		/* Check the parameters */
		assert_param(
				IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

		/* Configure the USART1 clock source */
		__HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008c1c:	4bb0      	ldr	r3, [pc, #704]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c20:	2203      	movs	r2, #3
 8008c22:	4393      	bics	r3, r2
 8008c24:	0019      	movs	r1, r3
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	685a      	ldr	r2, [r3, #4]
 8008c2a:	4bad      	ldr	r3, [pc, #692]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c2c:	430a      	orrs	r2, r1
 8008c2e:	655a      	str	r2, [r3, #84]	@ 0x54
	}

#if defined(RCC_CCIPR_USART2SEL)
	/*-------------------------- USART2 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2202      	movs	r2, #2
 8008c36:	4013      	ands	r3, r2
 8008c38:	d009      	beq.n	8008c4e <HAL_RCCEx_PeriphCLKConfig+0x1be>
		/* Check the parameters */
		assert_param(
				IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

		/* Configure the USART2 clock source */
		__HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008c3a:	4ba9      	ldr	r3, [pc, #676]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c3e:	220c      	movs	r2, #12
 8008c40:	4393      	bics	r3, r2
 8008c42:	0019      	movs	r1, r3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	689a      	ldr	r2, [r3, #8]
 8008c48:	4ba5      	ldr	r3, [pc, #660]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c4a:	430a      	orrs	r2, r1
 8008c4c:	655a      	str	r2, [r3, #84]	@ 0x54
	}
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
	/*-------------------------- USART3 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2204      	movs	r2, #4
 8008c54:	4013      	ands	r3, r2
 8008c56:	d009      	beq.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
		/* Check the parameters */
		assert_param(
				IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

		/* Configure the USART3 clock source */
		__HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008c58:	4ba1      	ldr	r3, [pc, #644]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c5c:	2230      	movs	r2, #48	@ 0x30
 8008c5e:	4393      	bics	r3, r2
 8008c60:	0019      	movs	r1, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	68da      	ldr	r2, [r3, #12]
 8008c66:	4b9e      	ldr	r3, [pc, #632]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c68:	430a      	orrs	r2, r1
 8008c6a:	655a      	str	r2, [r3, #84]	@ 0x54
	}
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
	/*-------------------------- LPUART1 clock source configuration ------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2210      	movs	r2, #16
 8008c72:	4013      	ands	r3, r2
 8008c74:	d009      	beq.n	8008c8a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
		/* Check the parameters */
		assert_param(
				IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

		/* Configure the LPUART1 clock source */
		__HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008c76:	4b9a      	ldr	r3, [pc, #616]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c7a:	4a9b      	ldr	r2, [pc, #620]	@ (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8008c7c:	4013      	ands	r3, r2
 8008c7e:	0019      	movs	r1, r3
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	691a      	ldr	r2, [r3, #16]
 8008c84:	4b96      	ldr	r3, [pc, #600]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c86:	430a      	orrs	r2, r1
 8008c88:	655a      	str	r2, [r3, #84]	@ 0x54
	}
#endif /* LPUART1 */

#if defined(LPUART2)
	/*-------------------------- LPUART2 clock source configuration ------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	2380      	movs	r3, #128	@ 0x80
 8008c90:	015b      	lsls	r3, r3, #5
 8008c92:	4013      	ands	r3, r2
 8008c94:	d009      	beq.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x21a>
		/* Check the parameters */
		assert_param(
				IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

		/* Configure the LPUART clock source */
		__HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8008c96:	4b92      	ldr	r3, [pc, #584]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c9a:	4a94      	ldr	r2, [pc, #592]	@ (8008eec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c9c:	4013      	ands	r3, r2
 8008c9e:	0019      	movs	r1, r3
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	695a      	ldr	r2, [r3, #20]
 8008ca4:	4b8e      	ldr	r3, [pc, #568]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008ca6:	430a      	orrs	r2, r1
 8008ca8:	655a      	str	r2, [r3, #84]	@ 0x54
	}
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
	/*-------------------------- LPTIM1 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	2380      	movs	r3, #128	@ 0x80
 8008cb0:	009b      	lsls	r3, r3, #2
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	d009      	beq.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x23a>
			== (RCC_PERIPHCLK_LPTIM1))
	{
		assert_param(
				IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
		__HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008cb6:	4b8a      	ldr	r3, [pc, #552]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cba:	4a8d      	ldr	r2, [pc, #564]	@ (8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8008cbc:	4013      	ands	r3, r2
 8008cbe:	0019      	movs	r1, r3
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008cc4:	4b86      	ldr	r3, [pc, #536]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008cc6:	430a      	orrs	r2, r1
 8008cc8:	655a      	str	r2, [r3, #84]	@ 0x54
	}
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
	/*-------------------------- LPTIM2 clock source configuration -------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681a      	ldr	r2, [r3, #0]
 8008cce:	2380      	movs	r3, #128	@ 0x80
 8008cd0:	00db      	lsls	r3, r3, #3
 8008cd2:	4013      	ands	r3, r2
 8008cd4:	d009      	beq.n	8008cea <HAL_RCCEx_PeriphCLKConfig+0x25a>
			== (RCC_PERIPHCLK_LPTIM2))
	{
		assert_param(
				IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
		__HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008cd6:	4b82      	ldr	r3, [pc, #520]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cda:	4a86      	ldr	r2, [pc, #536]	@ (8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8008cdc:	4013      	ands	r3, r2
 8008cde:	0019      	movs	r1, r3
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ce4:	4b7e      	ldr	r3, [pc, #504]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	655a      	str	r2, [r3, #84]	@ 0x54
	}
#endif /* RCC_CCIPR_LPTIM2SEL */

	/*-------------------------- I2C1 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	2220      	movs	r2, #32
 8008cf0:	4013      	ands	r3, r2
 8008cf2:	d009      	beq.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x278>
	{
		/* Check the parameters */
		assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

		/* Configure the I2C1 clock source */
		__HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008cf4:	4b7a      	ldr	r3, [pc, #488]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cf8:	4a7f      	ldr	r2, [pc, #508]	@ (8008ef8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008cfa:	4013      	ands	r3, r2
 8008cfc:	0019      	movs	r1, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	699a      	ldr	r2, [r3, #24]
 8008d02:	4b77      	ldr	r3, [pc, #476]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d04:	430a      	orrs	r2, r1
 8008d06:	655a      	str	r2, [r3, #84]	@ 0x54
	}

#if defined(RCC_CCIPR_I2C2SEL)
	/*-------------------------- I2C2 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2240      	movs	r2, #64	@ 0x40
 8008d0e:	4013      	ands	r3, r2
 8008d10:	d009      	beq.n	8008d26 <HAL_RCCEx_PeriphCLKConfig+0x296>
	{
		/* Check the parameters */
		assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

		/* Configure the I2C2 clock source */
		__HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008d12:	4b73      	ldr	r3, [pc, #460]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d16:	4a79      	ldr	r2, [pc, #484]	@ (8008efc <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8008d18:	4013      	ands	r3, r2
 8008d1a:	0019      	movs	r1, r3
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	69da      	ldr	r2, [r3, #28]
 8008d20:	4b6f      	ldr	r3, [pc, #444]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d22:	430a      	orrs	r2, r1
 8008d24:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
	/*-------------------------- ADC clock source configuration ----------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	2380      	movs	r3, #128	@ 0x80
 8008d2c:	01db      	lsls	r3, r3, #7
 8008d2e:	4013      	ands	r3, r2
 8008d30:	d015      	beq.n	8008d5e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
	{
		/* Check the parameters */
		assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

		/* Configure the ADC interface clock source */
		__HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008d32:	4b6b      	ldr	r3, [pc, #428]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	0899      	lsrs	r1, r3, #2
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d3e:	4b68      	ldr	r3, [pc, #416]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d40:	430a      	orrs	r2, r1
 8008d42:	655a      	str	r2, [r3, #84]	@ 0x54

		if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d48:	2380      	movs	r3, #128	@ 0x80
 8008d4a:	05db      	lsls	r3, r3, #23
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	d106      	bne.n	8008d5e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
		{
			/* Enable PLLPCLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008d50:	4b63      	ldr	r3, [pc, #396]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d52:	68da      	ldr	r2, [r3, #12]
 8008d54:	4b62      	ldr	r3, [pc, #392]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d56:	2180      	movs	r1, #128	@ 0x80
 8008d58:	0249      	lsls	r1, r1, #9
 8008d5a:	430a      	orrs	r2, r1
 8008d5c:	60da      	str	r2, [r3, #12]
		}
	}

#if defined(CEC)
	/*-------------------------- CEC clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681a      	ldr	r2, [r3, #0]
 8008d62:	2380      	movs	r3, #128	@ 0x80
 8008d64:	031b      	lsls	r3, r3, #12
 8008d66:	4013      	ands	r3, r2
 8008d68:	d009      	beq.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
	{
		/* Check the parameters */
		assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

		/* Configure the CEC clock source */
		__HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008d6a:	4b5d      	ldr	r3, [pc, #372]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d6e:	2240      	movs	r2, #64	@ 0x40
 8008d70:	4393      	bics	r3, r2
 8008d72:	0019      	movs	r1, r3
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008d78:	4b59      	ldr	r3, [pc, #356]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d7a:	430a      	orrs	r2, r1
 8008d7c:	655a      	str	r2, [r3, #84]	@ 0x54
	}
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
	/*-------------------------- TIM1 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	2380      	movs	r3, #128	@ 0x80
 8008d84:	039b      	lsls	r3, r3, #14
 8008d86:	4013      	ands	r3, r2
 8008d88:	d016      	beq.n	8008db8 <HAL_RCCEx_PeriphCLKConfig+0x328>
	{
		/* Check the parameters */
		assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

		/* Configure the TIM1 clock source */
		__HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008d8a:	4b55      	ldr	r3, [pc, #340]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d8e:	4a5c      	ldr	r2, [pc, #368]	@ (8008f00 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8008d90:	4013      	ands	r3, r2
 8008d92:	0019      	movs	r1, r3
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d98:	4b51      	ldr	r3, [pc, #324]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008d9a:	430a      	orrs	r2, r1
 8008d9c:	655a      	str	r2, [r3, #84]	@ 0x54

		if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008da2:	2380      	movs	r3, #128	@ 0x80
 8008da4:	03db      	lsls	r3, r3, #15
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d106      	bne.n	8008db8 <HAL_RCCEx_PeriphCLKConfig+0x328>
		{
			/* Enable PLLQCLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008daa:	4b4d      	ldr	r3, [pc, #308]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008dac:	68da      	ldr	r2, [r3, #12]
 8008dae:	4b4c      	ldr	r3, [pc, #304]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008db0:	2180      	movs	r1, #128	@ 0x80
 8008db2:	0449      	lsls	r1, r1, #17
 8008db4:	430a      	orrs	r2, r1
 8008db6:	60da      	str	r2, [r3, #12]
	}
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
	/*-------------------------- TIM15 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	2380      	movs	r3, #128	@ 0x80
 8008dbe:	03db      	lsls	r3, r3, #15
 8008dc0:	4013      	ands	r3, r2
 8008dc2:	d016      	beq.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x362>
	{
		/* Check the parameters */
		assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

		/* Configure the TIM15 clock source */
		__HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008dc4:	4b46      	ldr	r3, [pc, #280]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dc8:	4a4e      	ldr	r2, [pc, #312]	@ (8008f04 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8008dca:	4013      	ands	r3, r2
 8008dcc:	0019      	movs	r1, r3
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008dd2:	4b43      	ldr	r3, [pc, #268]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008dd4:	430a      	orrs	r2, r1
 8008dd6:	655a      	str	r2, [r3, #84]	@ 0x54

		if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008ddc:	2380      	movs	r3, #128	@ 0x80
 8008dde:	045b      	lsls	r3, r3, #17
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d106      	bne.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x362>
		{
			/* Enable PLLQCLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008de4:	4b3e      	ldr	r3, [pc, #248]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008de6:	68da      	ldr	r2, [r3, #12]
 8008de8:	4b3d      	ldr	r3, [pc, #244]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008dea:	2180      	movs	r1, #128	@ 0x80
 8008dec:	0449      	lsls	r1, r1, #17
 8008dee:	430a      	orrs	r2, r1
 8008df0:	60da      	str	r2, [r3, #12]
		}
	}
#endif /* RCC_CCIPR_TIM15SEL */

	/*-------------------------- I2S1 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	2380      	movs	r3, #128	@ 0x80
 8008df8:	011b      	lsls	r3, r3, #4
 8008dfa:	4013      	ands	r3, r2
 8008dfc:	d014      	beq.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x398>
	{
		/* Check the parameters */
		assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

		/* Configure the I2S1 clock source */
		__HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8008dfe:	4b38      	ldr	r3, [pc, #224]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e02:	2203      	movs	r2, #3
 8008e04:	4393      	bics	r3, r2
 8008e06:	0019      	movs	r1, r3
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6a1a      	ldr	r2, [r3, #32]
 8008e0c:	4b34      	ldr	r3, [pc, #208]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e0e:	430a      	orrs	r2, r1
 8008e10:	659a      	str	r2, [r3, #88]	@ 0x58

		if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6a1b      	ldr	r3, [r3, #32]
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d106      	bne.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x398>
		{
			/* Enable PLLPCLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008e1a:	4b31      	ldr	r3, [pc, #196]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e1c:	68da      	ldr	r2, [r3, #12]
 8008e1e:	4b30      	ldr	r3, [pc, #192]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e20:	2180      	movs	r1, #128	@ 0x80
 8008e22:	0249      	lsls	r1, r1, #9
 8008e24:	430a      	orrs	r2, r1
 8008e26:	60da      	str	r2, [r3, #12]
		}
	}

#if defined(RCC_CCIPR2_I2S2SEL)
	/*-------------------------- I2S2 clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	2380      	movs	r3, #128	@ 0x80
 8008e2e:	019b      	lsls	r3, r3, #6
 8008e30:	4013      	ands	r3, r2
 8008e32:	d014      	beq.n	8008e5e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
	{
		/* Check the parameters */
		assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

		/* Configure the I2S2 clock source */
		__HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8008e34:	4b2a      	ldr	r3, [pc, #168]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e38:	220c      	movs	r2, #12
 8008e3a:	4393      	bics	r3, r2
 8008e3c:	0019      	movs	r1, r3
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008e42:	4b27      	ldr	r3, [pc, #156]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e44:	430a      	orrs	r2, r1
 8008e46:	659a      	str	r2, [r3, #88]	@ 0x58

		if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e4c:	2b04      	cmp	r3, #4
 8008e4e:	d106      	bne.n	8008e5e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
		{
			/* Enable PLLPCLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008e50:	4b23      	ldr	r3, [pc, #140]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e52:	68da      	ldr	r2, [r3, #12]
 8008e54:	4b22      	ldr	r3, [pc, #136]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e56:	2180      	movs	r1, #128	@ 0x80
 8008e58:	0249      	lsls	r1, r1, #9
 8008e5a:	430a      	orrs	r2, r1
 8008e5c:	60da      	str	r2, [r3, #12]
	}
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
	/*-------------------------- USB clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681a      	ldr	r2, [r3, #0]
 8008e62:	2380      	movs	r3, #128	@ 0x80
 8008e64:	045b      	lsls	r3, r3, #17
 8008e66:	4013      	ands	r3, r2
 8008e68:	d016      	beq.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0x408>
	{
		/* Check the parameters */
		assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

		/* Configure the USB clock source */
		__HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e6e:	4a22      	ldr	r2, [pc, #136]	@ (8008ef8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008e70:	4013      	ands	r3, r2
 8008e72:	0019      	movs	r1, r3
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008e78:	4b19      	ldr	r3, [pc, #100]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e7a:	430a      	orrs	r2, r1
 8008e7c:	659a      	str	r2, [r3, #88]	@ 0x58

		if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008e82:	2380      	movs	r3, #128	@ 0x80
 8008e84:	019b      	lsls	r3, r3, #6
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d106      	bne.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0x408>
		{
			/* Enable PLLQCLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008e8a:	4b15      	ldr	r3, [pc, #84]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e8c:	68da      	ldr	r2, [r3, #12]
 8008e8e:	4b14      	ldr	r3, [pc, #80]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008e90:	2180      	movs	r1, #128	@ 0x80
 8008e92:	0449      	lsls	r1, r1, #17
 8008e94:	430a      	orrs	r2, r1
 8008e96:	60da      	str	r2, [r3, #12]
	}
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
	/*-------------------------- FDCAN clock source configuration ---------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	2380      	movs	r3, #128	@ 0x80
 8008e9e:	049b      	lsls	r3, r3, #18
 8008ea0:	4013      	ands	r3, r2
 8008ea2:	d016      	beq.n	8008ed2 <HAL_RCCEx_PeriphCLKConfig+0x442>
	{
		/* Check the parameters */
		assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

		/* Configure the FDCAN clock source */
		__HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ea8:	4a10      	ldr	r2, [pc, #64]	@ (8008eec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008eaa:	4013      	ands	r3, r2
 8008eac:	0019      	movs	r1, r3
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008eb4:	430a      	orrs	r2, r1
 8008eb6:	659a      	str	r2, [r3, #88]	@ 0x58

		if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008ebc:	2380      	movs	r3, #128	@ 0x80
 8008ebe:	005b      	lsls	r3, r3, #1
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	d106      	bne.n	8008ed2 <HAL_RCCEx_PeriphCLKConfig+0x442>
		{
			/* Enable PLLQCLK output */
			__HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008ec4:	4b06      	ldr	r3, [pc, #24]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008ec6:	68da      	ldr	r2, [r3, #12]
 8008ec8:	4b05      	ldr	r3, [pc, #20]	@ (8008ee0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8008eca:	2180      	movs	r1, #128	@ 0x80
 8008ecc:	0449      	lsls	r1, r1, #17
 8008ece:	430a      	orrs	r2, r1
 8008ed0:	60da      	str	r2, [r3, #12]
		}
	}
#endif /* FDCAN1 || FDCAN2 */

	return status;
 8008ed2:	2312      	movs	r3, #18
 8008ed4:	18fb      	adds	r3, r7, r3
 8008ed6:	781b      	ldrb	r3, [r3, #0]
}
 8008ed8:	0018      	movs	r0, r3
 8008eda:	46bd      	mov	sp, r7
 8008edc:	b006      	add	sp, #24
 8008ede:	bd80      	pop	{r7, pc}
 8008ee0:	40021000 	.word	0x40021000
 8008ee4:	efffffff 	.word	0xefffffff
 8008ee8:	fffff3ff 	.word	0xfffff3ff
 8008eec:	fffffcff 	.word	0xfffffcff
 8008ef0:	fff3ffff 	.word	0xfff3ffff
 8008ef4:	ffcfffff 	.word	0xffcfffff
 8008ef8:	ffffcfff 	.word	0xffffcfff
 8008efc:	ffff3fff 	.word	0xffff3fff
 8008f00:	ffbfffff 	.word	0xffbfffff
 8008f04:	feffffff 	.word	0xfeffffff

08008f08 <HAL_SPI_Init>:
 * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b084      	sub	sp, #16
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
	uint32_t frxth;

	/* Check the SPI handle allocation */
	if (hspi == NULL)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d101      	bne.n	8008f1a <HAL_SPI_Init+0x12>
	{
		return HAL_ERROR;
 8008f16:	2301      	movs	r3, #1
 8008f18:	e0a8      	b.n	800906c <HAL_SPI_Init+0x164>
	assert_param(IS_SPI_NSS(hspi->Init.NSS));
	assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
	assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
	assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
	assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
	if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d109      	bne.n	8008f36 <HAL_SPI_Init+0x2e>
	{
		assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
		assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

		if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	685a      	ldr	r2, [r3, #4]
 8008f26:	2382      	movs	r3, #130	@ 0x82
 8008f28:	005b      	lsls	r3, r3, #1
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d009      	beq.n	8008f42 <HAL_SPI_Init+0x3a>
					IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
		}
		else
		{
			/* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
			hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2200      	movs	r2, #0
 8008f32:	61da      	str	r2, [r3, #28]
 8008f34:	e005      	b.n	8008f42 <HAL_SPI_Init+0x3a>
	else
	{
		assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

		/* Force polarity and phase to TI protocaol requirements */
		hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	611a      	str	r2, [r3, #16]
		hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
	hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

	if (hspi->State == HAL_SPI_STATE_RESET)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	225d      	movs	r2, #93	@ 0x5d
 8008f4c:	5c9b      	ldrb	r3, [r3, r2]
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d107      	bne.n	8008f64 <HAL_SPI_Init+0x5c>
	{
		/* Allocate lock resource and initialize it */
		hspi->Lock = HAL_UNLOCKED;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	225c      	movs	r2, #92	@ 0x5c
 8008f58:	2100      	movs	r1, #0
 8008f5a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC... */
		HAL_SPI_MspInit(hspi);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	0018      	movs	r0, r3
 8008f60:	f7fb f8dc 	bl	800411c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
	}

	hspi->State = HAL_SPI_STATE_BUSY;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	225d      	movs	r2, #93	@ 0x5d
 8008f68:	2102      	movs	r1, #2
 8008f6a:	5499      	strb	r1, [r3, r2]

	/* Disable the selected SPI peripheral */
	__HAL_SPI_DISABLE(hspi);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	2140      	movs	r1, #64	@ 0x40
 8008f78:	438a      	bics	r2, r1
 8008f7a:	601a      	str	r2, [r3, #0]

	/* Align by default the rs fifo threshold on the data size */
	if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	68da      	ldr	r2, [r3, #12]
 8008f80:	23e0      	movs	r3, #224	@ 0xe0
 8008f82:	00db      	lsls	r3, r3, #3
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d902      	bls.n	8008f8e <HAL_SPI_Init+0x86>
	{
		frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	60fb      	str	r3, [r7, #12]
 8008f8c:	e002      	b.n	8008f94 <HAL_SPI_Init+0x8c>
	}
	else
	{
		frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008f8e:	2380      	movs	r3, #128	@ 0x80
 8008f90:	015b      	lsls	r3, r3, #5
 8008f92:	60fb      	str	r3, [r7, #12]
	}

	/* CRC calculation is valid only for 16Bit and 8 Bit */
	if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	68da      	ldr	r2, [r3, #12]
 8008f98:	23f0      	movs	r3, #240	@ 0xf0
 8008f9a:	011b      	lsls	r3, r3, #4
 8008f9c:	429a      	cmp	r2, r3
 8008f9e:	d008      	beq.n	8008fb2 <HAL_SPI_Init+0xaa>
			&& (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	68da      	ldr	r2, [r3, #12]
 8008fa4:	23e0      	movs	r3, #224	@ 0xe0
 8008fa6:	00db      	lsls	r3, r3, #3
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d002      	beq.n	8008fb2 <HAL_SPI_Init+0xaa>
	{
		/* CRC must be disabled */
		hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	/*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
	/* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
	 Communication speed, First bit and CRC calculation state */
	WRITE_REG(hspi->Instance->CR1,
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	685a      	ldr	r2, [r3, #4]
 8008fb6:	2382      	movs	r3, #130	@ 0x82
 8008fb8:	005b      	lsls	r3, r3, #1
 8008fba:	401a      	ands	r2, r3
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6899      	ldr	r1, [r3, #8]
 8008fc0:	2384      	movs	r3, #132	@ 0x84
 8008fc2:	021b      	lsls	r3, r3, #8
 8008fc4:	400b      	ands	r3, r1
 8008fc6:	431a      	orrs	r2, r3
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	691b      	ldr	r3, [r3, #16]
 8008fcc:	2102      	movs	r1, #2
 8008fce:	400b      	ands	r3, r1
 8008fd0:	431a      	orrs	r2, r3
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	695b      	ldr	r3, [r3, #20]
 8008fd6:	2101      	movs	r1, #1
 8008fd8:	400b      	ands	r3, r1
 8008fda:	431a      	orrs	r2, r3
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6999      	ldr	r1, [r3, #24]
 8008fe0:	2380      	movs	r3, #128	@ 0x80
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	400b      	ands	r3, r1
 8008fe6:	431a      	orrs	r2, r3
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	69db      	ldr	r3, [r3, #28]
 8008fec:	2138      	movs	r1, #56	@ 0x38
 8008fee:	400b      	ands	r3, r1
 8008ff0:	431a      	orrs	r2, r3
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6a1b      	ldr	r3, [r3, #32]
 8008ff6:	2180      	movs	r1, #128	@ 0x80
 8008ff8:	400b      	ands	r3, r1
 8008ffa:	431a      	orrs	r2, r3
 8008ffc:	0011      	movs	r1, r2
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009002:	2380      	movs	r3, #128	@ 0x80
 8009004:	019b      	lsls	r3, r3, #6
 8009006:	401a      	ands	r2, r3
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	430a      	orrs	r2, r1
 800900e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

	/* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
	WRITE_REG(hspi->Instance->CR2,
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	699b      	ldr	r3, [r3, #24]
 8009014:	0c1b      	lsrs	r3, r3, #16
 8009016:	2204      	movs	r2, #4
 8009018:	401a      	ands	r2, r3
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800901e:	2110      	movs	r1, #16
 8009020:	400b      	ands	r3, r1
 8009022:	431a      	orrs	r2, r3
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009028:	2108      	movs	r1, #8
 800902a:	400b      	ands	r3, r1
 800902c:	431a      	orrs	r2, r3
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	68d9      	ldr	r1, [r3, #12]
 8009032:	23f0      	movs	r3, #240	@ 0xf0
 8009034:	011b      	lsls	r3, r3, #4
 8009036:	400b      	ands	r3, r1
 8009038:	431a      	orrs	r2, r3
 800903a:	0011      	movs	r1, r2
 800903c:	68fa      	ldr	r2, [r7, #12]
 800903e:	2380      	movs	r3, #128	@ 0x80
 8009040:	015b      	lsls	r3, r3, #5
 8009042:	401a      	ands	r2, r3
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	430a      	orrs	r2, r1
 800904a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
	/* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
	CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	69da      	ldr	r2, [r3, #28]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4907      	ldr	r1, [pc, #28]	@ (8009074 <HAL_SPI_Init+0x16c>)
 8009058:	400a      	ands	r2, r1
 800905a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2200      	movs	r2, #0
 8009060:	661a      	str	r2, [r3, #96]	@ 0x60
	hspi->State = HAL_SPI_STATE_READY;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	225d      	movs	r2, #93	@ 0x5d
 8009066:	2101      	movs	r1, #1
 8009068:	5499      	strb	r1, [r3, r2]

	return HAL_OK;
 800906a:	2300      	movs	r3, #0
}
 800906c:	0018      	movs	r0, r3
 800906e:	46bd      	mov	sp, r7
 8009070:	b004      	add	sp, #16
 8009072:	bd80      	pop	{r7, pc}
 8009074:	fffff7ff 	.word	0xfffff7ff

08009078 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b082      	sub	sp, #8
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d101      	bne.n	800908a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009086:	2301      	movs	r3, #1
 8009088:	e04a      	b.n	8009120 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	223d      	movs	r2, #61	@ 0x3d
 800908e:	5c9b      	ldrb	r3, [r3, r2]
 8009090:	b2db      	uxtb	r3, r3
 8009092:	2b00      	cmp	r3, #0
 8009094:	d107      	bne.n	80090a6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	223c      	movs	r2, #60	@ 0x3c
 800909a:	2100      	movs	r1, #0
 800909c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	0018      	movs	r0, r3
 80090a2:	f7fb f8b5 	bl	8004210 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	223d      	movs	r2, #61	@ 0x3d
 80090aa:	2102      	movs	r1, #2
 80090ac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	3304      	adds	r3, #4
 80090b6:	0019      	movs	r1, r3
 80090b8:	0010      	movs	r0, r2
 80090ba:	f000 fbe7 	bl	800988c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2248      	movs	r2, #72	@ 0x48
 80090c2:	2101      	movs	r1, #1
 80090c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	223e      	movs	r2, #62	@ 0x3e
 80090ca:	2101      	movs	r1, #1
 80090cc:	5499      	strb	r1, [r3, r2]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	223f      	movs	r2, #63	@ 0x3f
 80090d2:	2101      	movs	r1, #1
 80090d4:	5499      	strb	r1, [r3, r2]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2240      	movs	r2, #64	@ 0x40
 80090da:	2101      	movs	r1, #1
 80090dc:	5499      	strb	r1, [r3, r2]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2241      	movs	r2, #65	@ 0x41
 80090e2:	2101      	movs	r1, #1
 80090e4:	5499      	strb	r1, [r3, r2]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2242      	movs	r2, #66	@ 0x42
 80090ea:	2101      	movs	r1, #1
 80090ec:	5499      	strb	r1, [r3, r2]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2243      	movs	r2, #67	@ 0x43
 80090f2:	2101      	movs	r1, #1
 80090f4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2244      	movs	r2, #68	@ 0x44
 80090fa:	2101      	movs	r1, #1
 80090fc:	5499      	strb	r1, [r3, r2]
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2245      	movs	r2, #69	@ 0x45
 8009102:	2101      	movs	r1, #1
 8009104:	5499      	strb	r1, [r3, r2]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2246      	movs	r2, #70	@ 0x46
 800910a:	2101      	movs	r1, #1
 800910c:	5499      	strb	r1, [r3, r2]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2247      	movs	r2, #71	@ 0x47
 8009112:	2101      	movs	r1, #1
 8009114:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	223d      	movs	r2, #61	@ 0x3d
 800911a:	2101      	movs	r1, #1
 800911c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800911e:	2300      	movs	r3, #0
}
 8009120:	0018      	movs	r0, r3
 8009122:	46bd      	mov	sp, r7
 8009124:	b002      	add	sp, #8
 8009126:	bd80      	pop	{r7, pc}

08009128 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b082      	sub	sp, #8
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d101      	bne.n	800913a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009136:	2301      	movs	r3, #1
 8009138:	e04a      	b.n	80091d0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	223d      	movs	r2, #61	@ 0x3d
 800913e:	5c9b      	ldrb	r3, [r3, r2]
 8009140:	b2db      	uxtb	r3, r3
 8009142:	2b00      	cmp	r3, #0
 8009144:	d107      	bne.n	8009156 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	223c      	movs	r2, #60	@ 0x3c
 800914a:	2100      	movs	r1, #0
 800914c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	0018      	movs	r0, r3
 8009152:	f000 f841 	bl	80091d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	223d      	movs	r2, #61	@ 0x3d
 800915a:	2102      	movs	r1, #2
 800915c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681a      	ldr	r2, [r3, #0]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	3304      	adds	r3, #4
 8009166:	0019      	movs	r1, r3
 8009168:	0010      	movs	r0, r2
 800916a:	f000 fb8f 	bl	800988c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2248      	movs	r2, #72	@ 0x48
 8009172:	2101      	movs	r1, #1
 8009174:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	223e      	movs	r2, #62	@ 0x3e
 800917a:	2101      	movs	r1, #1
 800917c:	5499      	strb	r1, [r3, r2]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	223f      	movs	r2, #63	@ 0x3f
 8009182:	2101      	movs	r1, #1
 8009184:	5499      	strb	r1, [r3, r2]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2240      	movs	r2, #64	@ 0x40
 800918a:	2101      	movs	r1, #1
 800918c:	5499      	strb	r1, [r3, r2]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2241      	movs	r2, #65	@ 0x41
 8009192:	2101      	movs	r1, #1
 8009194:	5499      	strb	r1, [r3, r2]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2242      	movs	r2, #66	@ 0x42
 800919a:	2101      	movs	r1, #1
 800919c:	5499      	strb	r1, [r3, r2]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2243      	movs	r2, #67	@ 0x43
 80091a2:	2101      	movs	r1, #1
 80091a4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2244      	movs	r2, #68	@ 0x44
 80091aa:	2101      	movs	r1, #1
 80091ac:	5499      	strb	r1, [r3, r2]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2245      	movs	r2, #69	@ 0x45
 80091b2:	2101      	movs	r1, #1
 80091b4:	5499      	strb	r1, [r3, r2]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2246      	movs	r2, #70	@ 0x46
 80091ba:	2101      	movs	r1, #1
 80091bc:	5499      	strb	r1, [r3, r2]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2247      	movs	r2, #71	@ 0x47
 80091c2:	2101      	movs	r1, #1
 80091c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	223d      	movs	r2, #61	@ 0x3d
 80091ca:	2101      	movs	r1, #1
 80091cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80091ce:	2300      	movs	r3, #0
}
 80091d0:	0018      	movs	r0, r3
 80091d2:	46bd      	mov	sp, r7
 80091d4:	b002      	add	sp, #8
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80091e0:	46c0      	nop			@ (mov r8, r8)
 80091e2:	46bd      	mov	sp, r7
 80091e4:	b002      	add	sp, #8
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b084      	sub	sp, #16
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d108      	bne.n	800920a <HAL_TIM_PWM_Start+0x22>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	223e      	movs	r2, #62	@ 0x3e
 80091fc:	5c9b      	ldrb	r3, [r3, r2]
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	3b01      	subs	r3, #1
 8009202:	1e5a      	subs	r2, r3, #1
 8009204:	4193      	sbcs	r3, r2
 8009206:	b2db      	uxtb	r3, r3
 8009208:	e037      	b.n	800927a <HAL_TIM_PWM_Start+0x92>
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	2b04      	cmp	r3, #4
 800920e:	d108      	bne.n	8009222 <HAL_TIM_PWM_Start+0x3a>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	223f      	movs	r2, #63	@ 0x3f
 8009214:	5c9b      	ldrb	r3, [r3, r2]
 8009216:	b2db      	uxtb	r3, r3
 8009218:	3b01      	subs	r3, #1
 800921a:	1e5a      	subs	r2, r3, #1
 800921c:	4193      	sbcs	r3, r2
 800921e:	b2db      	uxtb	r3, r3
 8009220:	e02b      	b.n	800927a <HAL_TIM_PWM_Start+0x92>
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	2b08      	cmp	r3, #8
 8009226:	d108      	bne.n	800923a <HAL_TIM_PWM_Start+0x52>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2240      	movs	r2, #64	@ 0x40
 800922c:	5c9b      	ldrb	r3, [r3, r2]
 800922e:	b2db      	uxtb	r3, r3
 8009230:	3b01      	subs	r3, #1
 8009232:	1e5a      	subs	r2, r3, #1
 8009234:	4193      	sbcs	r3, r2
 8009236:	b2db      	uxtb	r3, r3
 8009238:	e01f      	b.n	800927a <HAL_TIM_PWM_Start+0x92>
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	2b0c      	cmp	r3, #12
 800923e:	d108      	bne.n	8009252 <HAL_TIM_PWM_Start+0x6a>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2241      	movs	r2, #65	@ 0x41
 8009244:	5c9b      	ldrb	r3, [r3, r2]
 8009246:	b2db      	uxtb	r3, r3
 8009248:	3b01      	subs	r3, #1
 800924a:	1e5a      	subs	r2, r3, #1
 800924c:	4193      	sbcs	r3, r2
 800924e:	b2db      	uxtb	r3, r3
 8009250:	e013      	b.n	800927a <HAL_TIM_PWM_Start+0x92>
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	2b10      	cmp	r3, #16
 8009256:	d108      	bne.n	800926a <HAL_TIM_PWM_Start+0x82>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2242      	movs	r2, #66	@ 0x42
 800925c:	5c9b      	ldrb	r3, [r3, r2]
 800925e:	b2db      	uxtb	r3, r3
 8009260:	3b01      	subs	r3, #1
 8009262:	1e5a      	subs	r2, r3, #1
 8009264:	4193      	sbcs	r3, r2
 8009266:	b2db      	uxtb	r3, r3
 8009268:	e007      	b.n	800927a <HAL_TIM_PWM_Start+0x92>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2243      	movs	r2, #67	@ 0x43
 800926e:	5c9b      	ldrb	r3, [r3, r2]
 8009270:	b2db      	uxtb	r3, r3
 8009272:	3b01      	subs	r3, #1
 8009274:	1e5a      	subs	r2, r3, #1
 8009276:	4193      	sbcs	r3, r2
 8009278:	b2db      	uxtb	r3, r3
 800927a:	2b00      	cmp	r3, #0
 800927c:	d001      	beq.n	8009282 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800927e:	2301      	movs	r3, #1
 8009280:	e090      	b.n	80093a4 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d104      	bne.n	8009292 <HAL_TIM_PWM_Start+0xaa>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	223e      	movs	r2, #62	@ 0x3e
 800928c:	2102      	movs	r1, #2
 800928e:	5499      	strb	r1, [r3, r2]
 8009290:	e023      	b.n	80092da <HAL_TIM_PWM_Start+0xf2>
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	2b04      	cmp	r3, #4
 8009296:	d104      	bne.n	80092a2 <HAL_TIM_PWM_Start+0xba>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	223f      	movs	r2, #63	@ 0x3f
 800929c:	2102      	movs	r1, #2
 800929e:	5499      	strb	r1, [r3, r2]
 80092a0:	e01b      	b.n	80092da <HAL_TIM_PWM_Start+0xf2>
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	2b08      	cmp	r3, #8
 80092a6:	d104      	bne.n	80092b2 <HAL_TIM_PWM_Start+0xca>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2240      	movs	r2, #64	@ 0x40
 80092ac:	2102      	movs	r1, #2
 80092ae:	5499      	strb	r1, [r3, r2]
 80092b0:	e013      	b.n	80092da <HAL_TIM_PWM_Start+0xf2>
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	2b0c      	cmp	r3, #12
 80092b6:	d104      	bne.n	80092c2 <HAL_TIM_PWM_Start+0xda>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2241      	movs	r2, #65	@ 0x41
 80092bc:	2102      	movs	r1, #2
 80092be:	5499      	strb	r1, [r3, r2]
 80092c0:	e00b      	b.n	80092da <HAL_TIM_PWM_Start+0xf2>
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	2b10      	cmp	r3, #16
 80092c6:	d104      	bne.n	80092d2 <HAL_TIM_PWM_Start+0xea>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2242      	movs	r2, #66	@ 0x42
 80092cc:	2102      	movs	r1, #2
 80092ce:	5499      	strb	r1, [r3, r2]
 80092d0:	e003      	b.n	80092da <HAL_TIM_PWM_Start+0xf2>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2243      	movs	r2, #67	@ 0x43
 80092d6:	2102      	movs	r1, #2
 80092d8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	6839      	ldr	r1, [r7, #0]
 80092e0:	2201      	movs	r2, #1
 80092e2:	0018      	movs	r0, r3
 80092e4:	f000 feca 	bl	800a07c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a2f      	ldr	r2, [pc, #188]	@ (80093ac <HAL_TIM_PWM_Start+0x1c4>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d00e      	beq.n	8009310 <HAL_TIM_PWM_Start+0x128>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a2e      	ldr	r2, [pc, #184]	@ (80093b0 <HAL_TIM_PWM_Start+0x1c8>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d009      	beq.n	8009310 <HAL_TIM_PWM_Start+0x128>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a2c      	ldr	r2, [pc, #176]	@ (80093b4 <HAL_TIM_PWM_Start+0x1cc>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d004      	beq.n	8009310 <HAL_TIM_PWM_Start+0x128>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a2b      	ldr	r2, [pc, #172]	@ (80093b8 <HAL_TIM_PWM_Start+0x1d0>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d101      	bne.n	8009314 <HAL_TIM_PWM_Start+0x12c>
 8009310:	2301      	movs	r3, #1
 8009312:	e000      	b.n	8009316 <HAL_TIM_PWM_Start+0x12e>
 8009314:	2300      	movs	r3, #0
 8009316:	2b00      	cmp	r3, #0
 8009318:	d008      	beq.n	800932c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2180      	movs	r1, #128	@ 0x80
 8009326:	0209      	lsls	r1, r1, #8
 8009328:	430a      	orrs	r2, r1
 800932a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a1e      	ldr	r2, [pc, #120]	@ (80093ac <HAL_TIM_PWM_Start+0x1c4>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d014      	beq.n	8009360 <HAL_TIM_PWM_Start+0x178>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681a      	ldr	r2, [r3, #0]
 800933a:	2380      	movs	r3, #128	@ 0x80
 800933c:	05db      	lsls	r3, r3, #23
 800933e:	429a      	cmp	r2, r3
 8009340:	d00e      	beq.n	8009360 <HAL_TIM_PWM_Start+0x178>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a1d      	ldr	r2, [pc, #116]	@ (80093bc <HAL_TIM_PWM_Start+0x1d4>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d009      	beq.n	8009360 <HAL_TIM_PWM_Start+0x178>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a1b      	ldr	r2, [pc, #108]	@ (80093c0 <HAL_TIM_PWM_Start+0x1d8>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d004      	beq.n	8009360 <HAL_TIM_PWM_Start+0x178>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a15      	ldr	r2, [pc, #84]	@ (80093b0 <HAL_TIM_PWM_Start+0x1c8>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d116      	bne.n	800938e <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	689b      	ldr	r3, [r3, #8]
 8009366:	4a17      	ldr	r2, [pc, #92]	@ (80093c4 <HAL_TIM_PWM_Start+0x1dc>)
 8009368:	4013      	ands	r3, r2
 800936a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2b06      	cmp	r3, #6
 8009370:	d016      	beq.n	80093a0 <HAL_TIM_PWM_Start+0x1b8>
 8009372:	68fa      	ldr	r2, [r7, #12]
 8009374:	2380      	movs	r3, #128	@ 0x80
 8009376:	025b      	lsls	r3, r3, #9
 8009378:	429a      	cmp	r2, r3
 800937a:	d011      	beq.n	80093a0 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	2101      	movs	r1, #1
 8009388:	430a      	orrs	r2, r1
 800938a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800938c:	e008      	b.n	80093a0 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	681a      	ldr	r2, [r3, #0]
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2101      	movs	r1, #1
 800939a:	430a      	orrs	r2, r1
 800939c:	601a      	str	r2, [r3, #0]
 800939e:	e000      	b.n	80093a2 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093a0:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80093a2:	2300      	movs	r3, #0
}
 80093a4:	0018      	movs	r0, r3
 80093a6:	46bd      	mov	sp, r7
 80093a8:	b004      	add	sp, #16
 80093aa:	bd80      	pop	{r7, pc}
 80093ac:	40012c00 	.word	0x40012c00
 80093b0:	40014000 	.word	0x40014000
 80093b4:	40014400 	.word	0x40014400
 80093b8:	40014800 	.word	0x40014800
 80093bc:	40000400 	.word	0x40000400
 80093c0:	40000800 	.word	0x40000800
 80093c4:	00010007 	.word	0x00010007

080093c8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b082      	sub	sp, #8
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
 80093d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	6839      	ldr	r1, [r7, #0]
 80093d8:	2200      	movs	r2, #0
 80093da:	0018      	movs	r0, r3
 80093dc:	f000 fe4e 	bl	800a07c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a37      	ldr	r2, [pc, #220]	@ (80094c4 <HAL_TIM_PWM_Stop+0xfc>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d00e      	beq.n	8009408 <HAL_TIM_PWM_Stop+0x40>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a36      	ldr	r2, [pc, #216]	@ (80094c8 <HAL_TIM_PWM_Stop+0x100>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d009      	beq.n	8009408 <HAL_TIM_PWM_Stop+0x40>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a34      	ldr	r2, [pc, #208]	@ (80094cc <HAL_TIM_PWM_Stop+0x104>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d004      	beq.n	8009408 <HAL_TIM_PWM_Stop+0x40>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a33      	ldr	r2, [pc, #204]	@ (80094d0 <HAL_TIM_PWM_Stop+0x108>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d101      	bne.n	800940c <HAL_TIM_PWM_Stop+0x44>
 8009408:	2301      	movs	r3, #1
 800940a:	e000      	b.n	800940e <HAL_TIM_PWM_Stop+0x46>
 800940c:	2300      	movs	r3, #0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d013      	beq.n	800943a <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	6a1b      	ldr	r3, [r3, #32]
 8009418:	4a2e      	ldr	r2, [pc, #184]	@ (80094d4 <HAL_TIM_PWM_Stop+0x10c>)
 800941a:	4013      	ands	r3, r2
 800941c:	d10d      	bne.n	800943a <HAL_TIM_PWM_Stop+0x72>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	6a1b      	ldr	r3, [r3, #32]
 8009424:	4a2c      	ldr	r2, [pc, #176]	@ (80094d8 <HAL_TIM_PWM_Stop+0x110>)
 8009426:	4013      	ands	r3, r2
 8009428:	d107      	bne.n	800943a <HAL_TIM_PWM_Stop+0x72>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4929      	ldr	r1, [pc, #164]	@ (80094dc <HAL_TIM_PWM_Stop+0x114>)
 8009436:	400a      	ands	r2, r1
 8009438:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	6a1b      	ldr	r3, [r3, #32]
 8009440:	4a24      	ldr	r2, [pc, #144]	@ (80094d4 <HAL_TIM_PWM_Stop+0x10c>)
 8009442:	4013      	ands	r3, r2
 8009444:	d10d      	bne.n	8009462 <HAL_TIM_PWM_Stop+0x9a>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	6a1b      	ldr	r3, [r3, #32]
 800944c:	4a22      	ldr	r2, [pc, #136]	@ (80094d8 <HAL_TIM_PWM_Stop+0x110>)
 800944e:	4013      	ands	r3, r2
 8009450:	d107      	bne.n	8009462 <HAL_TIM_PWM_Stop+0x9a>
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	2101      	movs	r1, #1
 800945e:	438a      	bics	r2, r1
 8009460:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d104      	bne.n	8009472 <HAL_TIM_PWM_Stop+0xaa>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	223e      	movs	r2, #62	@ 0x3e
 800946c:	2101      	movs	r1, #1
 800946e:	5499      	strb	r1, [r3, r2]
 8009470:	e023      	b.n	80094ba <HAL_TIM_PWM_Stop+0xf2>
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	2b04      	cmp	r3, #4
 8009476:	d104      	bne.n	8009482 <HAL_TIM_PWM_Stop+0xba>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	223f      	movs	r2, #63	@ 0x3f
 800947c:	2101      	movs	r1, #1
 800947e:	5499      	strb	r1, [r3, r2]
 8009480:	e01b      	b.n	80094ba <HAL_TIM_PWM_Stop+0xf2>
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	2b08      	cmp	r3, #8
 8009486:	d104      	bne.n	8009492 <HAL_TIM_PWM_Stop+0xca>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2240      	movs	r2, #64	@ 0x40
 800948c:	2101      	movs	r1, #1
 800948e:	5499      	strb	r1, [r3, r2]
 8009490:	e013      	b.n	80094ba <HAL_TIM_PWM_Stop+0xf2>
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	2b0c      	cmp	r3, #12
 8009496:	d104      	bne.n	80094a2 <HAL_TIM_PWM_Stop+0xda>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2241      	movs	r2, #65	@ 0x41
 800949c:	2101      	movs	r1, #1
 800949e:	5499      	strb	r1, [r3, r2]
 80094a0:	e00b      	b.n	80094ba <HAL_TIM_PWM_Stop+0xf2>
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	2b10      	cmp	r3, #16
 80094a6:	d104      	bne.n	80094b2 <HAL_TIM_PWM_Stop+0xea>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2242      	movs	r2, #66	@ 0x42
 80094ac:	2101      	movs	r1, #1
 80094ae:	5499      	strb	r1, [r3, r2]
 80094b0:	e003      	b.n	80094ba <HAL_TIM_PWM_Stop+0xf2>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2243      	movs	r2, #67	@ 0x43
 80094b6:	2101      	movs	r1, #1
 80094b8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80094ba:	2300      	movs	r3, #0
}
 80094bc:	0018      	movs	r0, r3
 80094be:	46bd      	mov	sp, r7
 80094c0:	b002      	add	sp, #8
 80094c2:	bd80      	pop	{r7, pc}
 80094c4:	40012c00 	.word	0x40012c00
 80094c8:	40014000 	.word	0x40014000
 80094cc:	40014400 	.word	0x40014400
 80094d0:	40014800 	.word	0x40014800
 80094d4:	00001111 	.word	0x00001111
 80094d8:	00000444 	.word	0x00000444
 80094dc:	ffff7fff 	.word	0xffff7fff

080094e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b086      	sub	sp, #24
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094ec:	2317      	movs	r3, #23
 80094ee:	18fb      	adds	r3, r7, r3
 80094f0:	2200      	movs	r2, #0
 80094f2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	223c      	movs	r2, #60	@ 0x3c
 80094f8:	5c9b      	ldrb	r3, [r3, r2]
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d101      	bne.n	8009502 <HAL_TIM_PWM_ConfigChannel+0x22>
 80094fe:	2302      	movs	r3, #2
 8009500:	e0e5      	b.n	80096ce <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	223c      	movs	r2, #60	@ 0x3c
 8009506:	2101      	movs	r1, #1
 8009508:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2b14      	cmp	r3, #20
 800950e:	d900      	bls.n	8009512 <HAL_TIM_PWM_ConfigChannel+0x32>
 8009510:	e0d1      	b.n	80096b6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	009a      	lsls	r2, r3, #2
 8009516:	4b70      	ldr	r3, [pc, #448]	@ (80096d8 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8009518:	18d3      	adds	r3, r2, r3
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	68ba      	ldr	r2, [r7, #8]
 8009524:	0011      	movs	r1, r2
 8009526:	0018      	movs	r0, r3
 8009528:	f000 fa48 	bl	80099bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	699a      	ldr	r2, [r3, #24]
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	2108      	movs	r1, #8
 8009538:	430a      	orrs	r2, r1
 800953a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	699a      	ldr	r2, [r3, #24]
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	2104      	movs	r1, #4
 8009548:	438a      	bics	r2, r1
 800954a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	6999      	ldr	r1, [r3, #24]
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	691a      	ldr	r2, [r3, #16]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	430a      	orrs	r2, r1
 800955c:	619a      	str	r2, [r3, #24]
      break;
 800955e:	e0af      	b.n	80096c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	68ba      	ldr	r2, [r7, #8]
 8009566:	0011      	movs	r1, r2
 8009568:	0018      	movs	r0, r3
 800956a:	f000 fab1 	bl	8009ad0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	699a      	ldr	r2, [r3, #24]
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	2180      	movs	r1, #128	@ 0x80
 800957a:	0109      	lsls	r1, r1, #4
 800957c:	430a      	orrs	r2, r1
 800957e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	699a      	ldr	r2, [r3, #24]
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4954      	ldr	r1, [pc, #336]	@ (80096dc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800958c:	400a      	ands	r2, r1
 800958e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	6999      	ldr	r1, [r3, #24]
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	691b      	ldr	r3, [r3, #16]
 800959a:	021a      	lsls	r2, r3, #8
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	430a      	orrs	r2, r1
 80095a2:	619a      	str	r2, [r3, #24]
      break;
 80095a4:	e08c      	b.n	80096c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	68ba      	ldr	r2, [r7, #8]
 80095ac:	0011      	movs	r1, r2
 80095ae:	0018      	movs	r0, r3
 80095b0:	f000 fb12 	bl	8009bd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	69da      	ldr	r2, [r3, #28]
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	2108      	movs	r1, #8
 80095c0:	430a      	orrs	r2, r1
 80095c2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	69da      	ldr	r2, [r3, #28]
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	2104      	movs	r1, #4
 80095d0:	438a      	bics	r2, r1
 80095d2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	69d9      	ldr	r1, [r3, #28]
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	691a      	ldr	r2, [r3, #16]
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	430a      	orrs	r2, r1
 80095e4:	61da      	str	r2, [r3, #28]
      break;
 80095e6:	e06b      	b.n	80096c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	68ba      	ldr	r2, [r7, #8]
 80095ee:	0011      	movs	r1, r2
 80095f0:	0018      	movs	r0, r3
 80095f2:	f000 fb79 	bl	8009ce8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	69da      	ldr	r2, [r3, #28]
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	2180      	movs	r1, #128	@ 0x80
 8009602:	0109      	lsls	r1, r1, #4
 8009604:	430a      	orrs	r2, r1
 8009606:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	69da      	ldr	r2, [r3, #28]
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4932      	ldr	r1, [pc, #200]	@ (80096dc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8009614:	400a      	ands	r2, r1
 8009616:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	69d9      	ldr	r1, [r3, #28]
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	691b      	ldr	r3, [r3, #16]
 8009622:	021a      	lsls	r2, r3, #8
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	430a      	orrs	r2, r1
 800962a:	61da      	str	r2, [r3, #28]
      break;
 800962c:	e048      	b.n	80096c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	68ba      	ldr	r2, [r7, #8]
 8009634:	0011      	movs	r1, r2
 8009636:	0018      	movs	r0, r3
 8009638:	f000 fbc0 	bl	8009dbc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	2108      	movs	r1, #8
 8009648:	430a      	orrs	r2, r1
 800964a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	2104      	movs	r1, #4
 8009658:	438a      	bics	r2, r1
 800965a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009662:	68bb      	ldr	r3, [r7, #8]
 8009664:	691a      	ldr	r2, [r3, #16]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	430a      	orrs	r2, r1
 800966c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800966e:	e027      	b.n	80096c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	68ba      	ldr	r2, [r7, #8]
 8009676:	0011      	movs	r1, r2
 8009678:	0018      	movs	r0, r3
 800967a:	f000 fbff 	bl	8009e7c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2180      	movs	r1, #128	@ 0x80
 800968a:	0109      	lsls	r1, r1, #4
 800968c:	430a      	orrs	r2, r1
 800968e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4910      	ldr	r1, [pc, #64]	@ (80096dc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800969c:	400a      	ands	r2, r1
 800969e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	691b      	ldr	r3, [r3, #16]
 80096aa:	021a      	lsls	r2, r3, #8
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	430a      	orrs	r2, r1
 80096b2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80096b4:	e004      	b.n	80096c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80096b6:	2317      	movs	r3, #23
 80096b8:	18fb      	adds	r3, r7, r3
 80096ba:	2201      	movs	r2, #1
 80096bc:	701a      	strb	r2, [r3, #0]
      break;
 80096be:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	223c      	movs	r2, #60	@ 0x3c
 80096c4:	2100      	movs	r1, #0
 80096c6:	5499      	strb	r1, [r3, r2]

  return status;
 80096c8:	2317      	movs	r3, #23
 80096ca:	18fb      	adds	r3, r7, r3
 80096cc:	781b      	ldrb	r3, [r3, #0]
}
 80096ce:	0018      	movs	r0, r3
 80096d0:	46bd      	mov	sp, r7
 80096d2:	b006      	add	sp, #24
 80096d4:	bd80      	pop	{r7, pc}
 80096d6:	46c0      	nop			@ (mov r8, r8)
 80096d8:	08013930 	.word	0x08013930
 80096dc:	fffffbff 	.word	0xfffffbff

080096e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b084      	sub	sp, #16
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80096ea:	230f      	movs	r3, #15
 80096ec:	18fb      	adds	r3, r7, r3
 80096ee:	2200      	movs	r2, #0
 80096f0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	223c      	movs	r2, #60	@ 0x3c
 80096f6:	5c9b      	ldrb	r3, [r3, r2]
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	d101      	bne.n	8009700 <HAL_TIM_ConfigClockSource+0x20>
 80096fc:	2302      	movs	r3, #2
 80096fe:	e0bc      	b.n	800987a <HAL_TIM_ConfigClockSource+0x19a>
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	223c      	movs	r2, #60	@ 0x3c
 8009704:	2101      	movs	r1, #1
 8009706:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	223d      	movs	r2, #61	@ 0x3d
 800970c:	2102      	movs	r1, #2
 800970e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	4a5a      	ldr	r2, [pc, #360]	@ (8009884 <HAL_TIM_ConfigClockSource+0x1a4>)
 800971c:	4013      	ands	r3, r2
 800971e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	4a59      	ldr	r2, [pc, #356]	@ (8009888 <HAL_TIM_ConfigClockSource+0x1a8>)
 8009724:	4013      	ands	r3, r2
 8009726:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	68ba      	ldr	r2, [r7, #8]
 800972e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	2280      	movs	r2, #128	@ 0x80
 8009736:	0192      	lsls	r2, r2, #6
 8009738:	4293      	cmp	r3, r2
 800973a:	d040      	beq.n	80097be <HAL_TIM_ConfigClockSource+0xde>
 800973c:	2280      	movs	r2, #128	@ 0x80
 800973e:	0192      	lsls	r2, r2, #6
 8009740:	4293      	cmp	r3, r2
 8009742:	d900      	bls.n	8009746 <HAL_TIM_ConfigClockSource+0x66>
 8009744:	e088      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x178>
 8009746:	2280      	movs	r2, #128	@ 0x80
 8009748:	0152      	lsls	r2, r2, #5
 800974a:	4293      	cmp	r3, r2
 800974c:	d100      	bne.n	8009750 <HAL_TIM_ConfigClockSource+0x70>
 800974e:	e088      	b.n	8009862 <HAL_TIM_ConfigClockSource+0x182>
 8009750:	2280      	movs	r2, #128	@ 0x80
 8009752:	0152      	lsls	r2, r2, #5
 8009754:	4293      	cmp	r3, r2
 8009756:	d900      	bls.n	800975a <HAL_TIM_ConfigClockSource+0x7a>
 8009758:	e07e      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x178>
 800975a:	2b70      	cmp	r3, #112	@ 0x70
 800975c:	d018      	beq.n	8009790 <HAL_TIM_ConfigClockSource+0xb0>
 800975e:	d900      	bls.n	8009762 <HAL_TIM_ConfigClockSource+0x82>
 8009760:	e07a      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x178>
 8009762:	2b60      	cmp	r3, #96	@ 0x60
 8009764:	d04f      	beq.n	8009806 <HAL_TIM_ConfigClockSource+0x126>
 8009766:	d900      	bls.n	800976a <HAL_TIM_ConfigClockSource+0x8a>
 8009768:	e076      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x178>
 800976a:	2b50      	cmp	r3, #80	@ 0x50
 800976c:	d03b      	beq.n	80097e6 <HAL_TIM_ConfigClockSource+0x106>
 800976e:	d900      	bls.n	8009772 <HAL_TIM_ConfigClockSource+0x92>
 8009770:	e072      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x178>
 8009772:	2b40      	cmp	r3, #64	@ 0x40
 8009774:	d057      	beq.n	8009826 <HAL_TIM_ConfigClockSource+0x146>
 8009776:	d900      	bls.n	800977a <HAL_TIM_ConfigClockSource+0x9a>
 8009778:	e06e      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x178>
 800977a:	2b30      	cmp	r3, #48	@ 0x30
 800977c:	d063      	beq.n	8009846 <HAL_TIM_ConfigClockSource+0x166>
 800977e:	d86b      	bhi.n	8009858 <HAL_TIM_ConfigClockSource+0x178>
 8009780:	2b20      	cmp	r3, #32
 8009782:	d060      	beq.n	8009846 <HAL_TIM_ConfigClockSource+0x166>
 8009784:	d868      	bhi.n	8009858 <HAL_TIM_ConfigClockSource+0x178>
 8009786:	2b00      	cmp	r3, #0
 8009788:	d05d      	beq.n	8009846 <HAL_TIM_ConfigClockSource+0x166>
 800978a:	2b10      	cmp	r3, #16
 800978c:	d05b      	beq.n	8009846 <HAL_TIM_ConfigClockSource+0x166>
 800978e:	e063      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80097a0:	f000 fc4c 	bl	800a03c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	2277      	movs	r2, #119	@ 0x77
 80097b0:	4313      	orrs	r3, r2
 80097b2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	68ba      	ldr	r2, [r7, #8]
 80097ba:	609a      	str	r2, [r3, #8]
      break;
 80097bc:	e052      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80097ce:	f000 fc35 	bl	800a03c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	689a      	ldr	r2, [r3, #8]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2180      	movs	r1, #128	@ 0x80
 80097de:	01c9      	lsls	r1, r1, #7
 80097e0:	430a      	orrs	r2, r1
 80097e2:	609a      	str	r2, [r3, #8]
      break;
 80097e4:	e03e      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80097f2:	001a      	movs	r2, r3
 80097f4:	f000 fba6 	bl	8009f44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2150      	movs	r1, #80	@ 0x50
 80097fe:	0018      	movs	r0, r3
 8009800:	f000 fc00 	bl	800a004 <TIM_ITRx_SetConfig>
      break;
 8009804:	e02e      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009812:	001a      	movs	r2, r3
 8009814:	f000 fbc4 	bl	8009fa0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	2160      	movs	r1, #96	@ 0x60
 800981e:	0018      	movs	r0, r3
 8009820:	f000 fbf0 	bl	800a004 <TIM_ITRx_SetConfig>
      break;
 8009824:	e01e      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009832:	001a      	movs	r2, r3
 8009834:	f000 fb86 	bl	8009f44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	2140      	movs	r1, #64	@ 0x40
 800983e:	0018      	movs	r0, r3
 8009840:	f000 fbe0 	bl	800a004 <TIM_ITRx_SetConfig>
      break;
 8009844:	e00e      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	0019      	movs	r1, r3
 8009850:	0010      	movs	r0, r2
 8009852:	f000 fbd7 	bl	800a004 <TIM_ITRx_SetConfig>
      break;
 8009856:	e005      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8009858:	230f      	movs	r3, #15
 800985a:	18fb      	adds	r3, r7, r3
 800985c:	2201      	movs	r2, #1
 800985e:	701a      	strb	r2, [r3, #0]
      break;
 8009860:	e000      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8009862:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	223d      	movs	r2, #61	@ 0x3d
 8009868:	2101      	movs	r1, #1
 800986a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	223c      	movs	r2, #60	@ 0x3c
 8009870:	2100      	movs	r1, #0
 8009872:	5499      	strb	r1, [r3, r2]

  return status;
 8009874:	230f      	movs	r3, #15
 8009876:	18fb      	adds	r3, r7, r3
 8009878:	781b      	ldrb	r3, [r3, #0]
}
 800987a:	0018      	movs	r0, r3
 800987c:	46bd      	mov	sp, r7
 800987e:	b004      	add	sp, #16
 8009880:	bd80      	pop	{r7, pc}
 8009882:	46c0      	nop			@ (mov r8, r8)
 8009884:	ffceff88 	.word	0xffceff88
 8009888:	ffff00ff 	.word	0xffff00ff

0800988c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	4a3f      	ldr	r2, [pc, #252]	@ (800999c <TIM_Base_SetConfig+0x110>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d00c      	beq.n	80098be <TIM_Base_SetConfig+0x32>
 80098a4:	687a      	ldr	r2, [r7, #4]
 80098a6:	2380      	movs	r3, #128	@ 0x80
 80098a8:	05db      	lsls	r3, r3, #23
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d007      	beq.n	80098be <TIM_Base_SetConfig+0x32>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	4a3b      	ldr	r2, [pc, #236]	@ (80099a0 <TIM_Base_SetConfig+0x114>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d003      	beq.n	80098be <TIM_Base_SetConfig+0x32>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	4a3a      	ldr	r2, [pc, #232]	@ (80099a4 <TIM_Base_SetConfig+0x118>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d108      	bne.n	80098d0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	2270      	movs	r2, #112	@ 0x70
 80098c2:	4393      	bics	r3, r2
 80098c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	68fa      	ldr	r2, [r7, #12]
 80098cc:	4313      	orrs	r3, r2
 80098ce:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	4a32      	ldr	r2, [pc, #200]	@ (800999c <TIM_Base_SetConfig+0x110>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d01c      	beq.n	8009912 <TIM_Base_SetConfig+0x86>
 80098d8:	687a      	ldr	r2, [r7, #4]
 80098da:	2380      	movs	r3, #128	@ 0x80
 80098dc:	05db      	lsls	r3, r3, #23
 80098de:	429a      	cmp	r2, r3
 80098e0:	d017      	beq.n	8009912 <TIM_Base_SetConfig+0x86>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	4a2e      	ldr	r2, [pc, #184]	@ (80099a0 <TIM_Base_SetConfig+0x114>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d013      	beq.n	8009912 <TIM_Base_SetConfig+0x86>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	4a2d      	ldr	r2, [pc, #180]	@ (80099a4 <TIM_Base_SetConfig+0x118>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d00f      	beq.n	8009912 <TIM_Base_SetConfig+0x86>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4a2c      	ldr	r2, [pc, #176]	@ (80099a8 <TIM_Base_SetConfig+0x11c>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d00b      	beq.n	8009912 <TIM_Base_SetConfig+0x86>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a2b      	ldr	r2, [pc, #172]	@ (80099ac <TIM_Base_SetConfig+0x120>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d007      	beq.n	8009912 <TIM_Base_SetConfig+0x86>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a2a      	ldr	r2, [pc, #168]	@ (80099b0 <TIM_Base_SetConfig+0x124>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d003      	beq.n	8009912 <TIM_Base_SetConfig+0x86>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a29      	ldr	r2, [pc, #164]	@ (80099b4 <TIM_Base_SetConfig+0x128>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d108      	bne.n	8009924 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	4a28      	ldr	r2, [pc, #160]	@ (80099b8 <TIM_Base_SetConfig+0x12c>)
 8009916:	4013      	ands	r3, r2
 8009918:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	68db      	ldr	r3, [r3, #12]
 800991e:	68fa      	ldr	r2, [r7, #12]
 8009920:	4313      	orrs	r3, r2
 8009922:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2280      	movs	r2, #128	@ 0x80
 8009928:	4393      	bics	r3, r2
 800992a:	001a      	movs	r2, r3
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	695b      	ldr	r3, [r3, #20]
 8009930:	4313      	orrs	r3, r2
 8009932:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	689a      	ldr	r2, [r3, #8]
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a13      	ldr	r2, [pc, #76]	@ (800999c <TIM_Base_SetConfig+0x110>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d00b      	beq.n	800996a <TIM_Base_SetConfig+0xde>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a15      	ldr	r2, [pc, #84]	@ (80099ac <TIM_Base_SetConfig+0x120>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d007      	beq.n	800996a <TIM_Base_SetConfig+0xde>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a14      	ldr	r2, [pc, #80]	@ (80099b0 <TIM_Base_SetConfig+0x124>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d003      	beq.n	800996a <TIM_Base_SetConfig+0xde>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a13      	ldr	r2, [pc, #76]	@ (80099b4 <TIM_Base_SetConfig+0x128>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d103      	bne.n	8009972 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	691a      	ldr	r2, [r3, #16]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2201      	movs	r2, #1
 8009976:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	691b      	ldr	r3, [r3, #16]
 800997c:	2201      	movs	r2, #1
 800997e:	4013      	ands	r3, r2
 8009980:	2b01      	cmp	r3, #1
 8009982:	d106      	bne.n	8009992 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	691b      	ldr	r3, [r3, #16]
 8009988:	2201      	movs	r2, #1
 800998a:	4393      	bics	r3, r2
 800998c:	001a      	movs	r2, r3
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	611a      	str	r2, [r3, #16]
  }
}
 8009992:	46c0      	nop			@ (mov r8, r8)
 8009994:	46bd      	mov	sp, r7
 8009996:	b004      	add	sp, #16
 8009998:	bd80      	pop	{r7, pc}
 800999a:	46c0      	nop			@ (mov r8, r8)
 800999c:	40012c00 	.word	0x40012c00
 80099a0:	40000400 	.word	0x40000400
 80099a4:	40000800 	.word	0x40000800
 80099a8:	40002000 	.word	0x40002000
 80099ac:	40014000 	.word	0x40014000
 80099b0:	40014400 	.word	0x40014400
 80099b4:	40014800 	.word	0x40014800
 80099b8:	fffffcff 	.word	0xfffffcff

080099bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b086      	sub	sp, #24
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6a1b      	ldr	r3, [r3, #32]
 80099ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6a1b      	ldr	r3, [r3, #32]
 80099d0:	2201      	movs	r2, #1
 80099d2:	4393      	bics	r3, r2
 80099d4:	001a      	movs	r2, r3
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	699b      	ldr	r3, [r3, #24]
 80099e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	4a32      	ldr	r2, [pc, #200]	@ (8009ab4 <TIM_OC1_SetConfig+0xf8>)
 80099ea:	4013      	ands	r3, r2
 80099ec:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2203      	movs	r2, #3
 80099f2:	4393      	bics	r3, r2
 80099f4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	68fa      	ldr	r2, [r7, #12]
 80099fc:	4313      	orrs	r3, r2
 80099fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	2202      	movs	r2, #2
 8009a04:	4393      	bics	r3, r2
 8009a06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	697a      	ldr	r2, [r7, #20]
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	4a28      	ldr	r2, [pc, #160]	@ (8009ab8 <TIM_OC1_SetConfig+0xfc>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d00b      	beq.n	8009a32 <TIM_OC1_SetConfig+0x76>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	4a27      	ldr	r2, [pc, #156]	@ (8009abc <TIM_OC1_SetConfig+0x100>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d007      	beq.n	8009a32 <TIM_OC1_SetConfig+0x76>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	4a26      	ldr	r2, [pc, #152]	@ (8009ac0 <TIM_OC1_SetConfig+0x104>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d003      	beq.n	8009a32 <TIM_OC1_SetConfig+0x76>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	4a25      	ldr	r2, [pc, #148]	@ (8009ac4 <TIM_OC1_SetConfig+0x108>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d10c      	bne.n	8009a4c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	2208      	movs	r2, #8
 8009a36:	4393      	bics	r3, r2
 8009a38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	68db      	ldr	r3, [r3, #12]
 8009a3e:	697a      	ldr	r2, [r7, #20]
 8009a40:	4313      	orrs	r3, r2
 8009a42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	2204      	movs	r2, #4
 8009a48:	4393      	bics	r3, r2
 8009a4a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	4a1a      	ldr	r2, [pc, #104]	@ (8009ab8 <TIM_OC1_SetConfig+0xfc>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d00b      	beq.n	8009a6c <TIM_OC1_SetConfig+0xb0>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	4a19      	ldr	r2, [pc, #100]	@ (8009abc <TIM_OC1_SetConfig+0x100>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d007      	beq.n	8009a6c <TIM_OC1_SetConfig+0xb0>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a18      	ldr	r2, [pc, #96]	@ (8009ac0 <TIM_OC1_SetConfig+0x104>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d003      	beq.n	8009a6c <TIM_OC1_SetConfig+0xb0>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	4a17      	ldr	r2, [pc, #92]	@ (8009ac4 <TIM_OC1_SetConfig+0x108>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d111      	bne.n	8009a90 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	4a16      	ldr	r2, [pc, #88]	@ (8009ac8 <TIM_OC1_SetConfig+0x10c>)
 8009a70:	4013      	ands	r3, r2
 8009a72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	4a15      	ldr	r2, [pc, #84]	@ (8009acc <TIM_OC1_SetConfig+0x110>)
 8009a78:	4013      	ands	r3, r2
 8009a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	695b      	ldr	r3, [r3, #20]
 8009a80:	693a      	ldr	r2, [r7, #16]
 8009a82:	4313      	orrs	r3, r2
 8009a84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	699b      	ldr	r3, [r3, #24]
 8009a8a:	693a      	ldr	r2, [r7, #16]
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	693a      	ldr	r2, [r7, #16]
 8009a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	68fa      	ldr	r2, [r7, #12]
 8009a9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	685a      	ldr	r2, [r3, #4]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	697a      	ldr	r2, [r7, #20]
 8009aa8:	621a      	str	r2, [r3, #32]
}
 8009aaa:	46c0      	nop			@ (mov r8, r8)
 8009aac:	46bd      	mov	sp, r7
 8009aae:	b006      	add	sp, #24
 8009ab0:	bd80      	pop	{r7, pc}
 8009ab2:	46c0      	nop			@ (mov r8, r8)
 8009ab4:	fffeff8f 	.word	0xfffeff8f
 8009ab8:	40012c00 	.word	0x40012c00
 8009abc:	40014000 	.word	0x40014000
 8009ac0:	40014400 	.word	0x40014400
 8009ac4:	40014800 	.word	0x40014800
 8009ac8:	fffffeff 	.word	0xfffffeff
 8009acc:	fffffdff 	.word	0xfffffdff

08009ad0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b086      	sub	sp, #24
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
 8009ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a1b      	ldr	r3, [r3, #32]
 8009ade:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6a1b      	ldr	r3, [r3, #32]
 8009ae4:	2210      	movs	r2, #16
 8009ae6:	4393      	bics	r3, r2
 8009ae8:	001a      	movs	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	699b      	ldr	r3, [r3, #24]
 8009af8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	4a2e      	ldr	r2, [pc, #184]	@ (8009bb8 <TIM_OC2_SetConfig+0xe8>)
 8009afe:	4013      	ands	r3, r2
 8009b00:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	4a2d      	ldr	r2, [pc, #180]	@ (8009bbc <TIM_OC2_SetConfig+0xec>)
 8009b06:	4013      	ands	r3, r2
 8009b08:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	021b      	lsls	r3, r3, #8
 8009b10:	68fa      	ldr	r2, [r7, #12]
 8009b12:	4313      	orrs	r3, r2
 8009b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	2220      	movs	r2, #32
 8009b1a:	4393      	bics	r3, r2
 8009b1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	689b      	ldr	r3, [r3, #8]
 8009b22:	011b      	lsls	r3, r3, #4
 8009b24:	697a      	ldr	r2, [r7, #20]
 8009b26:	4313      	orrs	r3, r2
 8009b28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4a24      	ldr	r2, [pc, #144]	@ (8009bc0 <TIM_OC2_SetConfig+0xf0>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d10d      	bne.n	8009b4e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	2280      	movs	r2, #128	@ 0x80
 8009b36:	4393      	bics	r3, r2
 8009b38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	68db      	ldr	r3, [r3, #12]
 8009b3e:	011b      	lsls	r3, r3, #4
 8009b40:	697a      	ldr	r2, [r7, #20]
 8009b42:	4313      	orrs	r3, r2
 8009b44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	2240      	movs	r2, #64	@ 0x40
 8009b4a:	4393      	bics	r3, r2
 8009b4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	4a1b      	ldr	r2, [pc, #108]	@ (8009bc0 <TIM_OC2_SetConfig+0xf0>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d00b      	beq.n	8009b6e <TIM_OC2_SetConfig+0x9e>
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	4a1a      	ldr	r2, [pc, #104]	@ (8009bc4 <TIM_OC2_SetConfig+0xf4>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d007      	beq.n	8009b6e <TIM_OC2_SetConfig+0x9e>
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	4a19      	ldr	r2, [pc, #100]	@ (8009bc8 <TIM_OC2_SetConfig+0xf8>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d003      	beq.n	8009b6e <TIM_OC2_SetConfig+0x9e>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	4a18      	ldr	r2, [pc, #96]	@ (8009bcc <TIM_OC2_SetConfig+0xfc>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d113      	bne.n	8009b96 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	4a17      	ldr	r2, [pc, #92]	@ (8009bd0 <TIM_OC2_SetConfig+0x100>)
 8009b72:	4013      	ands	r3, r2
 8009b74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	4a16      	ldr	r2, [pc, #88]	@ (8009bd4 <TIM_OC2_SetConfig+0x104>)
 8009b7a:	4013      	ands	r3, r2
 8009b7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	695b      	ldr	r3, [r3, #20]
 8009b82:	009b      	lsls	r3, r3, #2
 8009b84:	693a      	ldr	r2, [r7, #16]
 8009b86:	4313      	orrs	r3, r2
 8009b88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	699b      	ldr	r3, [r3, #24]
 8009b8e:	009b      	lsls	r3, r3, #2
 8009b90:	693a      	ldr	r2, [r7, #16]
 8009b92:	4313      	orrs	r3, r2
 8009b94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	693a      	ldr	r2, [r7, #16]
 8009b9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	68fa      	ldr	r2, [r7, #12]
 8009ba0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	685a      	ldr	r2, [r3, #4]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	697a      	ldr	r2, [r7, #20]
 8009bae:	621a      	str	r2, [r3, #32]
}
 8009bb0:	46c0      	nop			@ (mov r8, r8)
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	b006      	add	sp, #24
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	feff8fff 	.word	0xfeff8fff
 8009bbc:	fffffcff 	.word	0xfffffcff
 8009bc0:	40012c00 	.word	0x40012c00
 8009bc4:	40014000 	.word	0x40014000
 8009bc8:	40014400 	.word	0x40014400
 8009bcc:	40014800 	.word	0x40014800
 8009bd0:	fffffbff 	.word	0xfffffbff
 8009bd4:	fffff7ff 	.word	0xfffff7ff

08009bd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b086      	sub	sp, #24
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6a1b      	ldr	r3, [r3, #32]
 8009be6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6a1b      	ldr	r3, [r3, #32]
 8009bec:	4a33      	ldr	r2, [pc, #204]	@ (8009cbc <TIM_OC3_SetConfig+0xe4>)
 8009bee:	401a      	ands	r2, r3
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	69db      	ldr	r3, [r3, #28]
 8009bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	4a2f      	ldr	r2, [pc, #188]	@ (8009cc0 <TIM_OC3_SetConfig+0xe8>)
 8009c04:	4013      	ands	r3, r2
 8009c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	2203      	movs	r2, #3
 8009c0c:	4393      	bics	r3, r2
 8009c0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	68fa      	ldr	r2, [r7, #12]
 8009c16:	4313      	orrs	r3, r2
 8009c18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	4a29      	ldr	r2, [pc, #164]	@ (8009cc4 <TIM_OC3_SetConfig+0xec>)
 8009c1e:	4013      	ands	r3, r2
 8009c20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	021b      	lsls	r3, r3, #8
 8009c28:	697a      	ldr	r2, [r7, #20]
 8009c2a:	4313      	orrs	r3, r2
 8009c2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	4a25      	ldr	r2, [pc, #148]	@ (8009cc8 <TIM_OC3_SetConfig+0xf0>)
 8009c32:	4293      	cmp	r3, r2
 8009c34:	d10d      	bne.n	8009c52 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	4a24      	ldr	r2, [pc, #144]	@ (8009ccc <TIM_OC3_SetConfig+0xf4>)
 8009c3a:	4013      	ands	r3, r2
 8009c3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	68db      	ldr	r3, [r3, #12]
 8009c42:	021b      	lsls	r3, r3, #8
 8009c44:	697a      	ldr	r2, [r7, #20]
 8009c46:	4313      	orrs	r3, r2
 8009c48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	4a20      	ldr	r2, [pc, #128]	@ (8009cd0 <TIM_OC3_SetConfig+0xf8>)
 8009c4e:	4013      	ands	r3, r2
 8009c50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	4a1c      	ldr	r2, [pc, #112]	@ (8009cc8 <TIM_OC3_SetConfig+0xf0>)
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d00b      	beq.n	8009c72 <TIM_OC3_SetConfig+0x9a>
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	4a1d      	ldr	r2, [pc, #116]	@ (8009cd4 <TIM_OC3_SetConfig+0xfc>)
 8009c5e:	4293      	cmp	r3, r2
 8009c60:	d007      	beq.n	8009c72 <TIM_OC3_SetConfig+0x9a>
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	4a1c      	ldr	r2, [pc, #112]	@ (8009cd8 <TIM_OC3_SetConfig+0x100>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d003      	beq.n	8009c72 <TIM_OC3_SetConfig+0x9a>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8009cdc <TIM_OC3_SetConfig+0x104>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d113      	bne.n	8009c9a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	4a1a      	ldr	r2, [pc, #104]	@ (8009ce0 <TIM_OC3_SetConfig+0x108>)
 8009c76:	4013      	ands	r3, r2
 8009c78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	4a19      	ldr	r2, [pc, #100]	@ (8009ce4 <TIM_OC3_SetConfig+0x10c>)
 8009c7e:	4013      	ands	r3, r2
 8009c80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	695b      	ldr	r3, [r3, #20]
 8009c86:	011b      	lsls	r3, r3, #4
 8009c88:	693a      	ldr	r2, [r7, #16]
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	699b      	ldr	r3, [r3, #24]
 8009c92:	011b      	lsls	r3, r3, #4
 8009c94:	693a      	ldr	r2, [r7, #16]
 8009c96:	4313      	orrs	r3, r2
 8009c98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	693a      	ldr	r2, [r7, #16]
 8009c9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	68fa      	ldr	r2, [r7, #12]
 8009ca4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	685a      	ldr	r2, [r3, #4]
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	697a      	ldr	r2, [r7, #20]
 8009cb2:	621a      	str	r2, [r3, #32]
}
 8009cb4:	46c0      	nop			@ (mov r8, r8)
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	b006      	add	sp, #24
 8009cba:	bd80      	pop	{r7, pc}
 8009cbc:	fffffeff 	.word	0xfffffeff
 8009cc0:	fffeff8f 	.word	0xfffeff8f
 8009cc4:	fffffdff 	.word	0xfffffdff
 8009cc8:	40012c00 	.word	0x40012c00
 8009ccc:	fffff7ff 	.word	0xfffff7ff
 8009cd0:	fffffbff 	.word	0xfffffbff
 8009cd4:	40014000 	.word	0x40014000
 8009cd8:	40014400 	.word	0x40014400
 8009cdc:	40014800 	.word	0x40014800
 8009ce0:	ffffefff 	.word	0xffffefff
 8009ce4:	ffffdfff 	.word	0xffffdfff

08009ce8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b086      	sub	sp, #24
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
 8009cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6a1b      	ldr	r3, [r3, #32]
 8009cf6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6a1b      	ldr	r3, [r3, #32]
 8009cfc:	4a26      	ldr	r2, [pc, #152]	@ (8009d98 <TIM_OC4_SetConfig+0xb0>)
 8009cfe:	401a      	ands	r2, r3
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	685b      	ldr	r3, [r3, #4]
 8009d08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	69db      	ldr	r3, [r3, #28]
 8009d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	4a22      	ldr	r2, [pc, #136]	@ (8009d9c <TIM_OC4_SetConfig+0xb4>)
 8009d14:	4013      	ands	r3, r2
 8009d16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	4a21      	ldr	r2, [pc, #132]	@ (8009da0 <TIM_OC4_SetConfig+0xb8>)
 8009d1c:	4013      	ands	r3, r2
 8009d1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	021b      	lsls	r3, r3, #8
 8009d26:	68fa      	ldr	r2, [r7, #12]
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	4a1d      	ldr	r2, [pc, #116]	@ (8009da4 <TIM_OC4_SetConfig+0xbc>)
 8009d30:	4013      	ands	r3, r2
 8009d32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	689b      	ldr	r3, [r3, #8]
 8009d38:	031b      	lsls	r3, r3, #12
 8009d3a:	693a      	ldr	r2, [r7, #16]
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	4a19      	ldr	r2, [pc, #100]	@ (8009da8 <TIM_OC4_SetConfig+0xc0>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d00b      	beq.n	8009d60 <TIM_OC4_SetConfig+0x78>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	4a18      	ldr	r2, [pc, #96]	@ (8009dac <TIM_OC4_SetConfig+0xc4>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d007      	beq.n	8009d60 <TIM_OC4_SetConfig+0x78>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	4a17      	ldr	r2, [pc, #92]	@ (8009db0 <TIM_OC4_SetConfig+0xc8>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d003      	beq.n	8009d60 <TIM_OC4_SetConfig+0x78>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	4a16      	ldr	r2, [pc, #88]	@ (8009db4 <TIM_OC4_SetConfig+0xcc>)
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d109      	bne.n	8009d74 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	4a15      	ldr	r2, [pc, #84]	@ (8009db8 <TIM_OC4_SetConfig+0xd0>)
 8009d64:	4013      	ands	r3, r2
 8009d66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	695b      	ldr	r3, [r3, #20]
 8009d6c:	019b      	lsls	r3, r3, #6
 8009d6e:	697a      	ldr	r2, [r7, #20]
 8009d70:	4313      	orrs	r3, r2
 8009d72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	697a      	ldr	r2, [r7, #20]
 8009d78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	68fa      	ldr	r2, [r7, #12]
 8009d7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	685a      	ldr	r2, [r3, #4]
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	693a      	ldr	r2, [r7, #16]
 8009d8c:	621a      	str	r2, [r3, #32]
}
 8009d8e:	46c0      	nop			@ (mov r8, r8)
 8009d90:	46bd      	mov	sp, r7
 8009d92:	b006      	add	sp, #24
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	46c0      	nop			@ (mov r8, r8)
 8009d98:	ffffefff 	.word	0xffffefff
 8009d9c:	feff8fff 	.word	0xfeff8fff
 8009da0:	fffffcff 	.word	0xfffffcff
 8009da4:	ffffdfff 	.word	0xffffdfff
 8009da8:	40012c00 	.word	0x40012c00
 8009dac:	40014000 	.word	0x40014000
 8009db0:	40014400 	.word	0x40014400
 8009db4:	40014800 	.word	0x40014800
 8009db8:	ffffbfff 	.word	0xffffbfff

08009dbc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b086      	sub	sp, #24
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
 8009dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6a1b      	ldr	r3, [r3, #32]
 8009dca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6a1b      	ldr	r3, [r3, #32]
 8009dd0:	4a23      	ldr	r2, [pc, #140]	@ (8009e60 <TIM_OC5_SetConfig+0xa4>)
 8009dd2:	401a      	ands	r2, r3
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	4a1f      	ldr	r2, [pc, #124]	@ (8009e64 <TIM_OC5_SetConfig+0xa8>)
 8009de8:	4013      	ands	r3, r2
 8009dea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	68fa      	ldr	r2, [r7, #12]
 8009df2:	4313      	orrs	r3, r2
 8009df4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	4a1b      	ldr	r2, [pc, #108]	@ (8009e68 <TIM_OC5_SetConfig+0xac>)
 8009dfa:	4013      	ands	r3, r2
 8009dfc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	689b      	ldr	r3, [r3, #8]
 8009e02:	041b      	lsls	r3, r3, #16
 8009e04:	693a      	ldr	r2, [r7, #16]
 8009e06:	4313      	orrs	r3, r2
 8009e08:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a17      	ldr	r2, [pc, #92]	@ (8009e6c <TIM_OC5_SetConfig+0xb0>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d00b      	beq.n	8009e2a <TIM_OC5_SetConfig+0x6e>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a16      	ldr	r2, [pc, #88]	@ (8009e70 <TIM_OC5_SetConfig+0xb4>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d007      	beq.n	8009e2a <TIM_OC5_SetConfig+0x6e>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a15      	ldr	r2, [pc, #84]	@ (8009e74 <TIM_OC5_SetConfig+0xb8>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d003      	beq.n	8009e2a <TIM_OC5_SetConfig+0x6e>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	4a14      	ldr	r2, [pc, #80]	@ (8009e78 <TIM_OC5_SetConfig+0xbc>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d109      	bne.n	8009e3e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8009e60 <TIM_OC5_SetConfig+0xa4>)
 8009e2e:	4013      	ands	r3, r2
 8009e30:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	695b      	ldr	r3, [r3, #20]
 8009e36:	021b      	lsls	r3, r3, #8
 8009e38:	697a      	ldr	r2, [r7, #20]
 8009e3a:	4313      	orrs	r3, r2
 8009e3c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	697a      	ldr	r2, [r7, #20]
 8009e42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	68fa      	ldr	r2, [r7, #12]
 8009e48:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	685a      	ldr	r2, [r3, #4]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	693a      	ldr	r2, [r7, #16]
 8009e56:	621a      	str	r2, [r3, #32]
}
 8009e58:	46c0      	nop			@ (mov r8, r8)
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	b006      	add	sp, #24
 8009e5e:	bd80      	pop	{r7, pc}
 8009e60:	fffeffff 	.word	0xfffeffff
 8009e64:	fffeff8f 	.word	0xfffeff8f
 8009e68:	fffdffff 	.word	0xfffdffff
 8009e6c:	40012c00 	.word	0x40012c00
 8009e70:	40014000 	.word	0x40014000
 8009e74:	40014400 	.word	0x40014400
 8009e78:	40014800 	.word	0x40014800

08009e7c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b086      	sub	sp, #24
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6a1b      	ldr	r3, [r3, #32]
 8009e8a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6a1b      	ldr	r3, [r3, #32]
 8009e90:	4a24      	ldr	r2, [pc, #144]	@ (8009f24 <TIM_OC6_SetConfig+0xa8>)
 8009e92:	401a      	ands	r2, r3
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	685b      	ldr	r3, [r3, #4]
 8009e9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	4a20      	ldr	r2, [pc, #128]	@ (8009f28 <TIM_OC6_SetConfig+0xac>)
 8009ea8:	4013      	ands	r3, r2
 8009eaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	021b      	lsls	r3, r3, #8
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	4a1c      	ldr	r2, [pc, #112]	@ (8009f2c <TIM_OC6_SetConfig+0xb0>)
 8009ebc:	4013      	ands	r3, r2
 8009ebe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	689b      	ldr	r3, [r3, #8]
 8009ec4:	051b      	lsls	r3, r3, #20
 8009ec6:	693a      	ldr	r2, [r7, #16]
 8009ec8:	4313      	orrs	r3, r2
 8009eca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	4a18      	ldr	r2, [pc, #96]	@ (8009f30 <TIM_OC6_SetConfig+0xb4>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d00b      	beq.n	8009eec <TIM_OC6_SetConfig+0x70>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	4a17      	ldr	r2, [pc, #92]	@ (8009f34 <TIM_OC6_SetConfig+0xb8>)
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	d007      	beq.n	8009eec <TIM_OC6_SetConfig+0x70>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	4a16      	ldr	r2, [pc, #88]	@ (8009f38 <TIM_OC6_SetConfig+0xbc>)
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d003      	beq.n	8009eec <TIM_OC6_SetConfig+0x70>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	4a15      	ldr	r2, [pc, #84]	@ (8009f3c <TIM_OC6_SetConfig+0xc0>)
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d109      	bne.n	8009f00 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009eec:	697b      	ldr	r3, [r7, #20]
 8009eee:	4a14      	ldr	r2, [pc, #80]	@ (8009f40 <TIM_OC6_SetConfig+0xc4>)
 8009ef0:	4013      	ands	r3, r2
 8009ef2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	695b      	ldr	r3, [r3, #20]
 8009ef8:	029b      	lsls	r3, r3, #10
 8009efa:	697a      	ldr	r2, [r7, #20]
 8009efc:	4313      	orrs	r3, r2
 8009efe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	697a      	ldr	r2, [r7, #20]
 8009f04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	68fa      	ldr	r2, [r7, #12]
 8009f0a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	685a      	ldr	r2, [r3, #4]
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	693a      	ldr	r2, [r7, #16]
 8009f18:	621a      	str	r2, [r3, #32]
}
 8009f1a:	46c0      	nop			@ (mov r8, r8)
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	b006      	add	sp, #24
 8009f20:	bd80      	pop	{r7, pc}
 8009f22:	46c0      	nop			@ (mov r8, r8)
 8009f24:	ffefffff 	.word	0xffefffff
 8009f28:	feff8fff 	.word	0xfeff8fff
 8009f2c:	ffdfffff 	.word	0xffdfffff
 8009f30:	40012c00 	.word	0x40012c00
 8009f34:	40014000 	.word	0x40014000
 8009f38:	40014400 	.word	0x40014400
 8009f3c:	40014800 	.word	0x40014800
 8009f40:	fffbffff 	.word	0xfffbffff

08009f44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b086      	sub	sp, #24
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	60f8      	str	r0, [r7, #12]
 8009f4c:	60b9      	str	r1, [r7, #8]
 8009f4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	6a1b      	ldr	r3, [r3, #32]
 8009f54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6a1b      	ldr	r3, [r3, #32]
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	4393      	bics	r3, r2
 8009f5e:	001a      	movs	r2, r3
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	699b      	ldr	r3, [r3, #24]
 8009f68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	22f0      	movs	r2, #240	@ 0xf0
 8009f6e:	4393      	bics	r3, r2
 8009f70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	011b      	lsls	r3, r3, #4
 8009f76:	693a      	ldr	r2, [r7, #16]
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	220a      	movs	r2, #10
 8009f80:	4393      	bics	r3, r2
 8009f82:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009f84:	697a      	ldr	r2, [r7, #20]
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	4313      	orrs	r3, r2
 8009f8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	693a      	ldr	r2, [r7, #16]
 8009f90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	697a      	ldr	r2, [r7, #20]
 8009f96:	621a      	str	r2, [r3, #32]
}
 8009f98:	46c0      	nop			@ (mov r8, r8)
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	b006      	add	sp, #24
 8009f9e:	bd80      	pop	{r7, pc}

08009fa0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b086      	sub	sp, #24
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	60f8      	str	r0, [r7, #12]
 8009fa8:	60b9      	str	r1, [r7, #8]
 8009faa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6a1b      	ldr	r3, [r3, #32]
 8009fb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	6a1b      	ldr	r3, [r3, #32]
 8009fb6:	2210      	movs	r2, #16
 8009fb8:	4393      	bics	r3, r2
 8009fba:	001a      	movs	r2, r3
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	699b      	ldr	r3, [r3, #24]
 8009fc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	4a0d      	ldr	r2, [pc, #52]	@ (800a000 <TIM_TI2_ConfigInputStage+0x60>)
 8009fca:	4013      	ands	r3, r2
 8009fcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	031b      	lsls	r3, r3, #12
 8009fd2:	693a      	ldr	r2, [r7, #16]
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	22a0      	movs	r2, #160	@ 0xa0
 8009fdc:	4393      	bics	r3, r2
 8009fde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	011b      	lsls	r3, r3, #4
 8009fe4:	697a      	ldr	r2, [r7, #20]
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	693a      	ldr	r2, [r7, #16]
 8009fee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	697a      	ldr	r2, [r7, #20]
 8009ff4:	621a      	str	r2, [r3, #32]
}
 8009ff6:	46c0      	nop			@ (mov r8, r8)
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	b006      	add	sp, #24
 8009ffc:	bd80      	pop	{r7, pc}
 8009ffe:	46c0      	nop			@ (mov r8, r8)
 800a000:	ffff0fff 	.word	0xffff0fff

0800a004 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	689b      	ldr	r3, [r3, #8]
 800a012:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	4a08      	ldr	r2, [pc, #32]	@ (800a038 <TIM_ITRx_SetConfig+0x34>)
 800a018:	4013      	ands	r3, r2
 800a01a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a01c:	683a      	ldr	r2, [r7, #0]
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	4313      	orrs	r3, r2
 800a022:	2207      	movs	r2, #7
 800a024:	4313      	orrs	r3, r2
 800a026:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	68fa      	ldr	r2, [r7, #12]
 800a02c:	609a      	str	r2, [r3, #8]
}
 800a02e:	46c0      	nop			@ (mov r8, r8)
 800a030:	46bd      	mov	sp, r7
 800a032:	b004      	add	sp, #16
 800a034:	bd80      	pop	{r7, pc}
 800a036:	46c0      	nop			@ (mov r8, r8)
 800a038:	ffcfff8f 	.word	0xffcfff8f

0800a03c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b086      	sub	sp, #24
 800a040:	af00      	add	r7, sp, #0
 800a042:	60f8      	str	r0, [r7, #12]
 800a044:	60b9      	str	r1, [r7, #8]
 800a046:	607a      	str	r2, [r7, #4]
 800a048:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	4a09      	ldr	r2, [pc, #36]	@ (800a078 <TIM_ETR_SetConfig+0x3c>)
 800a054:	4013      	ands	r3, r2
 800a056:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	021a      	lsls	r2, r3, #8
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	431a      	orrs	r2, r3
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	4313      	orrs	r3, r2
 800a064:	697a      	ldr	r2, [r7, #20]
 800a066:	4313      	orrs	r3, r2
 800a068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	697a      	ldr	r2, [r7, #20]
 800a06e:	609a      	str	r2, [r3, #8]
}
 800a070:	46c0      	nop			@ (mov r8, r8)
 800a072:	46bd      	mov	sp, r7
 800a074:	b006      	add	sp, #24
 800a076:	bd80      	pop	{r7, pc}
 800a078:	ffff00ff 	.word	0xffff00ff

0800a07c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b086      	sub	sp, #24
 800a080:	af00      	add	r7, sp, #0
 800a082:	60f8      	str	r0, [r7, #12]
 800a084:	60b9      	str	r1, [r7, #8]
 800a086:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	221f      	movs	r2, #31
 800a08c:	4013      	ands	r3, r2
 800a08e:	2201      	movs	r2, #1
 800a090:	409a      	lsls	r2, r3
 800a092:	0013      	movs	r3, r2
 800a094:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	6a1b      	ldr	r3, [r3, #32]
 800a09a:	697a      	ldr	r2, [r7, #20]
 800a09c:	43d2      	mvns	r2, r2
 800a09e:	401a      	ands	r2, r3
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	6a1a      	ldr	r2, [r3, #32]
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	211f      	movs	r1, #31
 800a0ac:	400b      	ands	r3, r1
 800a0ae:	6879      	ldr	r1, [r7, #4]
 800a0b0:	4099      	lsls	r1, r3
 800a0b2:	000b      	movs	r3, r1
 800a0b4:	431a      	orrs	r2, r3
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	621a      	str	r2, [r3, #32]
}
 800a0ba:	46c0      	nop			@ (mov r8, r8)
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	b006      	add	sp, #24
 800a0c0:	bd80      	pop	{r7, pc}
	...

0800a0c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b084      	sub	sp, #16
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
 800a0cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	223c      	movs	r2, #60	@ 0x3c
 800a0d2:	5c9b      	ldrb	r3, [r3, r2]
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	d101      	bne.n	800a0dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a0d8:	2302      	movs	r3, #2
 800a0da:	e05a      	b.n	800a192 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	223c      	movs	r2, #60	@ 0x3c
 800a0e0:	2101      	movs	r1, #1
 800a0e2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	223d      	movs	r2, #61	@ 0x3d
 800a0e8:	2102      	movs	r1, #2
 800a0ea:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4a26      	ldr	r2, [pc, #152]	@ (800a19c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a102:	4293      	cmp	r3, r2
 800a104:	d108      	bne.n	800a118 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	4a25      	ldr	r2, [pc, #148]	@ (800a1a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a10a:	4013      	ands	r3, r2
 800a10c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	685b      	ldr	r3, [r3, #4]
 800a112:	68fa      	ldr	r2, [r7, #12]
 800a114:	4313      	orrs	r3, r2
 800a116:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2270      	movs	r2, #112	@ 0x70
 800a11c:	4393      	bics	r3, r2
 800a11e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	68fa      	ldr	r2, [r7, #12]
 800a126:	4313      	orrs	r3, r2
 800a128:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68fa      	ldr	r2, [r7, #12]
 800a130:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4a19      	ldr	r2, [pc, #100]	@ (800a19c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d014      	beq.n	800a166 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681a      	ldr	r2, [r3, #0]
 800a140:	2380      	movs	r3, #128	@ 0x80
 800a142:	05db      	lsls	r3, r3, #23
 800a144:	429a      	cmp	r2, r3
 800a146:	d00e      	beq.n	800a166 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4a15      	ldr	r2, [pc, #84]	@ (800a1a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d009      	beq.n	800a166 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	4a14      	ldr	r2, [pc, #80]	@ (800a1a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d004      	beq.n	800a166 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4a12      	ldr	r2, [pc, #72]	@ (800a1ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d10c      	bne.n	800a180 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	2280      	movs	r2, #128	@ 0x80
 800a16a:	4393      	bics	r3, r2
 800a16c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	689b      	ldr	r3, [r3, #8]
 800a172:	68ba      	ldr	r2, [r7, #8]
 800a174:	4313      	orrs	r3, r2
 800a176:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	68ba      	ldr	r2, [r7, #8]
 800a17e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	223d      	movs	r2, #61	@ 0x3d
 800a184:	2101      	movs	r1, #1
 800a186:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	223c      	movs	r2, #60	@ 0x3c
 800a18c:	2100      	movs	r1, #0
 800a18e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a190:	2300      	movs	r3, #0
}
 800a192:	0018      	movs	r0, r3
 800a194:	46bd      	mov	sp, r7
 800a196:	b004      	add	sp, #16
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	46c0      	nop			@ (mov r8, r8)
 800a19c:	40012c00 	.word	0x40012c00
 800a1a0:	ff0fffff 	.word	0xff0fffff
 800a1a4:	40000400 	.word	0x40000400
 800a1a8:	40000800 	.word	0x40000800
 800a1ac:	40014000 	.word	0x40014000

0800a1b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b082      	sub	sp, #8
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d101      	bne.n	800a1c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a1be:	2301      	movs	r3, #1
 800a1c0:	e046      	b.n	800a250 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2288      	movs	r2, #136	@ 0x88
 800a1c6:	589b      	ldr	r3, [r3, r2]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d107      	bne.n	800a1dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2284      	movs	r2, #132	@ 0x84
 800a1d0:	2100      	movs	r1, #0
 800a1d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	0018      	movs	r0, r3
 800a1d8:	f7fa f8b2 	bl	8004340 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2288      	movs	r2, #136	@ 0x88
 800a1e0:	2124      	movs	r1, #36	@ 0x24
 800a1e2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	681a      	ldr	r2, [r3, #0]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	2101      	movs	r1, #1
 800a1f0:	438a      	bics	r2, r1
 800a1f2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d003      	beq.n	800a204 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	0018      	movs	r0, r3
 800a200:	f000 fec4 	bl	800af8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	0018      	movs	r0, r3
 800a208:	f000 fb6a 	bl	800a8e0 <UART_SetConfig>
 800a20c:	0003      	movs	r3, r0
 800a20e:	2b01      	cmp	r3, #1
 800a210:	d101      	bne.n	800a216 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	e01c      	b.n	800a250 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	685a      	ldr	r2, [r3, #4]
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	490d      	ldr	r1, [pc, #52]	@ (800a258 <HAL_UART_Init+0xa8>)
 800a222:	400a      	ands	r2, r1
 800a224:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	689a      	ldr	r2, [r3, #8]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	212a      	movs	r1, #42	@ 0x2a
 800a232:	438a      	bics	r2, r1
 800a234:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	681a      	ldr	r2, [r3, #0]
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	2101      	movs	r1, #1
 800a242:	430a      	orrs	r2, r1
 800a244:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	0018      	movs	r0, r3
 800a24a:	f000 ff53 	bl	800b0f4 <UART_CheckIdleState>
 800a24e:	0003      	movs	r3, r0
}
 800a250:	0018      	movs	r0, r3
 800a252:	46bd      	mov	sp, r7
 800a254:	b002      	add	sp, #8
 800a256:	bd80      	pop	{r7, pc}
 800a258:	ffffb7ff 	.word	0xffffb7ff

0800a25c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a25c:	b5b0      	push	{r4, r5, r7, lr}
 800a25e:	b0aa      	sub	sp, #168	@ 0xa8
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	69db      	ldr	r3, [r3, #28]
 800a26a:	22a4      	movs	r2, #164	@ 0xa4
 800a26c:	18b9      	adds	r1, r7, r2
 800a26e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	20a0      	movs	r0, #160	@ 0xa0
 800a278:	1839      	adds	r1, r7, r0
 800a27a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	689b      	ldr	r3, [r3, #8]
 800a282:	249c      	movs	r4, #156	@ 0x9c
 800a284:	1939      	adds	r1, r7, r4
 800a286:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a288:	0011      	movs	r1, r2
 800a28a:	18bb      	adds	r3, r7, r2
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	4aa2      	ldr	r2, [pc, #648]	@ (800a518 <HAL_UART_IRQHandler+0x2bc>)
 800a290:	4013      	ands	r3, r2
 800a292:	2298      	movs	r2, #152	@ 0x98
 800a294:	18bd      	adds	r5, r7, r2
 800a296:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800a298:	18bb      	adds	r3, r7, r2
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d11a      	bne.n	800a2d6 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a2a0:	187b      	adds	r3, r7, r1
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	2220      	movs	r2, #32
 800a2a6:	4013      	ands	r3, r2
 800a2a8:	d015      	beq.n	800a2d6 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a2aa:	183b      	adds	r3, r7, r0
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	2220      	movs	r2, #32
 800a2b0:	4013      	ands	r3, r2
 800a2b2:	d105      	bne.n	800a2c0 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a2b4:	193b      	adds	r3, r7, r4
 800a2b6:	681a      	ldr	r2, [r3, #0]
 800a2b8:	2380      	movs	r3, #128	@ 0x80
 800a2ba:	055b      	lsls	r3, r3, #21
 800a2bc:	4013      	ands	r3, r2
 800a2be:	d00a      	beq.n	800a2d6 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d100      	bne.n	800a2ca <HAL_UART_IRQHandler+0x6e>
 800a2c8:	e2dc      	b.n	800a884 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a2ce:	687a      	ldr	r2, [r7, #4]
 800a2d0:	0010      	movs	r0, r2
 800a2d2:	4798      	blx	r3
      }
      return;
 800a2d4:	e2d6      	b.n	800a884 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a2d6:	2398      	movs	r3, #152	@ 0x98
 800a2d8:	18fb      	adds	r3, r7, r3
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d100      	bne.n	800a2e2 <HAL_UART_IRQHandler+0x86>
 800a2e0:	e122      	b.n	800a528 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a2e2:	239c      	movs	r3, #156	@ 0x9c
 800a2e4:	18fb      	adds	r3, r7, r3
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a8c      	ldr	r2, [pc, #560]	@ (800a51c <HAL_UART_IRQHandler+0x2c0>)
 800a2ea:	4013      	ands	r3, r2
 800a2ec:	d106      	bne.n	800a2fc <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a2ee:	23a0      	movs	r3, #160	@ 0xa0
 800a2f0:	18fb      	adds	r3, r7, r3
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	4a8a      	ldr	r2, [pc, #552]	@ (800a520 <HAL_UART_IRQHandler+0x2c4>)
 800a2f6:	4013      	ands	r3, r2
 800a2f8:	d100      	bne.n	800a2fc <HAL_UART_IRQHandler+0xa0>
 800a2fa:	e115      	b.n	800a528 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a2fc:	23a4      	movs	r3, #164	@ 0xa4
 800a2fe:	18fb      	adds	r3, r7, r3
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	2201      	movs	r2, #1
 800a304:	4013      	ands	r3, r2
 800a306:	d012      	beq.n	800a32e <HAL_UART_IRQHandler+0xd2>
 800a308:	23a0      	movs	r3, #160	@ 0xa0
 800a30a:	18fb      	adds	r3, r7, r3
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	2380      	movs	r3, #128	@ 0x80
 800a310:	005b      	lsls	r3, r3, #1
 800a312:	4013      	ands	r3, r2
 800a314:	d00b      	beq.n	800a32e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	2201      	movs	r2, #1
 800a31c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2290      	movs	r2, #144	@ 0x90
 800a322:	589b      	ldr	r3, [r3, r2]
 800a324:	2201      	movs	r2, #1
 800a326:	431a      	orrs	r2, r3
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2190      	movs	r1, #144	@ 0x90
 800a32c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a32e:	23a4      	movs	r3, #164	@ 0xa4
 800a330:	18fb      	adds	r3, r7, r3
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	2202      	movs	r2, #2
 800a336:	4013      	ands	r3, r2
 800a338:	d011      	beq.n	800a35e <HAL_UART_IRQHandler+0x102>
 800a33a:	239c      	movs	r3, #156	@ 0x9c
 800a33c:	18fb      	adds	r3, r7, r3
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	2201      	movs	r2, #1
 800a342:	4013      	ands	r3, r2
 800a344:	d00b      	beq.n	800a35e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	2202      	movs	r2, #2
 800a34c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	2290      	movs	r2, #144	@ 0x90
 800a352:	589b      	ldr	r3, [r3, r2]
 800a354:	2204      	movs	r2, #4
 800a356:	431a      	orrs	r2, r3
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2190      	movs	r1, #144	@ 0x90
 800a35c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a35e:	23a4      	movs	r3, #164	@ 0xa4
 800a360:	18fb      	adds	r3, r7, r3
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	2204      	movs	r2, #4
 800a366:	4013      	ands	r3, r2
 800a368:	d011      	beq.n	800a38e <HAL_UART_IRQHandler+0x132>
 800a36a:	239c      	movs	r3, #156	@ 0x9c
 800a36c:	18fb      	adds	r3, r7, r3
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2201      	movs	r2, #1
 800a372:	4013      	ands	r3, r2
 800a374:	d00b      	beq.n	800a38e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	2204      	movs	r2, #4
 800a37c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2290      	movs	r2, #144	@ 0x90
 800a382:	589b      	ldr	r3, [r3, r2]
 800a384:	2202      	movs	r2, #2
 800a386:	431a      	orrs	r2, r3
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2190      	movs	r1, #144	@ 0x90
 800a38c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a38e:	23a4      	movs	r3, #164	@ 0xa4
 800a390:	18fb      	adds	r3, r7, r3
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	2208      	movs	r2, #8
 800a396:	4013      	ands	r3, r2
 800a398:	d017      	beq.n	800a3ca <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a39a:	23a0      	movs	r3, #160	@ 0xa0
 800a39c:	18fb      	adds	r3, r7, r3
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	2220      	movs	r2, #32
 800a3a2:	4013      	ands	r3, r2
 800a3a4:	d105      	bne.n	800a3b2 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a3a6:	239c      	movs	r3, #156	@ 0x9c
 800a3a8:	18fb      	adds	r3, r7, r3
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4a5b      	ldr	r2, [pc, #364]	@ (800a51c <HAL_UART_IRQHandler+0x2c0>)
 800a3ae:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a3b0:	d00b      	beq.n	800a3ca <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	2208      	movs	r2, #8
 800a3b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2290      	movs	r2, #144	@ 0x90
 800a3be:	589b      	ldr	r3, [r3, r2]
 800a3c0:	2208      	movs	r2, #8
 800a3c2:	431a      	orrs	r2, r3
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2190      	movs	r1, #144	@ 0x90
 800a3c8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a3ca:	23a4      	movs	r3, #164	@ 0xa4
 800a3cc:	18fb      	adds	r3, r7, r3
 800a3ce:	681a      	ldr	r2, [r3, #0]
 800a3d0:	2380      	movs	r3, #128	@ 0x80
 800a3d2:	011b      	lsls	r3, r3, #4
 800a3d4:	4013      	ands	r3, r2
 800a3d6:	d013      	beq.n	800a400 <HAL_UART_IRQHandler+0x1a4>
 800a3d8:	23a0      	movs	r3, #160	@ 0xa0
 800a3da:	18fb      	adds	r3, r7, r3
 800a3dc:	681a      	ldr	r2, [r3, #0]
 800a3de:	2380      	movs	r3, #128	@ 0x80
 800a3e0:	04db      	lsls	r3, r3, #19
 800a3e2:	4013      	ands	r3, r2
 800a3e4:	d00c      	beq.n	800a400 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	2280      	movs	r2, #128	@ 0x80
 800a3ec:	0112      	lsls	r2, r2, #4
 800a3ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2290      	movs	r2, #144	@ 0x90
 800a3f4:	589b      	ldr	r3, [r3, r2]
 800a3f6:	2220      	movs	r2, #32
 800a3f8:	431a      	orrs	r2, r3
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2190      	movs	r1, #144	@ 0x90
 800a3fe:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2290      	movs	r2, #144	@ 0x90
 800a404:	589b      	ldr	r3, [r3, r2]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d100      	bne.n	800a40c <HAL_UART_IRQHandler+0x1b0>
 800a40a:	e23d      	b.n	800a888 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a40c:	23a4      	movs	r3, #164	@ 0xa4
 800a40e:	18fb      	adds	r3, r7, r3
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	2220      	movs	r2, #32
 800a414:	4013      	ands	r3, r2
 800a416:	d015      	beq.n	800a444 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a418:	23a0      	movs	r3, #160	@ 0xa0
 800a41a:	18fb      	adds	r3, r7, r3
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	2220      	movs	r2, #32
 800a420:	4013      	ands	r3, r2
 800a422:	d106      	bne.n	800a432 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a424:	239c      	movs	r3, #156	@ 0x9c
 800a426:	18fb      	adds	r3, r7, r3
 800a428:	681a      	ldr	r2, [r3, #0]
 800a42a:	2380      	movs	r3, #128	@ 0x80
 800a42c:	055b      	lsls	r3, r3, #21
 800a42e:	4013      	ands	r3, r2
 800a430:	d008      	beq.n	800a444 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a436:	2b00      	cmp	r3, #0
 800a438:	d004      	beq.n	800a444 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	0010      	movs	r0, r2
 800a442:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2290      	movs	r2, #144	@ 0x90
 800a448:	589b      	ldr	r3, [r3, r2]
 800a44a:	2194      	movs	r1, #148	@ 0x94
 800a44c:	187a      	adds	r2, r7, r1
 800a44e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	689b      	ldr	r3, [r3, #8]
 800a456:	2240      	movs	r2, #64	@ 0x40
 800a458:	4013      	ands	r3, r2
 800a45a:	2b40      	cmp	r3, #64	@ 0x40
 800a45c:	d004      	beq.n	800a468 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a45e:	187b      	adds	r3, r7, r1
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2228      	movs	r2, #40	@ 0x28
 800a464:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a466:	d04c      	beq.n	800a502 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	0018      	movs	r0, r3
 800a46c:	f000 ff5c 	bl	800b328 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	689b      	ldr	r3, [r3, #8]
 800a476:	2240      	movs	r2, #64	@ 0x40
 800a478:	4013      	ands	r3, r2
 800a47a:	2b40      	cmp	r3, #64	@ 0x40
 800a47c:	d13c      	bne.n	800a4f8 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
	uint32_t result;

	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a47e:	f3ef 8310 	mrs	r3, PRIMASK
 800a482:	663b      	str	r3, [r7, #96]	@ 0x60
	return (result);
 800a484:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a486:	2090      	movs	r0, #144	@ 0x90
 800a488:	183a      	adds	r2, r7, r0
 800a48a:	6013      	str	r3, [r2, #0]
 800a48c:	2301      	movs	r3, #1
 800a48e:	667b      	str	r3, [r7, #100]	@ 0x64
 \details Assigns the given value to the Priority Mask Register.
 \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a490:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a492:	f383 8810 	msr	PRIMASK, r3
}
 800a496:	46c0      	nop			@ (mov r8, r8)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	689a      	ldr	r2, [r3, #8]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	2140      	movs	r1, #64	@ 0x40
 800a4a4:	438a      	bics	r2, r1
 800a4a6:	609a      	str	r2, [r3, #8]
 800a4a8:	183b      	adds	r3, r7, r0
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	66bb      	str	r3, [r7, #104]	@ 0x68
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a4b0:	f383 8810 	msr	PRIMASK, r3
}
 800a4b4:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2280      	movs	r2, #128	@ 0x80
 800a4ba:	589b      	ldr	r3, [r3, r2]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d016      	beq.n	800a4ee <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2280      	movs	r2, #128	@ 0x80
 800a4c4:	589b      	ldr	r3, [r3, r2]
 800a4c6:	4a17      	ldr	r2, [pc, #92]	@ (800a524 <HAL_UART_IRQHandler+0x2c8>)
 800a4c8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2280      	movs	r2, #128	@ 0x80
 800a4ce:	589b      	ldr	r3, [r3, r2]
 800a4d0:	0018      	movs	r0, r3
 800a4d2:	f7fa fbe5 	bl	8004ca0 <HAL_DMA_Abort_IT>
 800a4d6:	1e03      	subs	r3, r0, #0
 800a4d8:	d01c      	beq.n	800a514 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2280      	movs	r2, #128	@ 0x80
 800a4de:	589b      	ldr	r3, [r3, r2]
 800a4e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4e2:	687a      	ldr	r2, [r7, #4]
 800a4e4:	2180      	movs	r1, #128	@ 0x80
 800a4e6:	5852      	ldr	r2, [r2, r1]
 800a4e8:	0010      	movs	r0, r2
 800a4ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4ec:	e012      	b.n	800a514 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	0018      	movs	r0, r3
 800a4f2:	f000 f9e1 	bl	800a8b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4f6:	e00d      	b.n	800a514 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	0018      	movs	r0, r3
 800a4fc:	f000 f9dc 	bl	800a8b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a500:	e008      	b.n	800a514 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	0018      	movs	r0, r3
 800a506:	f000 f9d7 	bl	800a8b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2290      	movs	r2, #144	@ 0x90
 800a50e:	2100      	movs	r1, #0
 800a510:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800a512:	e1b9      	b.n	800a888 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a514:	46c0      	nop			@ (mov r8, r8)
    return;
 800a516:	e1b7      	b.n	800a888 <HAL_UART_IRQHandler+0x62c>
 800a518:	0000080f 	.word	0x0000080f
 800a51c:	10000001 	.word	0x10000001
 800a520:	04000120 	.word	0x04000120
 800a524:	0800b3f5 	.word	0x0800b3f5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d000      	beq.n	800a532 <HAL_UART_IRQHandler+0x2d6>
 800a530:	e13e      	b.n	800a7b0 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a532:	23a4      	movs	r3, #164	@ 0xa4
 800a534:	18fb      	adds	r3, r7, r3
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	2210      	movs	r2, #16
 800a53a:	4013      	ands	r3, r2
 800a53c:	d100      	bne.n	800a540 <HAL_UART_IRQHandler+0x2e4>
 800a53e:	e137      	b.n	800a7b0 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a540:	23a0      	movs	r3, #160	@ 0xa0
 800a542:	18fb      	adds	r3, r7, r3
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	2210      	movs	r2, #16
 800a548:	4013      	ands	r3, r2
 800a54a:	d100      	bne.n	800a54e <HAL_UART_IRQHandler+0x2f2>
 800a54c:	e130      	b.n	800a7b0 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	2210      	movs	r2, #16
 800a554:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	689b      	ldr	r3, [r3, #8]
 800a55c:	2240      	movs	r2, #64	@ 0x40
 800a55e:	4013      	ands	r3, r2
 800a560:	2b40      	cmp	r3, #64	@ 0x40
 800a562:	d000      	beq.n	800a566 <HAL_UART_IRQHandler+0x30a>
 800a564:	e0a4      	b.n	800a6b0 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2280      	movs	r2, #128	@ 0x80
 800a56a:	589b      	ldr	r3, [r3, r2]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	685a      	ldr	r2, [r3, #4]
 800a570:	217e      	movs	r1, #126	@ 0x7e
 800a572:	187b      	adds	r3, r7, r1
 800a574:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800a576:	187b      	adds	r3, r7, r1
 800a578:	881b      	ldrh	r3, [r3, #0]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d100      	bne.n	800a580 <HAL_UART_IRQHandler+0x324>
 800a57e:	e185      	b.n	800a88c <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	225c      	movs	r2, #92	@ 0x5c
 800a584:	5a9b      	ldrh	r3, [r3, r2]
 800a586:	187a      	adds	r2, r7, r1
 800a588:	8812      	ldrh	r2, [r2, #0]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d300      	bcc.n	800a590 <HAL_UART_IRQHandler+0x334>
 800a58e:	e17d      	b.n	800a88c <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	187a      	adds	r2, r7, r1
 800a594:	215e      	movs	r1, #94	@ 0x5e
 800a596:	8812      	ldrh	r2, [r2, #0]
 800a598:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2280      	movs	r2, #128	@ 0x80
 800a59e:	589b      	ldr	r3, [r3, r2]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	2220      	movs	r2, #32
 800a5a6:	4013      	ands	r3, r2
 800a5a8:	d170      	bne.n	800a68c <HAL_UART_IRQHandler+0x430>
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5aa:	f3ef 8310 	mrs	r3, PRIMASK
 800a5ae:	633b      	str	r3, [r7, #48]	@ 0x30
	return (result);
 800a5b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a5b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	637b      	str	r3, [r7, #52]	@ 0x34
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5ba:	f383 8810 	msr	PRIMASK, r3
}
 800a5be:	46c0      	nop			@ (mov r8, r8)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	681a      	ldr	r2, [r3, #0]
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	49b4      	ldr	r1, [pc, #720]	@ (800a89c <HAL_UART_IRQHandler+0x640>)
 800a5cc:	400a      	ands	r2, r1
 800a5ce:	601a      	str	r2, [r3, #0]
 800a5d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a5d2:	63bb      	str	r3, [r7, #56]	@ 0x38
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5d6:	f383 8810 	msr	PRIMASK, r3
}
 800a5da:	46c0      	nop			@ (mov r8, r8)
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5dc:	f3ef 8310 	mrs	r3, PRIMASK
 800a5e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	return (result);
 800a5e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5e4:	677b      	str	r3, [r7, #116]	@ 0x74
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	643b      	str	r3, [r7, #64]	@ 0x40
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5ec:	f383 8810 	msr	PRIMASK, r3
}
 800a5f0:	46c0      	nop			@ (mov r8, r8)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	689a      	ldr	r2, [r3, #8]
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	2101      	movs	r1, #1
 800a5fe:	438a      	bics	r2, r1
 800a600:	609a      	str	r2, [r3, #8]
 800a602:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a604:	647b      	str	r3, [r7, #68]	@ 0x44
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a606:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a608:	f383 8810 	msr	PRIMASK, r3
}
 800a60c:	46c0      	nop			@ (mov r8, r8)
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a60e:	f3ef 8310 	mrs	r3, PRIMASK
 800a612:	64bb      	str	r3, [r7, #72]	@ 0x48
	return (result);
 800a614:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a616:	673b      	str	r3, [r7, #112]	@ 0x70
 800a618:	2301      	movs	r3, #1
 800a61a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a61c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a61e:	f383 8810 	msr	PRIMASK, r3
}
 800a622:	46c0      	nop			@ (mov r8, r8)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	689a      	ldr	r2, [r3, #8]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	2140      	movs	r1, #64	@ 0x40
 800a630:	438a      	bics	r2, r1
 800a632:	609a      	str	r2, [r3, #8]
 800a634:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a636:	653b      	str	r3, [r7, #80]	@ 0x50
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a638:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a63a:	f383 8810 	msr	PRIMASK, r3
}
 800a63e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	228c      	movs	r2, #140	@ 0x8c
 800a644:	2120      	movs	r1, #32
 800a646:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2200      	movs	r2, #0
 800a64c:	66da      	str	r2, [r3, #108]	@ 0x6c
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a64e:	f3ef 8310 	mrs	r3, PRIMASK
 800a652:	657b      	str	r3, [r7, #84]	@ 0x54
	return (result);
 800a654:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a656:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a658:	2301      	movs	r3, #1
 800a65a:	65bb      	str	r3, [r7, #88]	@ 0x58
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a65c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a65e:	f383 8810 	msr	PRIMASK, r3
}
 800a662:	46c0      	nop			@ (mov r8, r8)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	681a      	ldr	r2, [r3, #0]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	2110      	movs	r1, #16
 800a670:	438a      	bics	r2, r1
 800a672:	601a      	str	r2, [r3, #0]
 800a674:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a676:	65fb      	str	r3, [r7, #92]	@ 0x5c
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a678:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a67a:	f383 8810 	msr	PRIMASK, r3
}
 800a67e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2280      	movs	r2, #128	@ 0x80
 800a684:	589b      	ldr	r3, [r3, r2]
 800a686:	0018      	movs	r0, r3
 800a688:	f7fa faaa 	bl	8004be0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2202      	movs	r2, #2
 800a690:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	225c      	movs	r2, #92	@ 0x5c
 800a696:	5a9a      	ldrh	r2, [r3, r2]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	215e      	movs	r1, #94	@ 0x5e
 800a69c:	5a5b      	ldrh	r3, [r3, r1]
 800a69e:	b29b      	uxth	r3, r3
 800a6a0:	1ad3      	subs	r3, r2, r3
 800a6a2:	b29a      	uxth	r2, r3
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	0011      	movs	r1, r2
 800a6a8:	0018      	movs	r0, r3
 800a6aa:	f000 f90d 	bl	800a8c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a6ae:	e0ed      	b.n	800a88c <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	225c      	movs	r2, #92	@ 0x5c
 800a6b4:	5a99      	ldrh	r1, [r3, r2]
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	225e      	movs	r2, #94	@ 0x5e
 800a6ba:	5a9b      	ldrh	r3, [r3, r2]
 800a6bc:	b29a      	uxth	r2, r3
 800a6be:	208e      	movs	r0, #142	@ 0x8e
 800a6c0:	183b      	adds	r3, r7, r0
 800a6c2:	1a8a      	subs	r2, r1, r2
 800a6c4:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	225e      	movs	r2, #94	@ 0x5e
 800a6ca:	5a9b      	ldrh	r3, [r3, r2]
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d100      	bne.n	800a6d4 <HAL_UART_IRQHandler+0x478>
 800a6d2:	e0dd      	b.n	800a890 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 800a6d4:	183b      	adds	r3, r7, r0
 800a6d6:	881b      	ldrh	r3, [r3, #0]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d100      	bne.n	800a6de <HAL_UART_IRQHandler+0x482>
 800a6dc:	e0d8      	b.n	800a890 <HAL_UART_IRQHandler+0x634>
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a6de:	f3ef 8310 	mrs	r3, PRIMASK
 800a6e2:	60fb      	str	r3, [r7, #12]
	return (result);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a6e6:	2488      	movs	r4, #136	@ 0x88
 800a6e8:	193a      	adds	r2, r7, r4
 800a6ea:	6013      	str	r3, [r2, #0]
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	613b      	str	r3, [r7, #16]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a6f0:	693b      	ldr	r3, [r7, #16]
 800a6f2:	f383 8810 	msr	PRIMASK, r3
}
 800a6f6:	46c0      	nop			@ (mov r8, r8)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	681a      	ldr	r2, [r3, #0]
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	4967      	ldr	r1, [pc, #412]	@ (800a8a0 <HAL_UART_IRQHandler+0x644>)
 800a704:	400a      	ands	r2, r1
 800a706:	601a      	str	r2, [r3, #0]
 800a708:	193b      	adds	r3, r7, r4
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	617b      	str	r3, [r7, #20]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	f383 8810 	msr	PRIMASK, r3
}
 800a714:	46c0      	nop			@ (mov r8, r8)
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a716:	f3ef 8310 	mrs	r3, PRIMASK
 800a71a:	61bb      	str	r3, [r7, #24]
	return (result);
 800a71c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a71e:	2484      	movs	r4, #132	@ 0x84
 800a720:	193a      	adds	r2, r7, r4
 800a722:	6013      	str	r3, [r2, #0]
 800a724:	2301      	movs	r3, #1
 800a726:	61fb      	str	r3, [r7, #28]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a728:	69fb      	ldr	r3, [r7, #28]
 800a72a:	f383 8810 	msr	PRIMASK, r3
}
 800a72e:	46c0      	nop			@ (mov r8, r8)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	689a      	ldr	r2, [r3, #8]
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	495a      	ldr	r1, [pc, #360]	@ (800a8a4 <HAL_UART_IRQHandler+0x648>)
 800a73c:	400a      	ands	r2, r1
 800a73e:	609a      	str	r2, [r3, #8]
 800a740:	193b      	adds	r3, r7, r4
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	623b      	str	r3, [r7, #32]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a746:	6a3b      	ldr	r3, [r7, #32]
 800a748:	f383 8810 	msr	PRIMASK, r3
}
 800a74c:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	228c      	movs	r2, #140	@ 0x8c
 800a752:	2120      	movs	r1, #32
 800a754:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2200      	movs	r2, #0
 800a75a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2200      	movs	r2, #0
 800a760:	675a      	str	r2, [r3, #116]	@ 0x74
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a762:	f3ef 8310 	mrs	r3, PRIMASK
 800a766:	627b      	str	r3, [r7, #36]	@ 0x24
	return (result);
 800a768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a76a:	2480      	movs	r4, #128	@ 0x80
 800a76c:	193a      	adds	r2, r7, r4
 800a76e:	6013      	str	r3, [r2, #0]
 800a770:	2301      	movs	r3, #1
 800a772:	62bb      	str	r3, [r7, #40]	@ 0x28
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a776:	f383 8810 	msr	PRIMASK, r3
}
 800a77a:	46c0      	nop			@ (mov r8, r8)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	2110      	movs	r1, #16
 800a788:	438a      	bics	r2, r1
 800a78a:	601a      	str	r2, [r3, #0]
 800a78c:	193b      	adds	r3, r7, r4
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	62fb      	str	r3, [r7, #44]	@ 0x2c
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a794:	f383 8810 	msr	PRIMASK, r3
}
 800a798:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2202      	movs	r2, #2
 800a79e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a7a0:	183b      	adds	r3, r7, r0
 800a7a2:	881a      	ldrh	r2, [r3, #0]
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	0011      	movs	r1, r2
 800a7a8:	0018      	movs	r0, r3
 800a7aa:	f000 f88d 	bl	800a8c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a7ae:	e06f      	b.n	800a890 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a7b0:	23a4      	movs	r3, #164	@ 0xa4
 800a7b2:	18fb      	adds	r3, r7, r3
 800a7b4:	681a      	ldr	r2, [r3, #0]
 800a7b6:	2380      	movs	r3, #128	@ 0x80
 800a7b8:	035b      	lsls	r3, r3, #13
 800a7ba:	4013      	ands	r3, r2
 800a7bc:	d010      	beq.n	800a7e0 <HAL_UART_IRQHandler+0x584>
 800a7be:	239c      	movs	r3, #156	@ 0x9c
 800a7c0:	18fb      	adds	r3, r7, r3
 800a7c2:	681a      	ldr	r2, [r3, #0]
 800a7c4:	2380      	movs	r3, #128	@ 0x80
 800a7c6:	03db      	lsls	r3, r3, #15
 800a7c8:	4013      	ands	r3, r2
 800a7ca:	d009      	beq.n	800a7e0 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	2280      	movs	r2, #128	@ 0x80
 800a7d2:	0352      	lsls	r2, r2, #13
 800a7d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	0018      	movs	r0, r3
 800a7da:	f000 fe4e 	bl	800b47a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a7de:	e05a      	b.n	800a896 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a7e0:	23a4      	movs	r3, #164	@ 0xa4
 800a7e2:	18fb      	adds	r3, r7, r3
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	2280      	movs	r2, #128	@ 0x80
 800a7e8:	4013      	ands	r3, r2
 800a7ea:	d016      	beq.n	800a81a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a7ec:	23a0      	movs	r3, #160	@ 0xa0
 800a7ee:	18fb      	adds	r3, r7, r3
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	2280      	movs	r2, #128	@ 0x80
 800a7f4:	4013      	ands	r3, r2
 800a7f6:	d106      	bne.n	800a806 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a7f8:	239c      	movs	r3, #156	@ 0x9c
 800a7fa:	18fb      	adds	r3, r7, r3
 800a7fc:	681a      	ldr	r2, [r3, #0]
 800a7fe:	2380      	movs	r3, #128	@ 0x80
 800a800:	041b      	lsls	r3, r3, #16
 800a802:	4013      	ands	r3, r2
 800a804:	d009      	beq.n	800a81a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d042      	beq.n	800a894 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	0010      	movs	r0, r2
 800a816:	4798      	blx	r3
    }
    return;
 800a818:	e03c      	b.n	800a894 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a81a:	23a4      	movs	r3, #164	@ 0xa4
 800a81c:	18fb      	adds	r3, r7, r3
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	2240      	movs	r2, #64	@ 0x40
 800a822:	4013      	ands	r3, r2
 800a824:	d00a      	beq.n	800a83c <HAL_UART_IRQHandler+0x5e0>
 800a826:	23a0      	movs	r3, #160	@ 0xa0
 800a828:	18fb      	adds	r3, r7, r3
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	2240      	movs	r2, #64	@ 0x40
 800a82e:	4013      	ands	r3, r2
 800a830:	d004      	beq.n	800a83c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	0018      	movs	r0, r3
 800a836:	f000 fdf4 	bl	800b422 <UART_EndTransmit_IT>
    return;
 800a83a:	e02c      	b.n	800a896 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a83c:	23a4      	movs	r3, #164	@ 0xa4
 800a83e:	18fb      	adds	r3, r7, r3
 800a840:	681a      	ldr	r2, [r3, #0]
 800a842:	2380      	movs	r3, #128	@ 0x80
 800a844:	041b      	lsls	r3, r3, #16
 800a846:	4013      	ands	r3, r2
 800a848:	d00b      	beq.n	800a862 <HAL_UART_IRQHandler+0x606>
 800a84a:	23a0      	movs	r3, #160	@ 0xa0
 800a84c:	18fb      	adds	r3, r7, r3
 800a84e:	681a      	ldr	r2, [r3, #0]
 800a850:	2380      	movs	r3, #128	@ 0x80
 800a852:	05db      	lsls	r3, r3, #23
 800a854:	4013      	ands	r3, r2
 800a856:	d004      	beq.n	800a862 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	0018      	movs	r0, r3
 800a85c:	f000 fe1d 	bl	800b49a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a860:	e019      	b.n	800a896 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a862:	23a4      	movs	r3, #164	@ 0xa4
 800a864:	18fb      	adds	r3, r7, r3
 800a866:	681a      	ldr	r2, [r3, #0]
 800a868:	2380      	movs	r3, #128	@ 0x80
 800a86a:	045b      	lsls	r3, r3, #17
 800a86c:	4013      	ands	r3, r2
 800a86e:	d012      	beq.n	800a896 <HAL_UART_IRQHandler+0x63a>
 800a870:	23a0      	movs	r3, #160	@ 0xa0
 800a872:	18fb      	adds	r3, r7, r3
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	2b00      	cmp	r3, #0
 800a878:	da0d      	bge.n	800a896 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	0018      	movs	r0, r3
 800a87e:	f000 fe04 	bl	800b48a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a882:	e008      	b.n	800a896 <HAL_UART_IRQHandler+0x63a>
      return;
 800a884:	46c0      	nop			@ (mov r8, r8)
 800a886:	e006      	b.n	800a896 <HAL_UART_IRQHandler+0x63a>
    return;
 800a888:	46c0      	nop			@ (mov r8, r8)
 800a88a:	e004      	b.n	800a896 <HAL_UART_IRQHandler+0x63a>
      return;
 800a88c:	46c0      	nop			@ (mov r8, r8)
 800a88e:	e002      	b.n	800a896 <HAL_UART_IRQHandler+0x63a>
      return;
 800a890:	46c0      	nop			@ (mov r8, r8)
 800a892:	e000      	b.n	800a896 <HAL_UART_IRQHandler+0x63a>
    return;
 800a894:	46c0      	nop			@ (mov r8, r8)
  }
}
 800a896:	46bd      	mov	sp, r7
 800a898:	b02a      	add	sp, #168	@ 0xa8
 800a89a:	bdb0      	pop	{r4, r5, r7, pc}
 800a89c:	fffffeff 	.word	0xfffffeff
 800a8a0:	fffffedf 	.word	0xfffffedf
 800a8a4:	effffffe 	.word	0xeffffffe

0800a8a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b082      	sub	sp, #8
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a8b0:	46c0      	nop			@ (mov r8, r8)
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	b002      	add	sp, #8
 800a8b6:	bd80      	pop	{r7, pc}

0800a8b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b082      	sub	sp, #8
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a8c0:	46c0      	nop			@ (mov r8, r8)
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	b002      	add	sp, #8
 800a8c6:	bd80      	pop	{r7, pc}

0800a8c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b082      	sub	sp, #8
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
 800a8d0:	000a      	movs	r2, r1
 800a8d2:	1cbb      	adds	r3, r7, #2
 800a8d4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a8d6:	46c0      	nop			@ (mov r8, r8)
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	b002      	add	sp, #8
 800a8dc:	bd80      	pop	{r7, pc}
	...

0800a8e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a8e0:	b5b0      	push	{r4, r5, r7, lr}
 800a8e2:	b090      	sub	sp, #64	@ 0x40
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a8e8:	231a      	movs	r3, #26
 800a8ea:	2220      	movs	r2, #32
 800a8ec:	189b      	adds	r3, r3, r2
 800a8ee:	19db      	adds	r3, r3, r7
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a8f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f6:	689a      	ldr	r2, [r3, #8]
 800a8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8fa:	691b      	ldr	r3, [r3, #16]
 800a8fc:	431a      	orrs	r2, r3
 800a8fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a900:	695b      	ldr	r3, [r3, #20]
 800a902:	431a      	orrs	r2, r3
 800a904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a906:	69db      	ldr	r3, [r3, #28]
 800a908:	4313      	orrs	r3, r2
 800a90a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	4ac1      	ldr	r2, [pc, #772]	@ (800ac18 <UART_SetConfig+0x338>)
 800a914:	4013      	ands	r3, r2
 800a916:	0019      	movs	r1, r3
 800a918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a91e:	430b      	orrs	r3, r1
 800a920:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	685b      	ldr	r3, [r3, #4]
 800a928:	4abc      	ldr	r2, [pc, #752]	@ (800ac1c <UART_SetConfig+0x33c>)
 800a92a:	4013      	ands	r3, r2
 800a92c:	0018      	movs	r0, r3
 800a92e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a930:	68d9      	ldr	r1, [r3, #12]
 800a932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a934:	681a      	ldr	r2, [r3, #0]
 800a936:	0003      	movs	r3, r0
 800a938:	430b      	orrs	r3, r1
 800a93a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a93c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93e:	699b      	ldr	r3, [r3, #24]
 800a940:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	4ab6      	ldr	r2, [pc, #728]	@ (800ac20 <UART_SetConfig+0x340>)
 800a948:	4293      	cmp	r3, r2
 800a94a:	d009      	beq.n	800a960 <UART_SetConfig+0x80>
 800a94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4ab4      	ldr	r2, [pc, #720]	@ (800ac24 <UART_SetConfig+0x344>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d004      	beq.n	800a960 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a958:	6a1b      	ldr	r3, [r3, #32]
 800a95a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a95c:	4313      	orrs	r3, r2
 800a95e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	4ab0      	ldr	r2, [pc, #704]	@ (800ac28 <UART_SetConfig+0x348>)
 800a968:	4013      	ands	r3, r2
 800a96a:	0019      	movs	r1, r3
 800a96c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a96e:	681a      	ldr	r2, [r3, #0]
 800a970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a972:	430b      	orrs	r3, r1
 800a974:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a97c:	220f      	movs	r2, #15
 800a97e:	4393      	bics	r3, r2
 800a980:	0018      	movs	r0, r3
 800a982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a984:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800a986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a988:	681a      	ldr	r2, [r3, #0]
 800a98a:	0003      	movs	r3, r0
 800a98c:	430b      	orrs	r3, r1
 800a98e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	4aa5      	ldr	r2, [pc, #660]	@ (800ac2c <UART_SetConfig+0x34c>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d131      	bne.n	800a9fe <UART_SetConfig+0x11e>
 800a99a:	4ba5      	ldr	r3, [pc, #660]	@ (800ac30 <UART_SetConfig+0x350>)
 800a99c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a99e:	2203      	movs	r2, #3
 800a9a0:	4013      	ands	r3, r2
 800a9a2:	2b03      	cmp	r3, #3
 800a9a4:	d01d      	beq.n	800a9e2 <UART_SetConfig+0x102>
 800a9a6:	d823      	bhi.n	800a9f0 <UART_SetConfig+0x110>
 800a9a8:	2b02      	cmp	r3, #2
 800a9aa:	d00c      	beq.n	800a9c6 <UART_SetConfig+0xe6>
 800a9ac:	d820      	bhi.n	800a9f0 <UART_SetConfig+0x110>
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d002      	beq.n	800a9b8 <UART_SetConfig+0xd8>
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	d00e      	beq.n	800a9d4 <UART_SetConfig+0xf4>
 800a9b6:	e01b      	b.n	800a9f0 <UART_SetConfig+0x110>
 800a9b8:	231b      	movs	r3, #27
 800a9ba:	2220      	movs	r2, #32
 800a9bc:	189b      	adds	r3, r3, r2
 800a9be:	19db      	adds	r3, r3, r7
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	701a      	strb	r2, [r3, #0]
 800a9c4:	e154      	b.n	800ac70 <UART_SetConfig+0x390>
 800a9c6:	231b      	movs	r3, #27
 800a9c8:	2220      	movs	r2, #32
 800a9ca:	189b      	adds	r3, r3, r2
 800a9cc:	19db      	adds	r3, r3, r7
 800a9ce:	2202      	movs	r2, #2
 800a9d0:	701a      	strb	r2, [r3, #0]
 800a9d2:	e14d      	b.n	800ac70 <UART_SetConfig+0x390>
 800a9d4:	231b      	movs	r3, #27
 800a9d6:	2220      	movs	r2, #32
 800a9d8:	189b      	adds	r3, r3, r2
 800a9da:	19db      	adds	r3, r3, r7
 800a9dc:	2204      	movs	r2, #4
 800a9de:	701a      	strb	r2, [r3, #0]
 800a9e0:	e146      	b.n	800ac70 <UART_SetConfig+0x390>
 800a9e2:	231b      	movs	r3, #27
 800a9e4:	2220      	movs	r2, #32
 800a9e6:	189b      	adds	r3, r3, r2
 800a9e8:	19db      	adds	r3, r3, r7
 800a9ea:	2208      	movs	r2, #8
 800a9ec:	701a      	strb	r2, [r3, #0]
 800a9ee:	e13f      	b.n	800ac70 <UART_SetConfig+0x390>
 800a9f0:	231b      	movs	r3, #27
 800a9f2:	2220      	movs	r2, #32
 800a9f4:	189b      	adds	r3, r3, r2
 800a9f6:	19db      	adds	r3, r3, r7
 800a9f8:	2210      	movs	r2, #16
 800a9fa:	701a      	strb	r2, [r3, #0]
 800a9fc:	e138      	b.n	800ac70 <UART_SetConfig+0x390>
 800a9fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	4a8c      	ldr	r2, [pc, #560]	@ (800ac34 <UART_SetConfig+0x354>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d131      	bne.n	800aa6c <UART_SetConfig+0x18c>
 800aa08:	4b89      	ldr	r3, [pc, #548]	@ (800ac30 <UART_SetConfig+0x350>)
 800aa0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa0c:	220c      	movs	r2, #12
 800aa0e:	4013      	ands	r3, r2
 800aa10:	2b0c      	cmp	r3, #12
 800aa12:	d01d      	beq.n	800aa50 <UART_SetConfig+0x170>
 800aa14:	d823      	bhi.n	800aa5e <UART_SetConfig+0x17e>
 800aa16:	2b08      	cmp	r3, #8
 800aa18:	d00c      	beq.n	800aa34 <UART_SetConfig+0x154>
 800aa1a:	d820      	bhi.n	800aa5e <UART_SetConfig+0x17e>
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d002      	beq.n	800aa26 <UART_SetConfig+0x146>
 800aa20:	2b04      	cmp	r3, #4
 800aa22:	d00e      	beq.n	800aa42 <UART_SetConfig+0x162>
 800aa24:	e01b      	b.n	800aa5e <UART_SetConfig+0x17e>
 800aa26:	231b      	movs	r3, #27
 800aa28:	2220      	movs	r2, #32
 800aa2a:	189b      	adds	r3, r3, r2
 800aa2c:	19db      	adds	r3, r3, r7
 800aa2e:	2200      	movs	r2, #0
 800aa30:	701a      	strb	r2, [r3, #0]
 800aa32:	e11d      	b.n	800ac70 <UART_SetConfig+0x390>
 800aa34:	231b      	movs	r3, #27
 800aa36:	2220      	movs	r2, #32
 800aa38:	189b      	adds	r3, r3, r2
 800aa3a:	19db      	adds	r3, r3, r7
 800aa3c:	2202      	movs	r2, #2
 800aa3e:	701a      	strb	r2, [r3, #0]
 800aa40:	e116      	b.n	800ac70 <UART_SetConfig+0x390>
 800aa42:	231b      	movs	r3, #27
 800aa44:	2220      	movs	r2, #32
 800aa46:	189b      	adds	r3, r3, r2
 800aa48:	19db      	adds	r3, r3, r7
 800aa4a:	2204      	movs	r2, #4
 800aa4c:	701a      	strb	r2, [r3, #0]
 800aa4e:	e10f      	b.n	800ac70 <UART_SetConfig+0x390>
 800aa50:	231b      	movs	r3, #27
 800aa52:	2220      	movs	r2, #32
 800aa54:	189b      	adds	r3, r3, r2
 800aa56:	19db      	adds	r3, r3, r7
 800aa58:	2208      	movs	r2, #8
 800aa5a:	701a      	strb	r2, [r3, #0]
 800aa5c:	e108      	b.n	800ac70 <UART_SetConfig+0x390>
 800aa5e:	231b      	movs	r3, #27
 800aa60:	2220      	movs	r2, #32
 800aa62:	189b      	adds	r3, r3, r2
 800aa64:	19db      	adds	r3, r3, r7
 800aa66:	2210      	movs	r2, #16
 800aa68:	701a      	strb	r2, [r3, #0]
 800aa6a:	e101      	b.n	800ac70 <UART_SetConfig+0x390>
 800aa6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	4a71      	ldr	r2, [pc, #452]	@ (800ac38 <UART_SetConfig+0x358>)
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d131      	bne.n	800aada <UART_SetConfig+0x1fa>
 800aa76:	4b6e      	ldr	r3, [pc, #440]	@ (800ac30 <UART_SetConfig+0x350>)
 800aa78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa7a:	2230      	movs	r2, #48	@ 0x30
 800aa7c:	4013      	ands	r3, r2
 800aa7e:	2b30      	cmp	r3, #48	@ 0x30
 800aa80:	d01d      	beq.n	800aabe <UART_SetConfig+0x1de>
 800aa82:	d823      	bhi.n	800aacc <UART_SetConfig+0x1ec>
 800aa84:	2b20      	cmp	r3, #32
 800aa86:	d00c      	beq.n	800aaa2 <UART_SetConfig+0x1c2>
 800aa88:	d820      	bhi.n	800aacc <UART_SetConfig+0x1ec>
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d002      	beq.n	800aa94 <UART_SetConfig+0x1b4>
 800aa8e:	2b10      	cmp	r3, #16
 800aa90:	d00e      	beq.n	800aab0 <UART_SetConfig+0x1d0>
 800aa92:	e01b      	b.n	800aacc <UART_SetConfig+0x1ec>
 800aa94:	231b      	movs	r3, #27
 800aa96:	2220      	movs	r2, #32
 800aa98:	189b      	adds	r3, r3, r2
 800aa9a:	19db      	adds	r3, r3, r7
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	701a      	strb	r2, [r3, #0]
 800aaa0:	e0e6      	b.n	800ac70 <UART_SetConfig+0x390>
 800aaa2:	231b      	movs	r3, #27
 800aaa4:	2220      	movs	r2, #32
 800aaa6:	189b      	adds	r3, r3, r2
 800aaa8:	19db      	adds	r3, r3, r7
 800aaaa:	2202      	movs	r2, #2
 800aaac:	701a      	strb	r2, [r3, #0]
 800aaae:	e0df      	b.n	800ac70 <UART_SetConfig+0x390>
 800aab0:	231b      	movs	r3, #27
 800aab2:	2220      	movs	r2, #32
 800aab4:	189b      	adds	r3, r3, r2
 800aab6:	19db      	adds	r3, r3, r7
 800aab8:	2204      	movs	r2, #4
 800aaba:	701a      	strb	r2, [r3, #0]
 800aabc:	e0d8      	b.n	800ac70 <UART_SetConfig+0x390>
 800aabe:	231b      	movs	r3, #27
 800aac0:	2220      	movs	r2, #32
 800aac2:	189b      	adds	r3, r3, r2
 800aac4:	19db      	adds	r3, r3, r7
 800aac6:	2208      	movs	r2, #8
 800aac8:	701a      	strb	r2, [r3, #0]
 800aaca:	e0d1      	b.n	800ac70 <UART_SetConfig+0x390>
 800aacc:	231b      	movs	r3, #27
 800aace:	2220      	movs	r2, #32
 800aad0:	189b      	adds	r3, r3, r2
 800aad2:	19db      	adds	r3, r3, r7
 800aad4:	2210      	movs	r2, #16
 800aad6:	701a      	strb	r2, [r3, #0]
 800aad8:	e0ca      	b.n	800ac70 <UART_SetConfig+0x390>
 800aada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	4a57      	ldr	r2, [pc, #348]	@ (800ac3c <UART_SetConfig+0x35c>)
 800aae0:	4293      	cmp	r3, r2
 800aae2:	d106      	bne.n	800aaf2 <UART_SetConfig+0x212>
 800aae4:	231b      	movs	r3, #27
 800aae6:	2220      	movs	r2, #32
 800aae8:	189b      	adds	r3, r3, r2
 800aaea:	19db      	adds	r3, r3, r7
 800aaec:	2200      	movs	r2, #0
 800aaee:	701a      	strb	r2, [r3, #0]
 800aaf0:	e0be      	b.n	800ac70 <UART_SetConfig+0x390>
 800aaf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	4a52      	ldr	r2, [pc, #328]	@ (800ac40 <UART_SetConfig+0x360>)
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	d106      	bne.n	800ab0a <UART_SetConfig+0x22a>
 800aafc:	231b      	movs	r3, #27
 800aafe:	2220      	movs	r2, #32
 800ab00:	189b      	adds	r3, r3, r2
 800ab02:	19db      	adds	r3, r3, r7
 800ab04:	2200      	movs	r2, #0
 800ab06:	701a      	strb	r2, [r3, #0]
 800ab08:	e0b2      	b.n	800ac70 <UART_SetConfig+0x390>
 800ab0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	4a4d      	ldr	r2, [pc, #308]	@ (800ac44 <UART_SetConfig+0x364>)
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d106      	bne.n	800ab22 <UART_SetConfig+0x242>
 800ab14:	231b      	movs	r3, #27
 800ab16:	2220      	movs	r2, #32
 800ab18:	189b      	adds	r3, r3, r2
 800ab1a:	19db      	adds	r3, r3, r7
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	701a      	strb	r2, [r3, #0]
 800ab20:	e0a6      	b.n	800ac70 <UART_SetConfig+0x390>
 800ab22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	4a3e      	ldr	r2, [pc, #248]	@ (800ac20 <UART_SetConfig+0x340>)
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d13e      	bne.n	800abaa <UART_SetConfig+0x2ca>
 800ab2c:	4b40      	ldr	r3, [pc, #256]	@ (800ac30 <UART_SetConfig+0x350>)
 800ab2e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ab30:	23c0      	movs	r3, #192	@ 0xc0
 800ab32:	011b      	lsls	r3, r3, #4
 800ab34:	4013      	ands	r3, r2
 800ab36:	22c0      	movs	r2, #192	@ 0xc0
 800ab38:	0112      	lsls	r2, r2, #4
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d027      	beq.n	800ab8e <UART_SetConfig+0x2ae>
 800ab3e:	22c0      	movs	r2, #192	@ 0xc0
 800ab40:	0112      	lsls	r2, r2, #4
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d82a      	bhi.n	800ab9c <UART_SetConfig+0x2bc>
 800ab46:	2280      	movs	r2, #128	@ 0x80
 800ab48:	0112      	lsls	r2, r2, #4
 800ab4a:	4293      	cmp	r3, r2
 800ab4c:	d011      	beq.n	800ab72 <UART_SetConfig+0x292>
 800ab4e:	2280      	movs	r2, #128	@ 0x80
 800ab50:	0112      	lsls	r2, r2, #4
 800ab52:	4293      	cmp	r3, r2
 800ab54:	d822      	bhi.n	800ab9c <UART_SetConfig+0x2bc>
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d004      	beq.n	800ab64 <UART_SetConfig+0x284>
 800ab5a:	2280      	movs	r2, #128	@ 0x80
 800ab5c:	00d2      	lsls	r2, r2, #3
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d00e      	beq.n	800ab80 <UART_SetConfig+0x2a0>
 800ab62:	e01b      	b.n	800ab9c <UART_SetConfig+0x2bc>
 800ab64:	231b      	movs	r3, #27
 800ab66:	2220      	movs	r2, #32
 800ab68:	189b      	adds	r3, r3, r2
 800ab6a:	19db      	adds	r3, r3, r7
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	701a      	strb	r2, [r3, #0]
 800ab70:	e07e      	b.n	800ac70 <UART_SetConfig+0x390>
 800ab72:	231b      	movs	r3, #27
 800ab74:	2220      	movs	r2, #32
 800ab76:	189b      	adds	r3, r3, r2
 800ab78:	19db      	adds	r3, r3, r7
 800ab7a:	2202      	movs	r2, #2
 800ab7c:	701a      	strb	r2, [r3, #0]
 800ab7e:	e077      	b.n	800ac70 <UART_SetConfig+0x390>
 800ab80:	231b      	movs	r3, #27
 800ab82:	2220      	movs	r2, #32
 800ab84:	189b      	adds	r3, r3, r2
 800ab86:	19db      	adds	r3, r3, r7
 800ab88:	2204      	movs	r2, #4
 800ab8a:	701a      	strb	r2, [r3, #0]
 800ab8c:	e070      	b.n	800ac70 <UART_SetConfig+0x390>
 800ab8e:	231b      	movs	r3, #27
 800ab90:	2220      	movs	r2, #32
 800ab92:	189b      	adds	r3, r3, r2
 800ab94:	19db      	adds	r3, r3, r7
 800ab96:	2208      	movs	r2, #8
 800ab98:	701a      	strb	r2, [r3, #0]
 800ab9a:	e069      	b.n	800ac70 <UART_SetConfig+0x390>
 800ab9c:	231b      	movs	r3, #27
 800ab9e:	2220      	movs	r2, #32
 800aba0:	189b      	adds	r3, r3, r2
 800aba2:	19db      	adds	r3, r3, r7
 800aba4:	2210      	movs	r2, #16
 800aba6:	701a      	strb	r2, [r3, #0]
 800aba8:	e062      	b.n	800ac70 <UART_SetConfig+0x390>
 800abaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	4a1d      	ldr	r2, [pc, #116]	@ (800ac24 <UART_SetConfig+0x344>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d157      	bne.n	800ac64 <UART_SetConfig+0x384>
 800abb4:	4b1e      	ldr	r3, [pc, #120]	@ (800ac30 <UART_SetConfig+0x350>)
 800abb6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800abb8:	23c0      	movs	r3, #192	@ 0xc0
 800abba:	009b      	lsls	r3, r3, #2
 800abbc:	4013      	ands	r3, r2
 800abbe:	22c0      	movs	r2, #192	@ 0xc0
 800abc0:	0092      	lsls	r2, r2, #2
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d040      	beq.n	800ac48 <UART_SetConfig+0x368>
 800abc6:	22c0      	movs	r2, #192	@ 0xc0
 800abc8:	0092      	lsls	r2, r2, #2
 800abca:	4293      	cmp	r3, r2
 800abcc:	d843      	bhi.n	800ac56 <UART_SetConfig+0x376>
 800abce:	2280      	movs	r2, #128	@ 0x80
 800abd0:	0092      	lsls	r2, r2, #2
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d011      	beq.n	800abfa <UART_SetConfig+0x31a>
 800abd6:	2280      	movs	r2, #128	@ 0x80
 800abd8:	0092      	lsls	r2, r2, #2
 800abda:	4293      	cmp	r3, r2
 800abdc:	d83b      	bhi.n	800ac56 <UART_SetConfig+0x376>
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d004      	beq.n	800abec <UART_SetConfig+0x30c>
 800abe2:	2280      	movs	r2, #128	@ 0x80
 800abe4:	0052      	lsls	r2, r2, #1
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d00e      	beq.n	800ac08 <UART_SetConfig+0x328>
 800abea:	e034      	b.n	800ac56 <UART_SetConfig+0x376>
 800abec:	231b      	movs	r3, #27
 800abee:	2220      	movs	r2, #32
 800abf0:	189b      	adds	r3, r3, r2
 800abf2:	19db      	adds	r3, r3, r7
 800abf4:	2200      	movs	r2, #0
 800abf6:	701a      	strb	r2, [r3, #0]
 800abf8:	e03a      	b.n	800ac70 <UART_SetConfig+0x390>
 800abfa:	231b      	movs	r3, #27
 800abfc:	2220      	movs	r2, #32
 800abfe:	189b      	adds	r3, r3, r2
 800ac00:	19db      	adds	r3, r3, r7
 800ac02:	2202      	movs	r2, #2
 800ac04:	701a      	strb	r2, [r3, #0]
 800ac06:	e033      	b.n	800ac70 <UART_SetConfig+0x390>
 800ac08:	231b      	movs	r3, #27
 800ac0a:	2220      	movs	r2, #32
 800ac0c:	189b      	adds	r3, r3, r2
 800ac0e:	19db      	adds	r3, r3, r7
 800ac10:	2204      	movs	r2, #4
 800ac12:	701a      	strb	r2, [r3, #0]
 800ac14:	e02c      	b.n	800ac70 <UART_SetConfig+0x390>
 800ac16:	46c0      	nop			@ (mov r8, r8)
 800ac18:	cfff69f3 	.word	0xcfff69f3
 800ac1c:	ffffcfff 	.word	0xffffcfff
 800ac20:	40008000 	.word	0x40008000
 800ac24:	40008400 	.word	0x40008400
 800ac28:	11fff4ff 	.word	0x11fff4ff
 800ac2c:	40013800 	.word	0x40013800
 800ac30:	40021000 	.word	0x40021000
 800ac34:	40004400 	.word	0x40004400
 800ac38:	40004800 	.word	0x40004800
 800ac3c:	40004c00 	.word	0x40004c00
 800ac40:	40005000 	.word	0x40005000
 800ac44:	40013c00 	.word	0x40013c00
 800ac48:	231b      	movs	r3, #27
 800ac4a:	2220      	movs	r2, #32
 800ac4c:	189b      	adds	r3, r3, r2
 800ac4e:	19db      	adds	r3, r3, r7
 800ac50:	2208      	movs	r2, #8
 800ac52:	701a      	strb	r2, [r3, #0]
 800ac54:	e00c      	b.n	800ac70 <UART_SetConfig+0x390>
 800ac56:	231b      	movs	r3, #27
 800ac58:	2220      	movs	r2, #32
 800ac5a:	189b      	adds	r3, r3, r2
 800ac5c:	19db      	adds	r3, r3, r7
 800ac5e:	2210      	movs	r2, #16
 800ac60:	701a      	strb	r2, [r3, #0]
 800ac62:	e005      	b.n	800ac70 <UART_SetConfig+0x390>
 800ac64:	231b      	movs	r3, #27
 800ac66:	2220      	movs	r2, #32
 800ac68:	189b      	adds	r3, r3, r2
 800ac6a:	19db      	adds	r3, r3, r7
 800ac6c:	2210      	movs	r2, #16
 800ac6e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ac70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	4ac1      	ldr	r2, [pc, #772]	@ (800af7c <UART_SetConfig+0x69c>)
 800ac76:	4293      	cmp	r3, r2
 800ac78:	d005      	beq.n	800ac86 <UART_SetConfig+0x3a6>
 800ac7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4ac0      	ldr	r2, [pc, #768]	@ (800af80 <UART_SetConfig+0x6a0>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d000      	beq.n	800ac86 <UART_SetConfig+0x3a6>
 800ac84:	e093      	b.n	800adae <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ac86:	231b      	movs	r3, #27
 800ac88:	2220      	movs	r2, #32
 800ac8a:	189b      	adds	r3, r3, r2
 800ac8c:	19db      	adds	r3, r3, r7
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	2b08      	cmp	r3, #8
 800ac92:	d015      	beq.n	800acc0 <UART_SetConfig+0x3e0>
 800ac94:	dc18      	bgt.n	800acc8 <UART_SetConfig+0x3e8>
 800ac96:	2b04      	cmp	r3, #4
 800ac98:	d00d      	beq.n	800acb6 <UART_SetConfig+0x3d6>
 800ac9a:	dc15      	bgt.n	800acc8 <UART_SetConfig+0x3e8>
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d002      	beq.n	800aca6 <UART_SetConfig+0x3c6>
 800aca0:	2b02      	cmp	r3, #2
 800aca2:	d005      	beq.n	800acb0 <UART_SetConfig+0x3d0>
 800aca4:	e010      	b.n	800acc8 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aca6:	f7fd fedd 	bl	8008a64 <HAL_RCC_GetPCLK1Freq>
 800acaa:	0003      	movs	r3, r0
 800acac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acae:	e014      	b.n	800acda <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800acb0:	4bb4      	ldr	r3, [pc, #720]	@ (800af84 <UART_SetConfig+0x6a4>)
 800acb2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acb4:	e011      	b.n	800acda <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800acb6:	f7fd fe49 	bl	800894c <HAL_RCC_GetSysClockFreq>
 800acba:	0003      	movs	r3, r0
 800acbc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acbe:	e00c      	b.n	800acda <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800acc0:	2380      	movs	r3, #128	@ 0x80
 800acc2:	021b      	lsls	r3, r3, #8
 800acc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acc6:	e008      	b.n	800acda <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800acc8:	2300      	movs	r3, #0
 800acca:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800accc:	231a      	movs	r3, #26
 800acce:	2220      	movs	r2, #32
 800acd0:	189b      	adds	r3, r3, r2
 800acd2:	19db      	adds	r3, r3, r7
 800acd4:	2201      	movs	r2, #1
 800acd6:	701a      	strb	r2, [r3, #0]
        break;
 800acd8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800acda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d100      	bne.n	800ace2 <UART_SetConfig+0x402>
 800ace0:	e135      	b.n	800af4e <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ace2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ace6:	4ba8      	ldr	r3, [pc, #672]	@ (800af88 <UART_SetConfig+0x6a8>)
 800ace8:	0052      	lsls	r2, r2, #1
 800acea:	5ad3      	ldrh	r3, [r2, r3]
 800acec:	0019      	movs	r1, r3
 800acee:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800acf0:	f7f5 fa2e 	bl	8000150 <__udivsi3>
 800acf4:	0003      	movs	r3, r0
 800acf6:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800acf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfa:	685a      	ldr	r2, [r3, #4]
 800acfc:	0013      	movs	r3, r2
 800acfe:	005b      	lsls	r3, r3, #1
 800ad00:	189b      	adds	r3, r3, r2
 800ad02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad04:	429a      	cmp	r2, r3
 800ad06:	d305      	bcc.n	800ad14 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ad08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad0a:	685b      	ldr	r3, [r3, #4]
 800ad0c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ad0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad10:	429a      	cmp	r2, r3
 800ad12:	d906      	bls.n	800ad22 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800ad14:	231a      	movs	r3, #26
 800ad16:	2220      	movs	r2, #32
 800ad18:	189b      	adds	r3, r3, r2
 800ad1a:	19db      	adds	r3, r3, r7
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	701a      	strb	r2, [r3, #0]
 800ad20:	e044      	b.n	800adac <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ad22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad24:	61bb      	str	r3, [r7, #24]
 800ad26:	2300      	movs	r3, #0
 800ad28:	61fb      	str	r3, [r7, #28]
 800ad2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ad2e:	4b96      	ldr	r3, [pc, #600]	@ (800af88 <UART_SetConfig+0x6a8>)
 800ad30:	0052      	lsls	r2, r2, #1
 800ad32:	5ad3      	ldrh	r3, [r2, r3]
 800ad34:	613b      	str	r3, [r7, #16]
 800ad36:	2300      	movs	r3, #0
 800ad38:	617b      	str	r3, [r7, #20]
 800ad3a:	693a      	ldr	r2, [r7, #16]
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	69b8      	ldr	r0, [r7, #24]
 800ad40:	69f9      	ldr	r1, [r7, #28]
 800ad42:	f7f5 fbb9 	bl	80004b8 <__aeabi_uldivmod>
 800ad46:	0002      	movs	r2, r0
 800ad48:	000b      	movs	r3, r1
 800ad4a:	0e11      	lsrs	r1, r2, #24
 800ad4c:	021d      	lsls	r5, r3, #8
 800ad4e:	430d      	orrs	r5, r1
 800ad50:	0214      	lsls	r4, r2, #8
 800ad52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	085b      	lsrs	r3, r3, #1
 800ad58:	60bb      	str	r3, [r7, #8]
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	60fb      	str	r3, [r7, #12]
 800ad5e:	68b8      	ldr	r0, [r7, #8]
 800ad60:	68f9      	ldr	r1, [r7, #12]
 800ad62:	1900      	adds	r0, r0, r4
 800ad64:	4169      	adcs	r1, r5
 800ad66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	603b      	str	r3, [r7, #0]
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	607b      	str	r3, [r7, #4]
 800ad70:	683a      	ldr	r2, [r7, #0]
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	f7f5 fba0 	bl	80004b8 <__aeabi_uldivmod>
 800ad78:	0002      	movs	r2, r0
 800ad7a:	000b      	movs	r3, r1
 800ad7c:	0013      	movs	r3, r2
 800ad7e:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ad80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad82:	23c0      	movs	r3, #192	@ 0xc0
 800ad84:	009b      	lsls	r3, r3, #2
 800ad86:	429a      	cmp	r2, r3
 800ad88:	d309      	bcc.n	800ad9e <UART_SetConfig+0x4be>
 800ad8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad8c:	2380      	movs	r3, #128	@ 0x80
 800ad8e:	035b      	lsls	r3, r3, #13
 800ad90:	429a      	cmp	r2, r3
 800ad92:	d204      	bcs.n	800ad9e <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800ad94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad9a:	60da      	str	r2, [r3, #12]
 800ad9c:	e006      	b.n	800adac <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800ad9e:	231a      	movs	r3, #26
 800ada0:	2220      	movs	r2, #32
 800ada2:	189b      	adds	r3, r3, r2
 800ada4:	19db      	adds	r3, r3, r7
 800ada6:	2201      	movs	r2, #1
 800ada8:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800adaa:	e0d0      	b.n	800af4e <UART_SetConfig+0x66e>
 800adac:	e0cf      	b.n	800af4e <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800adae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adb0:	69da      	ldr	r2, [r3, #28]
 800adb2:	2380      	movs	r3, #128	@ 0x80
 800adb4:	021b      	lsls	r3, r3, #8
 800adb6:	429a      	cmp	r2, r3
 800adb8:	d000      	beq.n	800adbc <UART_SetConfig+0x4dc>
 800adba:	e070      	b.n	800ae9e <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800adbc:	231b      	movs	r3, #27
 800adbe:	2220      	movs	r2, #32
 800adc0:	189b      	adds	r3, r3, r2
 800adc2:	19db      	adds	r3, r3, r7
 800adc4:	781b      	ldrb	r3, [r3, #0]
 800adc6:	2b08      	cmp	r3, #8
 800adc8:	d015      	beq.n	800adf6 <UART_SetConfig+0x516>
 800adca:	dc18      	bgt.n	800adfe <UART_SetConfig+0x51e>
 800adcc:	2b04      	cmp	r3, #4
 800adce:	d00d      	beq.n	800adec <UART_SetConfig+0x50c>
 800add0:	dc15      	bgt.n	800adfe <UART_SetConfig+0x51e>
 800add2:	2b00      	cmp	r3, #0
 800add4:	d002      	beq.n	800addc <UART_SetConfig+0x4fc>
 800add6:	2b02      	cmp	r3, #2
 800add8:	d005      	beq.n	800ade6 <UART_SetConfig+0x506>
 800adda:	e010      	b.n	800adfe <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800addc:	f7fd fe42 	bl	8008a64 <HAL_RCC_GetPCLK1Freq>
 800ade0:	0003      	movs	r3, r0
 800ade2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ade4:	e014      	b.n	800ae10 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ade6:	4b67      	ldr	r3, [pc, #412]	@ (800af84 <UART_SetConfig+0x6a4>)
 800ade8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800adea:	e011      	b.n	800ae10 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800adec:	f7fd fdae 	bl	800894c <HAL_RCC_GetSysClockFreq>
 800adf0:	0003      	movs	r3, r0
 800adf2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800adf4:	e00c      	b.n	800ae10 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800adf6:	2380      	movs	r3, #128	@ 0x80
 800adf8:	021b      	lsls	r3, r3, #8
 800adfa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800adfc:	e008      	b.n	800ae10 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800adfe:	2300      	movs	r3, #0
 800ae00:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800ae02:	231a      	movs	r3, #26
 800ae04:	2220      	movs	r2, #32
 800ae06:	189b      	adds	r3, r3, r2
 800ae08:	19db      	adds	r3, r3, r7
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	701a      	strb	r2, [r3, #0]
        break;
 800ae0e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ae10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d100      	bne.n	800ae18 <UART_SetConfig+0x538>
 800ae16:	e09a      	b.n	800af4e <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ae1c:	4b5a      	ldr	r3, [pc, #360]	@ (800af88 <UART_SetConfig+0x6a8>)
 800ae1e:	0052      	lsls	r2, r2, #1
 800ae20:	5ad3      	ldrh	r3, [r2, r3]
 800ae22:	0019      	movs	r1, r3
 800ae24:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800ae26:	f7f5 f993 	bl	8000150 <__udivsi3>
 800ae2a:	0003      	movs	r3, r0
 800ae2c:	005a      	lsls	r2, r3, #1
 800ae2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae30:	685b      	ldr	r3, [r3, #4]
 800ae32:	085b      	lsrs	r3, r3, #1
 800ae34:	18d2      	adds	r2, r2, r3
 800ae36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	0019      	movs	r1, r3
 800ae3c:	0010      	movs	r0, r2
 800ae3e:	f7f5 f987 	bl	8000150 <__udivsi3>
 800ae42:	0003      	movs	r3, r0
 800ae44:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae48:	2b0f      	cmp	r3, #15
 800ae4a:	d921      	bls.n	800ae90 <UART_SetConfig+0x5b0>
 800ae4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae4e:	2380      	movs	r3, #128	@ 0x80
 800ae50:	025b      	lsls	r3, r3, #9
 800ae52:	429a      	cmp	r2, r3
 800ae54:	d21c      	bcs.n	800ae90 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ae56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae58:	b29a      	uxth	r2, r3
 800ae5a:	200e      	movs	r0, #14
 800ae5c:	2420      	movs	r4, #32
 800ae5e:	1903      	adds	r3, r0, r4
 800ae60:	19db      	adds	r3, r3, r7
 800ae62:	210f      	movs	r1, #15
 800ae64:	438a      	bics	r2, r1
 800ae66:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ae68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae6a:	085b      	lsrs	r3, r3, #1
 800ae6c:	b29b      	uxth	r3, r3
 800ae6e:	2207      	movs	r2, #7
 800ae70:	4013      	ands	r3, r2
 800ae72:	b299      	uxth	r1, r3
 800ae74:	1903      	adds	r3, r0, r4
 800ae76:	19db      	adds	r3, r3, r7
 800ae78:	1902      	adds	r2, r0, r4
 800ae7a:	19d2      	adds	r2, r2, r7
 800ae7c:	8812      	ldrh	r2, [r2, #0]
 800ae7e:	430a      	orrs	r2, r1
 800ae80:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800ae82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	1902      	adds	r2, r0, r4
 800ae88:	19d2      	adds	r2, r2, r7
 800ae8a:	8812      	ldrh	r2, [r2, #0]
 800ae8c:	60da      	str	r2, [r3, #12]
 800ae8e:	e05e      	b.n	800af4e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800ae90:	231a      	movs	r3, #26
 800ae92:	2220      	movs	r2, #32
 800ae94:	189b      	adds	r3, r3, r2
 800ae96:	19db      	adds	r3, r3, r7
 800ae98:	2201      	movs	r2, #1
 800ae9a:	701a      	strb	r2, [r3, #0]
 800ae9c:	e057      	b.n	800af4e <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ae9e:	231b      	movs	r3, #27
 800aea0:	2220      	movs	r2, #32
 800aea2:	189b      	adds	r3, r3, r2
 800aea4:	19db      	adds	r3, r3, r7
 800aea6:	781b      	ldrb	r3, [r3, #0]
 800aea8:	2b08      	cmp	r3, #8
 800aeaa:	d015      	beq.n	800aed8 <UART_SetConfig+0x5f8>
 800aeac:	dc18      	bgt.n	800aee0 <UART_SetConfig+0x600>
 800aeae:	2b04      	cmp	r3, #4
 800aeb0:	d00d      	beq.n	800aece <UART_SetConfig+0x5ee>
 800aeb2:	dc15      	bgt.n	800aee0 <UART_SetConfig+0x600>
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d002      	beq.n	800aebe <UART_SetConfig+0x5de>
 800aeb8:	2b02      	cmp	r3, #2
 800aeba:	d005      	beq.n	800aec8 <UART_SetConfig+0x5e8>
 800aebc:	e010      	b.n	800aee0 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aebe:	f7fd fdd1 	bl	8008a64 <HAL_RCC_GetPCLK1Freq>
 800aec2:	0003      	movs	r3, r0
 800aec4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aec6:	e014      	b.n	800aef2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aec8:	4b2e      	ldr	r3, [pc, #184]	@ (800af84 <UART_SetConfig+0x6a4>)
 800aeca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aecc:	e011      	b.n	800aef2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aece:	f7fd fd3d 	bl	800894c <HAL_RCC_GetSysClockFreq>
 800aed2:	0003      	movs	r3, r0
 800aed4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aed6:	e00c      	b.n	800aef2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aed8:	2380      	movs	r3, #128	@ 0x80
 800aeda:	021b      	lsls	r3, r3, #8
 800aedc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aede:	e008      	b.n	800aef2 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800aee0:	2300      	movs	r3, #0
 800aee2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800aee4:	231a      	movs	r3, #26
 800aee6:	2220      	movs	r2, #32
 800aee8:	189b      	adds	r3, r3, r2
 800aeea:	19db      	adds	r3, r3, r7
 800aeec:	2201      	movs	r2, #1
 800aeee:	701a      	strb	r2, [r3, #0]
        break;
 800aef0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800aef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d02a      	beq.n	800af4e <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aefa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aefc:	4b22      	ldr	r3, [pc, #136]	@ (800af88 <UART_SetConfig+0x6a8>)
 800aefe:	0052      	lsls	r2, r2, #1
 800af00:	5ad3      	ldrh	r3, [r2, r3]
 800af02:	0019      	movs	r1, r3
 800af04:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800af06:	f7f5 f923 	bl	8000150 <__udivsi3>
 800af0a:	0003      	movs	r3, r0
 800af0c:	001a      	movs	r2, r3
 800af0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af10:	685b      	ldr	r3, [r3, #4]
 800af12:	085b      	lsrs	r3, r3, #1
 800af14:	18d2      	adds	r2, r2, r3
 800af16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af18:	685b      	ldr	r3, [r3, #4]
 800af1a:	0019      	movs	r1, r3
 800af1c:	0010      	movs	r0, r2
 800af1e:	f7f5 f917 	bl	8000150 <__udivsi3>
 800af22:	0003      	movs	r3, r0
 800af24:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af28:	2b0f      	cmp	r3, #15
 800af2a:	d90a      	bls.n	800af42 <UART_SetConfig+0x662>
 800af2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af2e:	2380      	movs	r3, #128	@ 0x80
 800af30:	025b      	lsls	r3, r3, #9
 800af32:	429a      	cmp	r2, r3
 800af34:	d205      	bcs.n	800af42 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800af36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af38:	b29a      	uxth	r2, r3
 800af3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	60da      	str	r2, [r3, #12]
 800af40:	e005      	b.n	800af4e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800af42:	231a      	movs	r3, #26
 800af44:	2220      	movs	r2, #32
 800af46:	189b      	adds	r3, r3, r2
 800af48:	19db      	adds	r3, r3, r7
 800af4a:	2201      	movs	r2, #1
 800af4c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800af4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af50:	226a      	movs	r2, #106	@ 0x6a
 800af52:	2101      	movs	r1, #1
 800af54:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800af56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af58:	2268      	movs	r2, #104	@ 0x68
 800af5a:	2101      	movs	r1, #1
 800af5c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800af5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af60:	2200      	movs	r2, #0
 800af62:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800af64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af66:	2200      	movs	r2, #0
 800af68:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800af6a:	231a      	movs	r3, #26
 800af6c:	2220      	movs	r2, #32
 800af6e:	189b      	adds	r3, r3, r2
 800af70:	19db      	adds	r3, r3, r7
 800af72:	781b      	ldrb	r3, [r3, #0]
}
 800af74:	0018      	movs	r0, r3
 800af76:	46bd      	mov	sp, r7
 800af78:	b010      	add	sp, #64	@ 0x40
 800af7a:	bdb0      	pop	{r4, r5, r7, pc}
 800af7c:	40008000 	.word	0x40008000
 800af80:	40008400 	.word	0x40008400
 800af84:	00f42400 	.word	0x00f42400
 800af88:	08013984 	.word	0x08013984

0800af8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b082      	sub	sp, #8
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af98:	2208      	movs	r2, #8
 800af9a:	4013      	ands	r3, r2
 800af9c:	d00b      	beq.n	800afb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	685b      	ldr	r3, [r3, #4]
 800afa4:	4a4a      	ldr	r2, [pc, #296]	@ (800b0d0 <UART_AdvFeatureConfig+0x144>)
 800afa6:	4013      	ands	r3, r2
 800afa8:	0019      	movs	r1, r3
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	430a      	orrs	r2, r1
 800afb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afba:	2201      	movs	r2, #1
 800afbc:	4013      	ands	r3, r2
 800afbe:	d00b      	beq.n	800afd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	685b      	ldr	r3, [r3, #4]
 800afc6:	4a43      	ldr	r2, [pc, #268]	@ (800b0d4 <UART_AdvFeatureConfig+0x148>)
 800afc8:	4013      	ands	r3, r2
 800afca:	0019      	movs	r1, r3
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	430a      	orrs	r2, r1
 800afd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afdc:	2202      	movs	r2, #2
 800afde:	4013      	ands	r3, r2
 800afe0:	d00b      	beq.n	800affa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	685b      	ldr	r3, [r3, #4]
 800afe8:	4a3b      	ldr	r2, [pc, #236]	@ (800b0d8 <UART_AdvFeatureConfig+0x14c>)
 800afea:	4013      	ands	r3, r2
 800afec:	0019      	movs	r1, r3
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	430a      	orrs	r2, r1
 800aff8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800affe:	2204      	movs	r2, #4
 800b000:	4013      	ands	r3, r2
 800b002:	d00b      	beq.n	800b01c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	685b      	ldr	r3, [r3, #4]
 800b00a:	4a34      	ldr	r2, [pc, #208]	@ (800b0dc <UART_AdvFeatureConfig+0x150>)
 800b00c:	4013      	ands	r3, r2
 800b00e:	0019      	movs	r1, r3
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	430a      	orrs	r2, r1
 800b01a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b020:	2210      	movs	r2, #16
 800b022:	4013      	ands	r3, r2
 800b024:	d00b      	beq.n	800b03e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	689b      	ldr	r3, [r3, #8]
 800b02c:	4a2c      	ldr	r2, [pc, #176]	@ (800b0e0 <UART_AdvFeatureConfig+0x154>)
 800b02e:	4013      	ands	r3, r2
 800b030:	0019      	movs	r1, r3
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	430a      	orrs	r2, r1
 800b03c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b042:	2220      	movs	r2, #32
 800b044:	4013      	ands	r3, r2
 800b046:	d00b      	beq.n	800b060 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	689b      	ldr	r3, [r3, #8]
 800b04e:	4a25      	ldr	r2, [pc, #148]	@ (800b0e4 <UART_AdvFeatureConfig+0x158>)
 800b050:	4013      	ands	r3, r2
 800b052:	0019      	movs	r1, r3
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	430a      	orrs	r2, r1
 800b05e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b064:	2240      	movs	r2, #64	@ 0x40
 800b066:	4013      	ands	r3, r2
 800b068:	d01d      	beq.n	800b0a6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	685b      	ldr	r3, [r3, #4]
 800b070:	4a1d      	ldr	r2, [pc, #116]	@ (800b0e8 <UART_AdvFeatureConfig+0x15c>)
 800b072:	4013      	ands	r3, r2
 800b074:	0019      	movs	r1, r3
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	430a      	orrs	r2, r1
 800b080:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b086:	2380      	movs	r3, #128	@ 0x80
 800b088:	035b      	lsls	r3, r3, #13
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d10b      	bne.n	800b0a6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	4a15      	ldr	r2, [pc, #84]	@ (800b0ec <UART_AdvFeatureConfig+0x160>)
 800b096:	4013      	ands	r3, r2
 800b098:	0019      	movs	r1, r3
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	430a      	orrs	r2, r1
 800b0a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0aa:	2280      	movs	r2, #128	@ 0x80
 800b0ac:	4013      	ands	r3, r2
 800b0ae:	d00b      	beq.n	800b0c8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	685b      	ldr	r3, [r3, #4]
 800b0b6:	4a0e      	ldr	r2, [pc, #56]	@ (800b0f0 <UART_AdvFeatureConfig+0x164>)
 800b0b8:	4013      	ands	r3, r2
 800b0ba:	0019      	movs	r1, r3
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	430a      	orrs	r2, r1
 800b0c6:	605a      	str	r2, [r3, #4]
  }
}
 800b0c8:	46c0      	nop			@ (mov r8, r8)
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	b002      	add	sp, #8
 800b0ce:	bd80      	pop	{r7, pc}
 800b0d0:	ffff7fff 	.word	0xffff7fff
 800b0d4:	fffdffff 	.word	0xfffdffff
 800b0d8:	fffeffff 	.word	0xfffeffff
 800b0dc:	fffbffff 	.word	0xfffbffff
 800b0e0:	ffffefff 	.word	0xffffefff
 800b0e4:	ffffdfff 	.word	0xffffdfff
 800b0e8:	ffefffff 	.word	0xffefffff
 800b0ec:	ff9fffff 	.word	0xff9fffff
 800b0f0:	fff7ffff 	.word	0xfff7ffff

0800b0f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b092      	sub	sp, #72	@ 0x48
 800b0f8:	af02      	add	r7, sp, #8
 800b0fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2290      	movs	r2, #144	@ 0x90
 800b100:	2100      	movs	r1, #0
 800b102:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b104:	f7f9 fb9e 	bl	8004844 <HAL_GetTick>
 800b108:	0003      	movs	r3, r0
 800b10a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	2208      	movs	r2, #8
 800b114:	4013      	ands	r3, r2
 800b116:	2b08      	cmp	r3, #8
 800b118:	d12d      	bne.n	800b176 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b11a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b11c:	2280      	movs	r2, #128	@ 0x80
 800b11e:	0391      	lsls	r1, r2, #14
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	4a47      	ldr	r2, [pc, #284]	@ (800b240 <UART_CheckIdleState+0x14c>)
 800b124:	9200      	str	r2, [sp, #0]
 800b126:	2200      	movs	r2, #0
 800b128:	f000 f88e 	bl	800b248 <UART_WaitOnFlagUntilTimeout>
 800b12c:	1e03      	subs	r3, r0, #0
 800b12e:	d022      	beq.n	800b176 <UART_CheckIdleState+0x82>
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b130:	f3ef 8310 	mrs	r3, PRIMASK
 800b134:	627b      	str	r3, [r7, #36]	@ 0x24
	return (result);
 800b136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b138:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b13a:	2301      	movs	r3, #1
 800b13c:	62bb      	str	r3, [r7, #40]	@ 0x28
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b13e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b140:	f383 8810 	msr	PRIMASK, r3
}
 800b144:	46c0      	nop			@ (mov r8, r8)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	681a      	ldr	r2, [r3, #0]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	2180      	movs	r1, #128	@ 0x80
 800b152:	438a      	bics	r2, r1
 800b154:	601a      	str	r2, [r3, #0]
 800b156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b158:	62fb      	str	r3, [r7, #44]	@ 0x2c
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b15a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b15c:	f383 8810 	msr	PRIMASK, r3
}
 800b160:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	2288      	movs	r2, #136	@ 0x88
 800b166:	2120      	movs	r1, #32
 800b168:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	2284      	movs	r2, #132	@ 0x84
 800b16e:	2100      	movs	r1, #0
 800b170:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b172:	2303      	movs	r3, #3
 800b174:	e060      	b.n	800b238 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	2204      	movs	r2, #4
 800b17e:	4013      	ands	r3, r2
 800b180:	2b04      	cmp	r3, #4
 800b182:	d146      	bne.n	800b212 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b186:	2280      	movs	r2, #128	@ 0x80
 800b188:	03d1      	lsls	r1, r2, #15
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	4a2c      	ldr	r2, [pc, #176]	@ (800b240 <UART_CheckIdleState+0x14c>)
 800b18e:	9200      	str	r2, [sp, #0]
 800b190:	2200      	movs	r2, #0
 800b192:	f000 f859 	bl	800b248 <UART_WaitOnFlagUntilTimeout>
 800b196:	1e03      	subs	r3, r0, #0
 800b198:	d03b      	beq.n	800b212 <UART_CheckIdleState+0x11e>
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b19a:	f3ef 8310 	mrs	r3, PRIMASK
 800b19e:	60fb      	str	r3, [r7, #12]
	return (result);
 800b1a0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b1a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	613b      	str	r3, [r7, #16]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	f383 8810 	msr	PRIMASK, r3
}
 800b1ae:	46c0      	nop			@ (mov r8, r8)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	681a      	ldr	r2, [r3, #0]
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	4922      	ldr	r1, [pc, #136]	@ (800b244 <UART_CheckIdleState+0x150>)
 800b1bc:	400a      	ands	r2, r1
 800b1be:	601a      	str	r2, [r3, #0]
 800b1c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1c2:	617b      	str	r3, [r7, #20]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	f383 8810 	msr	PRIMASK, r3
}
 800b1ca:	46c0      	nop			@ (mov r8, r8)
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b1cc:	f3ef 8310 	mrs	r3, PRIMASK
 800b1d0:	61bb      	str	r3, [r7, #24]
	return (result);
 800b1d2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1d4:	633b      	str	r3, [r7, #48]	@ 0x30
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	61fb      	str	r3, [r7, #28]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b1da:	69fb      	ldr	r3, [r7, #28]
 800b1dc:	f383 8810 	msr	PRIMASK, r3
}
 800b1e0:	46c0      	nop			@ (mov r8, r8)
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	689a      	ldr	r2, [r3, #8]
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	2101      	movs	r1, #1
 800b1ee:	438a      	bics	r2, r1
 800b1f0:	609a      	str	r2, [r3, #8]
 800b1f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1f4:	623b      	str	r3, [r7, #32]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b1f6:	6a3b      	ldr	r3, [r7, #32]
 800b1f8:	f383 8810 	msr	PRIMASK, r3
}
 800b1fc:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	228c      	movs	r2, #140	@ 0x8c
 800b202:	2120      	movs	r1, #32
 800b204:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	2284      	movs	r2, #132	@ 0x84
 800b20a:	2100      	movs	r1, #0
 800b20c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b20e:	2303      	movs	r3, #3
 800b210:	e012      	b.n	800b238 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2288      	movs	r2, #136	@ 0x88
 800b216:	2120      	movs	r1, #32
 800b218:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	228c      	movs	r2, #140	@ 0x8c
 800b21e:	2120      	movs	r1, #32
 800b220:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2200      	movs	r2, #0
 800b226:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2200      	movs	r2, #0
 800b22c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	2284      	movs	r2, #132	@ 0x84
 800b232:	2100      	movs	r1, #0
 800b234:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b236:	2300      	movs	r3, #0
}
 800b238:	0018      	movs	r0, r3
 800b23a:	46bd      	mov	sp, r7
 800b23c:	b010      	add	sp, #64	@ 0x40
 800b23e:	bd80      	pop	{r7, pc}
 800b240:	01ffffff 	.word	0x01ffffff
 800b244:	fffffedf 	.word	0xfffffedf

0800b248 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b084      	sub	sp, #16
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	60b9      	str	r1, [r7, #8]
 800b252:	603b      	str	r3, [r7, #0]
 800b254:	1dfb      	adds	r3, r7, #7
 800b256:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b258:	e051      	b.n	800b2fe <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b25a:	69bb      	ldr	r3, [r7, #24]
 800b25c:	3301      	adds	r3, #1
 800b25e:	d04e      	beq.n	800b2fe <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b260:	f7f9 faf0 	bl	8004844 <HAL_GetTick>
 800b264:	0002      	movs	r2, r0
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	1ad3      	subs	r3, r2, r3
 800b26a:	69ba      	ldr	r2, [r7, #24]
 800b26c:	429a      	cmp	r2, r3
 800b26e:	d302      	bcc.n	800b276 <UART_WaitOnFlagUntilTimeout+0x2e>
 800b270:	69bb      	ldr	r3, [r7, #24]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d101      	bne.n	800b27a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800b276:	2303      	movs	r3, #3
 800b278:	e051      	b.n	800b31e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	2204      	movs	r2, #4
 800b282:	4013      	ands	r3, r2
 800b284:	d03b      	beq.n	800b2fe <UART_WaitOnFlagUntilTimeout+0xb6>
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	2b80      	cmp	r3, #128	@ 0x80
 800b28a:	d038      	beq.n	800b2fe <UART_WaitOnFlagUntilTimeout+0xb6>
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	2b40      	cmp	r3, #64	@ 0x40
 800b290:	d035      	beq.n	800b2fe <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	69db      	ldr	r3, [r3, #28]
 800b298:	2208      	movs	r2, #8
 800b29a:	4013      	ands	r3, r2
 800b29c:	2b08      	cmp	r3, #8
 800b29e:	d111      	bne.n	800b2c4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	2208      	movs	r2, #8
 800b2a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	0018      	movs	r0, r3
 800b2ac:	f000 f83c 	bl	800b328 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	2290      	movs	r2, #144	@ 0x90
 800b2b4:	2108      	movs	r1, #8
 800b2b6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2284      	movs	r2, #132	@ 0x84
 800b2bc:	2100      	movs	r1, #0
 800b2be:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800b2c0:	2301      	movs	r3, #1
 800b2c2:	e02c      	b.n	800b31e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	69da      	ldr	r2, [r3, #28]
 800b2ca:	2380      	movs	r3, #128	@ 0x80
 800b2cc:	011b      	lsls	r3, r3, #4
 800b2ce:	401a      	ands	r2, r3
 800b2d0:	2380      	movs	r3, #128	@ 0x80
 800b2d2:	011b      	lsls	r3, r3, #4
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d112      	bne.n	800b2fe <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	2280      	movs	r2, #128	@ 0x80
 800b2de:	0112      	lsls	r2, r2, #4
 800b2e0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	0018      	movs	r0, r3
 800b2e6:	f000 f81f 	bl	800b328 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	2290      	movs	r2, #144	@ 0x90
 800b2ee:	2120      	movs	r1, #32
 800b2f0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2284      	movs	r2, #132	@ 0x84
 800b2f6:	2100      	movs	r1, #0
 800b2f8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800b2fa:	2303      	movs	r3, #3
 800b2fc:	e00f      	b.n	800b31e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	69db      	ldr	r3, [r3, #28]
 800b304:	68ba      	ldr	r2, [r7, #8]
 800b306:	4013      	ands	r3, r2
 800b308:	68ba      	ldr	r2, [r7, #8]
 800b30a:	1ad3      	subs	r3, r2, r3
 800b30c:	425a      	negs	r2, r3
 800b30e:	4153      	adcs	r3, r2
 800b310:	b2db      	uxtb	r3, r3
 800b312:	001a      	movs	r2, r3
 800b314:	1dfb      	adds	r3, r7, #7
 800b316:	781b      	ldrb	r3, [r3, #0]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d09e      	beq.n	800b25a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b31c:	2300      	movs	r3, #0
}
 800b31e:	0018      	movs	r0, r3
 800b320:	46bd      	mov	sp, r7
 800b322:	b004      	add	sp, #16
 800b324:	bd80      	pop	{r7, pc}
	...

0800b328 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b08e      	sub	sp, #56	@ 0x38
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b330:	f3ef 8310 	mrs	r3, PRIMASK
 800b334:	617b      	str	r3, [r7, #20]
	return (result);
 800b336:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b338:	637b      	str	r3, [r7, #52]	@ 0x34
 800b33a:	2301      	movs	r3, #1
 800b33c:	61bb      	str	r3, [r7, #24]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b33e:	69bb      	ldr	r3, [r7, #24]
 800b340:	f383 8810 	msr	PRIMASK, r3
}
 800b344:	46c0      	nop			@ (mov r8, r8)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	681a      	ldr	r2, [r3, #0]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4926      	ldr	r1, [pc, #152]	@ (800b3ec <UART_EndRxTransfer+0xc4>)
 800b352:	400a      	ands	r2, r1
 800b354:	601a      	str	r2, [r3, #0]
 800b356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b358:	61fb      	str	r3, [r7, #28]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b35a:	69fb      	ldr	r3, [r7, #28]
 800b35c:	f383 8810 	msr	PRIMASK, r3
}
 800b360:	46c0      	nop			@ (mov r8, r8)
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b362:	f3ef 8310 	mrs	r3, PRIMASK
 800b366:	623b      	str	r3, [r7, #32]
	return (result);
 800b368:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b36a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b36c:	2301      	movs	r3, #1
 800b36e:	627b      	str	r3, [r7, #36]	@ 0x24
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b372:	f383 8810 	msr	PRIMASK, r3
}
 800b376:	46c0      	nop			@ (mov r8, r8)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	689a      	ldr	r2, [r3, #8]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	491b      	ldr	r1, [pc, #108]	@ (800b3f0 <UART_EndRxTransfer+0xc8>)
 800b384:	400a      	ands	r2, r1
 800b386:	609a      	str	r2, [r3, #8]
 800b388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b38a:	62bb      	str	r3, [r7, #40]	@ 0x28
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b38e:	f383 8810 	msr	PRIMASK, r3
}
 800b392:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d118      	bne.n	800b3ce <UART_EndRxTransfer+0xa6>
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b39c:	f3ef 8310 	mrs	r3, PRIMASK
 800b3a0:	60bb      	str	r3, [r7, #8]
	return (result);
 800b3a2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	60fb      	str	r3, [r7, #12]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	f383 8810 	msr	PRIMASK, r3
}
 800b3b0:	46c0      	nop			@ (mov r8, r8)
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	681a      	ldr	r2, [r3, #0]
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	2110      	movs	r1, #16
 800b3be:	438a      	bics	r2, r1
 800b3c0:	601a      	str	r2, [r3, #0]
 800b3c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3c4:	613b      	str	r3, [r7, #16]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b3c6:	693b      	ldr	r3, [r7, #16]
 800b3c8:	f383 8810 	msr	PRIMASK, r3
}
 800b3cc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	228c      	movs	r2, #140	@ 0x8c
 800b3d2:	2120      	movs	r1, #32
 800b3d4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	2200      	movs	r2, #0
 800b3da:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b3e2:	46c0      	nop			@ (mov r8, r8)
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	b00e      	add	sp, #56	@ 0x38
 800b3e8:	bd80      	pop	{r7, pc}
 800b3ea:	46c0      	nop			@ (mov r8, r8)
 800b3ec:	fffffedf 	.word	0xfffffedf
 800b3f0:	effffffe 	.word	0xeffffffe

0800b3f4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b084      	sub	sp, #16
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b400:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	225e      	movs	r2, #94	@ 0x5e
 800b406:	2100      	movs	r1, #0
 800b408:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	2256      	movs	r2, #86	@ 0x56
 800b40e:	2100      	movs	r1, #0
 800b410:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	0018      	movs	r0, r3
 800b416:	f7ff fa4f 	bl	800a8b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b41a:	46c0      	nop			@ (mov r8, r8)
 800b41c:	46bd      	mov	sp, r7
 800b41e:	b004      	add	sp, #16
 800b420:	bd80      	pop	{r7, pc}

0800b422 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b422:	b580      	push	{r7, lr}
 800b424:	b086      	sub	sp, #24
 800b426:	af00      	add	r7, sp, #0
 800b428:	6078      	str	r0, [r7, #4]
	__ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b42a:	f3ef 8310 	mrs	r3, PRIMASK
 800b42e:	60bb      	str	r3, [r7, #8]
	return (result);
 800b430:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b432:	617b      	str	r3, [r7, #20]
 800b434:	2301      	movs	r3, #1
 800b436:	60fb      	str	r3, [r7, #12]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	f383 8810 	msr	PRIMASK, r3
}
 800b43e:	46c0      	nop			@ (mov r8, r8)
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	681a      	ldr	r2, [r3, #0]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	2140      	movs	r1, #64	@ 0x40
 800b44c:	438a      	bics	r2, r1
 800b44e:	601a      	str	r2, [r3, #0]
 800b450:	697b      	ldr	r3, [r7, #20]
 800b452:	613b      	str	r3, [r7, #16]
	__ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b454:	693b      	ldr	r3, [r7, #16]
 800b456:	f383 8810 	msr	PRIMASK, r3
}
 800b45a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2288      	movs	r2, #136	@ 0x88
 800b460:	2120      	movs	r1, #32
 800b462:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2200      	movs	r2, #0
 800b468:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	0018      	movs	r0, r3
 800b46e:	f7ff fa1b 	bl	800a8a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b472:	46c0      	nop			@ (mov r8, r8)
 800b474:	46bd      	mov	sp, r7
 800b476:	b006      	add	sp, #24
 800b478:	bd80      	pop	{r7, pc}

0800b47a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b47a:	b580      	push	{r7, lr}
 800b47c:	b082      	sub	sp, #8
 800b47e:	af00      	add	r7, sp, #0
 800b480:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b482:	46c0      	nop			@ (mov r8, r8)
 800b484:	46bd      	mov	sp, r7
 800b486:	b002      	add	sp, #8
 800b488:	bd80      	pop	{r7, pc}

0800b48a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b48a:	b580      	push	{r7, lr}
 800b48c:	b082      	sub	sp, #8
 800b48e:	af00      	add	r7, sp, #0
 800b490:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b492:	46c0      	nop			@ (mov r8, r8)
 800b494:	46bd      	mov	sp, r7
 800b496:	b002      	add	sp, #8
 800b498:	bd80      	pop	{r7, pc}

0800b49a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b49a:	b580      	push	{r7, lr}
 800b49c:	b082      	sub	sp, #8
 800b49e:	af00      	add	r7, sp, #0
 800b4a0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b4a2:	46c0      	nop			@ (mov r8, r8)
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	b002      	add	sp, #8
 800b4a8:	bd80      	pop	{r7, pc}
	...

0800b4ac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2284      	movs	r2, #132	@ 0x84
 800b4b8:	5c9b      	ldrb	r3, [r3, r2]
 800b4ba:	2b01      	cmp	r3, #1
 800b4bc:	d101      	bne.n	800b4c2 <HAL_UARTEx_DisableFifoMode+0x16>
 800b4be:	2302      	movs	r3, #2
 800b4c0:	e027      	b.n	800b512 <HAL_UARTEx_DisableFifoMode+0x66>
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2284      	movs	r2, #132	@ 0x84
 800b4c6:	2101      	movs	r1, #1
 800b4c8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2288      	movs	r2, #136	@ 0x88
 800b4ce:	2124      	movs	r1, #36	@ 0x24
 800b4d0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	681a      	ldr	r2, [r3, #0]
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	2101      	movs	r1, #1
 800b4e6:	438a      	bics	r2, r1
 800b4e8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	4a0b      	ldr	r2, [pc, #44]	@ (800b51c <HAL_UARTEx_DisableFifoMode+0x70>)
 800b4ee:	4013      	ands	r3, r2
 800b4f0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	68fa      	ldr	r2, [r7, #12]
 800b4fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2288      	movs	r2, #136	@ 0x88
 800b504:	2120      	movs	r1, #32
 800b506:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2284      	movs	r2, #132	@ 0x84
 800b50c:	2100      	movs	r1, #0
 800b50e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b510:	2300      	movs	r3, #0
}
 800b512:	0018      	movs	r0, r3
 800b514:	46bd      	mov	sp, r7
 800b516:	b004      	add	sp, #16
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	46c0      	nop			@ (mov r8, r8)
 800b51c:	dfffffff 	.word	0xdfffffff

0800b520 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
 800b528:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2284      	movs	r2, #132	@ 0x84
 800b52e:	5c9b      	ldrb	r3, [r3, r2]
 800b530:	2b01      	cmp	r3, #1
 800b532:	d101      	bne.n	800b538 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b534:	2302      	movs	r3, #2
 800b536:	e02e      	b.n	800b596 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2284      	movs	r2, #132	@ 0x84
 800b53c:	2101      	movs	r1, #1
 800b53e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2288      	movs	r2, #136	@ 0x88
 800b544:	2124      	movs	r1, #36	@ 0x24
 800b546:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	681a      	ldr	r2, [r3, #0]
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	2101      	movs	r1, #1
 800b55c:	438a      	bics	r2, r1
 800b55e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	689b      	ldr	r3, [r3, #8]
 800b566:	00db      	lsls	r3, r3, #3
 800b568:	08d9      	lsrs	r1, r3, #3
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	683a      	ldr	r2, [r7, #0]
 800b570:	430a      	orrs	r2, r1
 800b572:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	0018      	movs	r0, r3
 800b578:	f000 f854 	bl	800b624 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	68fa      	ldr	r2, [r7, #12]
 800b582:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2288      	movs	r2, #136	@ 0x88
 800b588:	2120      	movs	r1, #32
 800b58a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2284      	movs	r2, #132	@ 0x84
 800b590:	2100      	movs	r1, #0
 800b592:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b594:	2300      	movs	r3, #0
}
 800b596:	0018      	movs	r0, r3
 800b598:	46bd      	mov	sp, r7
 800b59a:	b004      	add	sp, #16
 800b59c:	bd80      	pop	{r7, pc}
	...

0800b5a0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b084      	sub	sp, #16
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2284      	movs	r2, #132	@ 0x84
 800b5ae:	5c9b      	ldrb	r3, [r3, r2]
 800b5b0:	2b01      	cmp	r3, #1
 800b5b2:	d101      	bne.n	800b5b8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b5b4:	2302      	movs	r3, #2
 800b5b6:	e02f      	b.n	800b618 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2284      	movs	r2, #132	@ 0x84
 800b5bc:	2101      	movs	r1, #1
 800b5be:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2288      	movs	r2, #136	@ 0x88
 800b5c4:	2124      	movs	r1, #36	@ 0x24
 800b5c6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	681a      	ldr	r2, [r3, #0]
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	2101      	movs	r1, #1
 800b5dc:	438a      	bics	r2, r1
 800b5de:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	689b      	ldr	r3, [r3, #8]
 800b5e6:	4a0e      	ldr	r2, [pc, #56]	@ (800b620 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800b5e8:	4013      	ands	r3, r2
 800b5ea:	0019      	movs	r1, r3
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	683a      	ldr	r2, [r7, #0]
 800b5f2:	430a      	orrs	r2, r1
 800b5f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	0018      	movs	r0, r3
 800b5fa:	f000 f813 	bl	800b624 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	68fa      	ldr	r2, [r7, #12]
 800b604:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2288      	movs	r2, #136	@ 0x88
 800b60a:	2120      	movs	r1, #32
 800b60c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	2284      	movs	r2, #132	@ 0x84
 800b612:	2100      	movs	r1, #0
 800b614:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b616:	2300      	movs	r3, #0
}
 800b618:	0018      	movs	r0, r3
 800b61a:	46bd      	mov	sp, r7
 800b61c:	b004      	add	sp, #16
 800b61e:	bd80      	pop	{r7, pc}
 800b620:	f1ffffff 	.word	0xf1ffffff

0800b624 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b624:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b626:	b085      	sub	sp, #20
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b630:	2b00      	cmp	r3, #0
 800b632:	d108      	bne.n	800b646 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	226a      	movs	r2, #106	@ 0x6a
 800b638:	2101      	movs	r1, #1
 800b63a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2268      	movs	r2, #104	@ 0x68
 800b640:	2101      	movs	r1, #1
 800b642:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b644:	e043      	b.n	800b6ce <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b646:	260f      	movs	r6, #15
 800b648:	19bb      	adds	r3, r7, r6
 800b64a:	2208      	movs	r2, #8
 800b64c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b64e:	200e      	movs	r0, #14
 800b650:	183b      	adds	r3, r7, r0
 800b652:	2208      	movs	r2, #8
 800b654:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	689b      	ldr	r3, [r3, #8]
 800b65c:	0e5b      	lsrs	r3, r3, #25
 800b65e:	b2da      	uxtb	r2, r3
 800b660:	240d      	movs	r4, #13
 800b662:	193b      	adds	r3, r7, r4
 800b664:	2107      	movs	r1, #7
 800b666:	400a      	ands	r2, r1
 800b668:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	689b      	ldr	r3, [r3, #8]
 800b670:	0f5b      	lsrs	r3, r3, #29
 800b672:	b2da      	uxtb	r2, r3
 800b674:	250c      	movs	r5, #12
 800b676:	197b      	adds	r3, r7, r5
 800b678:	2107      	movs	r1, #7
 800b67a:	400a      	ands	r2, r1
 800b67c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b67e:	183b      	adds	r3, r7, r0
 800b680:	781b      	ldrb	r3, [r3, #0]
 800b682:	197a      	adds	r2, r7, r5
 800b684:	7812      	ldrb	r2, [r2, #0]
 800b686:	4914      	ldr	r1, [pc, #80]	@ (800b6d8 <UARTEx_SetNbDataToProcess+0xb4>)
 800b688:	5c8a      	ldrb	r2, [r1, r2]
 800b68a:	435a      	muls	r2, r3
 800b68c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800b68e:	197b      	adds	r3, r7, r5
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	4a12      	ldr	r2, [pc, #72]	@ (800b6dc <UARTEx_SetNbDataToProcess+0xb8>)
 800b694:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b696:	0019      	movs	r1, r3
 800b698:	f7f4 fde4 	bl	8000264 <__divsi3>
 800b69c:	0003      	movs	r3, r0
 800b69e:	b299      	uxth	r1, r3
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	226a      	movs	r2, #106	@ 0x6a
 800b6a4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b6a6:	19bb      	adds	r3, r7, r6
 800b6a8:	781b      	ldrb	r3, [r3, #0]
 800b6aa:	193a      	adds	r2, r7, r4
 800b6ac:	7812      	ldrb	r2, [r2, #0]
 800b6ae:	490a      	ldr	r1, [pc, #40]	@ (800b6d8 <UARTEx_SetNbDataToProcess+0xb4>)
 800b6b0:	5c8a      	ldrb	r2, [r1, r2]
 800b6b2:	435a      	muls	r2, r3
 800b6b4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800b6b6:	193b      	adds	r3, r7, r4
 800b6b8:	781b      	ldrb	r3, [r3, #0]
 800b6ba:	4a08      	ldr	r2, [pc, #32]	@ (800b6dc <UARTEx_SetNbDataToProcess+0xb8>)
 800b6bc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b6be:	0019      	movs	r1, r3
 800b6c0:	f7f4 fdd0 	bl	8000264 <__divsi3>
 800b6c4:	0003      	movs	r3, r0
 800b6c6:	b299      	uxth	r1, r3
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2268      	movs	r2, #104	@ 0x68
 800b6cc:	5299      	strh	r1, [r3, r2]
}
 800b6ce:	46c0      	nop			@ (mov r8, r8)
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	b005      	add	sp, #20
 800b6d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6d6:	46c0      	nop			@ (mov r8, r8)
 800b6d8:	0801399c 	.word	0x0801399c
 800b6dc:	080139a4 	.word	0x080139a4

0800b6e0 <USB_EnableGlobalInt>:
 *         Enables the controller's Global Int in the AHB Config reg
 * @param  USBx Selected device
 * @retval HAL status
 */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b084      	sub	sp, #16
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
	uint32_t winterruptmask;

	/* Clear pending interrupts */
	USBx->ISTR = 0U;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	645a      	str	r2, [r3, #68]	@ 0x44

	/* Set winterruptmask variable */
	winterruptmask = USB_CNTR_CTRM | USB_CNTR_WKUPM |
 800b6ee:	4b05      	ldr	r3, [pc, #20]	@ (800b704 <USB_EnableGlobalInt+0x24>)
 800b6f0:	60fb      	str	r3, [r7, #12]
	USB_CNTR_SUSPM | USB_CNTR_ERRM |
	USB_CNTR_SOFM | USB_CNTR_ESOFM |
	USB_CNTR_RESETM | USB_CNTR_L1REQM;

	/* Set interrupt mask */
	USBx->CNTR = winterruptmask;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	68fa      	ldr	r2, [r7, #12]
 800b6f6:	641a      	str	r2, [r3, #64]	@ 0x40

	return HAL_OK;
 800b6f8:	2300      	movs	r3, #0
}
 800b6fa:	0018      	movs	r0, r3
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	b004      	add	sp, #16
 800b700:	bd80      	pop	{r7, pc}
 800b702:	46c0      	nop			@ (mov r8, r8)
 800b704:	0000bf80 	.word	0x0000bf80

0800b708 <USB_DisableGlobalInt>:
 *         Disable the controller's Global Int in the AHB Config reg
 * @param  USBx Selected device
 * @retval HAL status
 */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b084      	sub	sp, #16
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
	uint32_t winterruptmask;

	/* Set winterruptmask variable */
	winterruptmask = USB_CNTR_CTRM | USB_CNTR_WKUPM |
 800b710:	4b06      	ldr	r3, [pc, #24]	@ (800b72c <USB_DisableGlobalInt+0x24>)
 800b712:	60fb      	str	r3, [r7, #12]
	USB_CNTR_SUSPM | USB_CNTR_ERRM |
	USB_CNTR_SOFM | USB_CNTR_ESOFM |
	USB_CNTR_RESETM | USB_CNTR_L1REQM;

	/* Clear interrupt mask */
	USBx->CNTR &= ~winterruptmask;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b718:	68fa      	ldr	r2, [r7, #12]
 800b71a:	43d2      	mvns	r2, r2
 800b71c:	401a      	ands	r2, r3
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	641a      	str	r2, [r3, #64]	@ 0x40

	return HAL_OK;
 800b722:	2300      	movs	r3, #0
}
 800b724:	0018      	movs	r0, r3
 800b726:	46bd      	mov	sp, r7
 800b728:	b004      	add	sp, #16
 800b72a:	bd80      	pop	{r7, pc}
 800b72c:	0000bf80 	.word	0x0000bf80

0800b730 <USB_SetCurrentMode>:
 *            @arg USB_DEVICE_MODE Peripheral mode
 * @retval HAL status
 */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx,
		USB_DRD_ModeTypeDef mode)
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b082      	sub	sp, #8
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	000a      	movs	r2, r1
 800b73a:	1cfb      	adds	r3, r7, #3
 800b73c:	701a      	strb	r2, [r3, #0]
	if (mode == USB_DEVICE_MODE)
 800b73e:	1cfb      	adds	r3, r7, #3
 800b740:	781b      	ldrb	r3, [r3, #0]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d106      	bne.n	800b754 <USB_SetCurrentMode+0x24>
	{
		USBx->CNTR &= ~USB_CNTR_HOST;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b74a:	005b      	lsls	r3, r3, #1
 800b74c:	085a      	lsrs	r2, r3, #1
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	641a      	str	r2, [r3, #64]	@ 0x40
 800b752:	e00d      	b.n	800b770 <USB_SetCurrentMode+0x40>
	}
	else if (mode == USB_HOST_MODE)
 800b754:	1cfb      	adds	r3, r7, #3
 800b756:	781b      	ldrb	r3, [r3, #0]
 800b758:	2b01      	cmp	r3, #1
 800b75a:	d107      	bne.n	800b76c <USB_SetCurrentMode+0x3c>
	{
		USBx->CNTR |= USB_CNTR_HOST;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b760:	2280      	movs	r2, #128	@ 0x80
 800b762:	0612      	lsls	r2, r2, #24
 800b764:	431a      	orrs	r2, r3
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	641a      	str	r2, [r3, #64]	@ 0x40
 800b76a:	e001      	b.n	800b770 <USB_SetCurrentMode+0x40>
	}
	else
	{
		return HAL_ERROR;
 800b76c:	2301      	movs	r3, #1
 800b76e:	e000      	b.n	800b772 <USB_SetCurrentMode+0x42>
	}

	return HAL_OK;
 800b770:	2300      	movs	r3, #0
}
 800b772:	0018      	movs	r0, r3
 800b774:	46bd      	mov	sp, r7
 800b776:	b002      	add	sp, #8
 800b778:	bd80      	pop	{r7, pc}

0800b77a <USB_DevInit>:
 * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
 *         the configuration information for the specified USBx peripheral.
 * @retval HAL status
 */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800b77a:	b084      	sub	sp, #16
 800b77c:	b5b0      	push	{r4, r5, r7, lr}
 800b77e:	b084      	sub	sp, #16
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
 800b784:	2004      	movs	r0, #4
 800b786:	2420      	movs	r4, #32
 800b788:	1900      	adds	r0, r0, r4
 800b78a:	19c0      	adds	r0, r0, r7
 800b78c:	6001      	str	r1, [r0, #0]
 800b78e:	6042      	str	r2, [r0, #4]
 800b790:	6083      	str	r3, [r0, #8]

	/* Prevent unused argument(s) compilation warning */
	UNUSED(cfg);

	/* Force Reset */
	USBx->CNTR = USB_CNTR_USBRST;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2201      	movs	r2, #1
 800b796:	641a      	str	r2, [r3, #64]	@ 0x40

	/* Release Reset */
	USBx->CNTR &= ~USB_CNTR_USBRST;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b79c:	2201      	movs	r2, #1
 800b79e:	4393      	bics	r3, r2
 800b7a0:	001a      	movs	r2, r3
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	641a      	str	r2, [r3, #64]	@ 0x40

	/* Set the Device Mode */
	ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 800b7a6:	250f      	movs	r5, #15
 800b7a8:	197c      	adds	r4, r7, r5
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	2100      	movs	r1, #0
 800b7ae:	0018      	movs	r0, r3
 800b7b0:	f7ff ffbe 	bl	800b730 <USB_SetCurrentMode>
 800b7b4:	0003      	movs	r3, r0
 800b7b6:	7023      	strb	r3, [r4, #0]

	/* Clear pending interrupts */
	USBx->ISTR = 0U;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	645a      	str	r2, [r3, #68]	@ 0x44

	return ret;
 800b7be:	197b      	adds	r3, r7, r5
 800b7c0:	781b      	ldrb	r3, [r3, #0]
}
 800b7c2:	0018      	movs	r0, r3
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	b004      	add	sp, #16
 800b7c8:	bcb0      	pop	{r4, r5, r7}
 800b7ca:	bc08      	pop	{r3}
 800b7cc:	b004      	add	sp, #16
 800b7ce:	4718      	bx	r3

0800b7d0 <USB_ActivateEndpoint>:
 * @param  ep pointer to endpoint structure
 * @retval HAL status
 */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx,
		USB_DRD_EPTypeDef *ep)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b09e      	sub	sp, #120	@ 0x78
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
 800b7d8:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret = HAL_OK;
 800b7da:	2377      	movs	r3, #119	@ 0x77
 800b7dc:	18fb      	adds	r3, r7, r3
 800b7de:	2200      	movs	r2, #0
 800b7e0:	701a      	strb	r2, [r3, #0]
	uint32_t wEpRegVal;

	wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800b7e2:	687a      	ldr	r2, [r7, #4]
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	781b      	ldrb	r3, [r3, #0]
 800b7e8:	009b      	lsls	r3, r3, #2
 800b7ea:	18d3      	adds	r3, r2, r3
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	4adc      	ldr	r2, [pc, #880]	@ (800bb60 <USB_ActivateEndpoint+0x390>)
 800b7f0:	4013      	ands	r3, r2
 800b7f2:	673b      	str	r3, [r7, #112]	@ 0x70

	/* initialize Endpoint */
	switch (ep->type)
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	78db      	ldrb	r3, [r3, #3]
 800b7f8:	2b03      	cmp	r3, #3
 800b7fa:	d00e      	beq.n	800b81a <USB_ActivateEndpoint+0x4a>
 800b7fc:	dc19      	bgt.n	800b832 <USB_ActivateEndpoint+0x62>
 800b7fe:	2b02      	cmp	r3, #2
 800b800:	d01c      	beq.n	800b83c <USB_ActivateEndpoint+0x6c>
 800b802:	dc16      	bgt.n	800b832 <USB_ActivateEndpoint+0x62>
 800b804:	2b00      	cmp	r3, #0
 800b806:	d002      	beq.n	800b80e <USB_ActivateEndpoint+0x3e>
 800b808:	2b01      	cmp	r3, #1
 800b80a:	d00c      	beq.n	800b826 <USB_ActivateEndpoint+0x56>
 800b80c:	e011      	b.n	800b832 <USB_ActivateEndpoint+0x62>
	{
	case EP_TYPE_CTRL:
		wEpRegVal |= USB_EP_CONTROL;
 800b80e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b810:	2280      	movs	r2, #128	@ 0x80
 800b812:	0092      	lsls	r2, r2, #2
 800b814:	4313      	orrs	r3, r2
 800b816:	673b      	str	r3, [r7, #112]	@ 0x70
		break;
 800b818:	e011      	b.n	800b83e <USB_ActivateEndpoint+0x6e>
	case EP_TYPE_BULK:
		wEpRegVal |= USB_EP_BULK;
		break;

	case EP_TYPE_INTR:
		wEpRegVal |= USB_EP_INTERRUPT;
 800b81a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b81c:	22c0      	movs	r2, #192	@ 0xc0
 800b81e:	00d2      	lsls	r2, r2, #3
 800b820:	4313      	orrs	r3, r2
 800b822:	673b      	str	r3, [r7, #112]	@ 0x70
		break;
 800b824:	e00b      	b.n	800b83e <USB_ActivateEndpoint+0x6e>

	case EP_TYPE_ISOC:
		wEpRegVal |= USB_EP_ISOCHRONOUS;
 800b826:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b828:	2280      	movs	r2, #128	@ 0x80
 800b82a:	00d2      	lsls	r2, r2, #3
 800b82c:	4313      	orrs	r3, r2
 800b82e:	673b      	str	r3, [r7, #112]	@ 0x70
		break;
 800b830:	e005      	b.n	800b83e <USB_ActivateEndpoint+0x6e>

	default:
		ret = HAL_ERROR;
 800b832:	2377      	movs	r3, #119	@ 0x77
 800b834:	18fb      	adds	r3, r7, r3
 800b836:	2201      	movs	r2, #1
 800b838:	701a      	strb	r2, [r3, #0]
		break;
 800b83a:	e000      	b.n	800b83e <USB_ActivateEndpoint+0x6e>
		break;
 800b83c:	46c0      	nop			@ (mov r8, r8)
	}

	PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800b83e:	687a      	ldr	r2, [r7, #4]
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	781b      	ldrb	r3, [r3, #0]
 800b844:	009b      	lsls	r3, r3, #2
 800b846:	18d3      	adds	r3, r2, r3
 800b848:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b84a:	49c6      	ldr	r1, [pc, #792]	@ (800bb64 <USB_ActivateEndpoint+0x394>)
 800b84c:	430a      	orrs	r2, r1
 800b84e:	601a      	str	r2, [r3, #0]

	PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num)
 800b850:	687a      	ldr	r2, [r7, #4]
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	009b      	lsls	r3, r3, #2
 800b858:	18d3      	adds	r3, r2, r3
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	4ac2      	ldr	r2, [pc, #776]	@ (800bb68 <USB_ActivateEndpoint+0x398>)
 800b85e:	4013      	ands	r3, r2
 800b860:	683a      	ldr	r2, [r7, #0]
 800b862:	7812      	ldrb	r2, [r2, #0]
 800b864:	4313      	orrs	r3, r2
 800b866:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b868:	687a      	ldr	r2, [r7, #4]
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	009b      	lsls	r3, r3, #2
 800b870:	18d3      	adds	r3, r2, r3
 800b872:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b874:	49bb      	ldr	r1, [pc, #748]	@ (800bb64 <USB_ActivateEndpoint+0x394>)
 800b876:	430a      	orrs	r2, r1
 800b878:	601a      	str	r2, [r3, #0]
	;

	if (ep->doublebuffer == 0U)
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	7b1b      	ldrb	r3, [r3, #12]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d000      	beq.n	800b884 <USB_ActivateEndpoint+0xb4>
 800b882:	e155      	b.n	800bb30 <USB_ActivateEndpoint+0x360>
	{
		if (ep->is_in != 0U)
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	785b      	ldrb	r3, [r3, #1]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d06e      	beq.n	800b96a <USB_ActivateEndpoint+0x19a>
		{
			/*Set the endpoint Transmit buffer address */
			PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress)
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	781b      	ldrb	r3, [r3, #0]
 800b890:	00db      	lsls	r3, r3, #3
 800b892:	4ab6      	ldr	r2, [pc, #728]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b894:	4694      	mov	ip, r2
 800b896:	4463      	add	r3, ip
 800b898:	681a      	ldr	r2, [r3, #0]
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	781b      	ldrb	r3, [r3, #0]
 800b89e:	00db      	lsls	r3, r3, #3
 800b8a0:	49b2      	ldr	r1, [pc, #712]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b8a2:	468c      	mov	ip, r1
 800b8a4:	4463      	add	r3, ip
 800b8a6:	0c12      	lsrs	r2, r2, #16
 800b8a8:	0412      	lsls	r2, r2, #16
 800b8aa:	601a      	str	r2, [r3, #0]
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	781b      	ldrb	r3, [r3, #0]
 800b8b0:	00db      	lsls	r3, r3, #3
 800b8b2:	4aae      	ldr	r2, [pc, #696]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b8b4:	4694      	mov	ip, r2
 800b8b6:	4463      	add	r3, ip
 800b8b8:	6819      	ldr	r1, [r3, #0]
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	88db      	ldrh	r3, [r3, #6]
 800b8be:	089b      	lsrs	r3, r3, #2
 800b8c0:	b29b      	uxth	r3, r3
 800b8c2:	009a      	lsls	r2, r3, #2
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	781b      	ldrb	r3, [r3, #0]
 800b8c8:	00db      	lsls	r3, r3, #3
 800b8ca:	48a8      	ldr	r0, [pc, #672]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b8cc:	4684      	mov	ip, r0
 800b8ce:	4463      	add	r3, ip
 800b8d0:	430a      	orrs	r2, r1
 800b8d2:	601a      	str	r2, [r3, #0]
			;
			PCD_CLEAR_TX_DTOG(USBx, ep->num)
 800b8d4:	687a      	ldr	r2, [r7, #4]
 800b8d6:	683b      	ldr	r3, [r7, #0]
 800b8d8:	781b      	ldrb	r3, [r3, #0]
 800b8da:	009b      	lsls	r3, r3, #2
 800b8dc:	18d3      	adds	r3, r2, r3
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	61bb      	str	r3, [r7, #24]
 800b8e2:	69bb      	ldr	r3, [r7, #24]
 800b8e4:	2240      	movs	r2, #64	@ 0x40
 800b8e6:	4013      	ands	r3, r2
 800b8e8:	d011      	beq.n	800b90e <USB_ActivateEndpoint+0x13e>
 800b8ea:	687a      	ldr	r2, [r7, #4]
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	781b      	ldrb	r3, [r3, #0]
 800b8f0:	009b      	lsls	r3, r3, #2
 800b8f2:	18d3      	adds	r3, r2, r3
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	4a9c      	ldr	r2, [pc, #624]	@ (800bb68 <USB_ActivateEndpoint+0x398>)
 800b8f8:	4013      	ands	r3, r2
 800b8fa:	617b      	str	r3, [r7, #20]
 800b8fc:	687a      	ldr	r2, [r7, #4]
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	781b      	ldrb	r3, [r3, #0]
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	18d3      	adds	r3, r2, r3
 800b906:	697a      	ldr	r2, [r7, #20]
 800b908:	4999      	ldr	r1, [pc, #612]	@ (800bb70 <USB_ActivateEndpoint+0x3a0>)
 800b90a:	430a      	orrs	r2, r1
 800b90c:	601a      	str	r2, [r3, #0]
			;

			if (ep->type != EP_TYPE_ISOC)
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	78db      	ldrb	r3, [r3, #3]
 800b912:	2b01      	cmp	r3, #1
 800b914:	d016      	beq.n	800b944 <USB_ActivateEndpoint+0x174>
			{
				/* Configure NAK status for the Endpoint */
				PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK)
 800b916:	687a      	ldr	r2, [r7, #4]
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	781b      	ldrb	r3, [r3, #0]
 800b91c:	009b      	lsls	r3, r3, #2
 800b91e:	18d3      	adds	r3, r2, r3
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	4a94      	ldr	r2, [pc, #592]	@ (800bb74 <USB_ActivateEndpoint+0x3a4>)
 800b924:	4013      	ands	r3, r2
 800b926:	60fb      	str	r3, [r7, #12]
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2220      	movs	r2, #32
 800b92c:	4053      	eors	r3, r2
 800b92e:	60fb      	str	r3, [r7, #12]
 800b930:	687a      	ldr	r2, [r7, #4]
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	009b      	lsls	r3, r3, #2
 800b938:	18d3      	adds	r3, r2, r3
 800b93a:	68fa      	ldr	r2, [r7, #12]
 800b93c:	4989      	ldr	r1, [pc, #548]	@ (800bb64 <USB_ActivateEndpoint+0x394>)
 800b93e:	430a      	orrs	r2, r1
 800b940:	601a      	str	r2, [r3, #0]
 800b942:	e261      	b.n	800be08 <USB_ActivateEndpoint+0x638>
				;
			}
			else
			{
				/* Configure TX Endpoint to disabled state */
				PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS)
 800b944:	687a      	ldr	r2, [r7, #4]
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	781b      	ldrb	r3, [r3, #0]
 800b94a:	009b      	lsls	r3, r3, #2
 800b94c:	18d3      	adds	r3, r2, r3
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	4a88      	ldr	r2, [pc, #544]	@ (800bb74 <USB_ActivateEndpoint+0x3a4>)
 800b952:	4013      	ands	r3, r2
 800b954:	613b      	str	r3, [r7, #16]
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	009b      	lsls	r3, r3, #2
 800b95e:	18d3      	adds	r3, r2, r3
 800b960:	693a      	ldr	r2, [r7, #16]
 800b962:	4980      	ldr	r1, [pc, #512]	@ (800bb64 <USB_ActivateEndpoint+0x394>)
 800b964:	430a      	orrs	r2, r1
 800b966:	601a      	str	r2, [r3, #0]
 800b968:	e24e      	b.n	800be08 <USB_ActivateEndpoint+0x638>
			}
		}
		else
		{
			/* Set the endpoint Receive buffer address */
			PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress)
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	781b      	ldrb	r3, [r3, #0]
 800b96e:	00db      	lsls	r3, r3, #3
 800b970:	4a7e      	ldr	r2, [pc, #504]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b972:	4694      	mov	ip, r2
 800b974:	4463      	add	r3, ip
 800b976:	685a      	ldr	r2, [r3, #4]
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	00db      	lsls	r3, r3, #3
 800b97e:	497b      	ldr	r1, [pc, #492]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b980:	468c      	mov	ip, r1
 800b982:	4463      	add	r3, ip
 800b984:	0c12      	lsrs	r2, r2, #16
 800b986:	0412      	lsls	r2, r2, #16
 800b988:	605a      	str	r2, [r3, #4]
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	781b      	ldrb	r3, [r3, #0]
 800b98e:	00db      	lsls	r3, r3, #3
 800b990:	4a76      	ldr	r2, [pc, #472]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b992:	4694      	mov	ip, r2
 800b994:	4463      	add	r3, ip
 800b996:	6859      	ldr	r1, [r3, #4]
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	88db      	ldrh	r3, [r3, #6]
 800b99c:	089b      	lsrs	r3, r3, #2
 800b99e:	b29b      	uxth	r3, r3
 800b9a0:	009a      	lsls	r2, r3, #2
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	781b      	ldrb	r3, [r3, #0]
 800b9a6:	00db      	lsls	r3, r3, #3
 800b9a8:	4870      	ldr	r0, [pc, #448]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b9aa:	4684      	mov	ip, r0
 800b9ac:	4463      	add	r3, ip
 800b9ae:	430a      	orrs	r2, r1
 800b9b0:	605a      	str	r2, [r3, #4]
			;

			/* Set the endpoint Receive buffer counter */
			PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket)
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	781b      	ldrb	r3, [r3, #0]
 800b9b6:	00db      	lsls	r3, r3, #3
 800b9b8:	4a6c      	ldr	r2, [pc, #432]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b9ba:	4694      	mov	ip, r2
 800b9bc:	4463      	add	r3, ip
 800b9be:	685a      	ldr	r2, [r3, #4]
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	781b      	ldrb	r3, [r3, #0]
 800b9c4:	00db      	lsls	r3, r3, #3
 800b9c6:	4969      	ldr	r1, [pc, #420]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b9c8:	468c      	mov	ip, r1
 800b9ca:	4463      	add	r3, ip
 800b9cc:	0192      	lsls	r2, r2, #6
 800b9ce:	0992      	lsrs	r2, r2, #6
 800b9d0:	605a      	str	r2, [r3, #4]
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	691b      	ldr	r3, [r3, #16]
 800b9d6:	2b3e      	cmp	r3, #62	@ 0x3e
 800b9d8:	d920      	bls.n	800ba1c <USB_ActivateEndpoint+0x24c>
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	691b      	ldr	r3, [r3, #16]
 800b9de:	095b      	lsrs	r3, r3, #5
 800b9e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	691b      	ldr	r3, [r3, #16]
 800b9e6:	221f      	movs	r2, #31
 800b9e8:	4013      	ands	r3, r2
 800b9ea:	d102      	bne.n	800b9f2 <USB_ActivateEndpoint+0x222>
 800b9ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9ee:	3b01      	subs	r3, #1
 800b9f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	781b      	ldrb	r3, [r3, #0]
 800b9f6:	00db      	lsls	r3, r3, #3
 800b9f8:	4a5c      	ldr	r2, [pc, #368]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800b9fa:	4694      	mov	ip, r2
 800b9fc:	4463      	add	r3, ip
 800b9fe:	685a      	ldr	r2, [r3, #4]
 800ba00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba02:	069b      	lsls	r3, r3, #26
 800ba04:	431a      	orrs	r2, r3
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	00db      	lsls	r3, r3, #3
 800ba0c:	4957      	ldr	r1, [pc, #348]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800ba0e:	468c      	mov	ip, r1
 800ba10:	4463      	add	r3, ip
 800ba12:	2180      	movs	r1, #128	@ 0x80
 800ba14:	0609      	lsls	r1, r1, #24
 800ba16:	430a      	orrs	r2, r1
 800ba18:	605a      	str	r2, [r3, #4]
 800ba1a:	e032      	b.n	800ba82 <USB_ActivateEndpoint+0x2b2>
 800ba1c:	683b      	ldr	r3, [r7, #0]
 800ba1e:	691b      	ldr	r3, [r3, #16]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d111      	bne.n	800ba48 <USB_ActivateEndpoint+0x278>
 800ba24:	683b      	ldr	r3, [r7, #0]
 800ba26:	781b      	ldrb	r3, [r3, #0]
 800ba28:	00db      	lsls	r3, r3, #3
 800ba2a:	4a50      	ldr	r2, [pc, #320]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800ba2c:	4694      	mov	ip, r2
 800ba2e:	4463      	add	r3, ip
 800ba30:	685a      	ldr	r2, [r3, #4]
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	781b      	ldrb	r3, [r3, #0]
 800ba36:	00db      	lsls	r3, r3, #3
 800ba38:	494c      	ldr	r1, [pc, #304]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800ba3a:	468c      	mov	ip, r1
 800ba3c:	4463      	add	r3, ip
 800ba3e:	2180      	movs	r1, #128	@ 0x80
 800ba40:	0609      	lsls	r1, r1, #24
 800ba42:	430a      	orrs	r2, r1
 800ba44:	605a      	str	r2, [r3, #4]
 800ba46:	e01c      	b.n	800ba82 <USB_ActivateEndpoint+0x2b2>
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	691b      	ldr	r3, [r3, #16]
 800ba4c:	085b      	lsrs	r3, r3, #1
 800ba4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	691b      	ldr	r3, [r3, #16]
 800ba54:	2201      	movs	r2, #1
 800ba56:	4013      	ands	r3, r2
 800ba58:	d002      	beq.n	800ba60 <USB_ActivateEndpoint+0x290>
 800ba5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	781b      	ldrb	r3, [r3, #0]
 800ba64:	00db      	lsls	r3, r3, #3
 800ba66:	4a41      	ldr	r2, [pc, #260]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800ba68:	4694      	mov	ip, r2
 800ba6a:	4463      	add	r3, ip
 800ba6c:	6859      	ldr	r1, [r3, #4]
 800ba6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba70:	069a      	lsls	r2, r3, #26
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	781b      	ldrb	r3, [r3, #0]
 800ba76:	00db      	lsls	r3, r3, #3
 800ba78:	483c      	ldr	r0, [pc, #240]	@ (800bb6c <USB_ActivateEndpoint+0x39c>)
 800ba7a:	4684      	mov	ip, r0
 800ba7c:	4463      	add	r3, ip
 800ba7e:	430a      	orrs	r2, r1
 800ba80:	605a      	str	r2, [r3, #4]
			;
			PCD_CLEAR_RX_DTOG(USBx, ep->num)
 800ba82:	687a      	ldr	r2, [r7, #4]
 800ba84:	683b      	ldr	r3, [r7, #0]
 800ba86:	781b      	ldrb	r3, [r3, #0]
 800ba88:	009b      	lsls	r3, r3, #2
 800ba8a:	18d3      	adds	r3, r2, r3
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba92:	2380      	movs	r3, #128	@ 0x80
 800ba94:	01db      	lsls	r3, r3, #7
 800ba96:	4013      	ands	r3, r2
 800ba98:	d011      	beq.n	800babe <USB_ActivateEndpoint+0x2ee>
 800ba9a:	687a      	ldr	r2, [r7, #4]
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	781b      	ldrb	r3, [r3, #0]
 800baa0:	009b      	lsls	r3, r3, #2
 800baa2:	18d3      	adds	r3, r2, r3
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	4a30      	ldr	r2, [pc, #192]	@ (800bb68 <USB_ActivateEndpoint+0x398>)
 800baa8:	4013      	ands	r3, r2
 800baaa:	627b      	str	r3, [r7, #36]	@ 0x24
 800baac:	687a      	ldr	r2, [r7, #4]
 800baae:	683b      	ldr	r3, [r7, #0]
 800bab0:	781b      	ldrb	r3, [r3, #0]
 800bab2:	009b      	lsls	r3, r3, #2
 800bab4:	18d3      	adds	r3, r2, r3
 800bab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bab8:	492f      	ldr	r1, [pc, #188]	@ (800bb78 <USB_ActivateEndpoint+0x3a8>)
 800baba:	430a      	orrs	r2, r1
 800babc:	601a      	str	r2, [r3, #0]
			;

			if (ep->num == 0U)
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	781b      	ldrb	r3, [r3, #0]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d11c      	bne.n	800bb00 <USB_ActivateEndpoint+0x330>
			{
				/* Configure VALID status for EP0 */
				PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID)
 800bac6:	687a      	ldr	r2, [r7, #4]
 800bac8:	683b      	ldr	r3, [r7, #0]
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	009b      	lsls	r3, r3, #2
 800bace:	18d3      	adds	r3, r2, r3
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	4a2a      	ldr	r2, [pc, #168]	@ (800bb7c <USB_ActivateEndpoint+0x3ac>)
 800bad4:	4013      	ands	r3, r2
 800bad6:	61fb      	str	r3, [r7, #28]
 800bad8:	69fb      	ldr	r3, [r7, #28]
 800bada:	2280      	movs	r2, #128	@ 0x80
 800badc:	0152      	lsls	r2, r2, #5
 800bade:	4053      	eors	r3, r2
 800bae0:	61fb      	str	r3, [r7, #28]
 800bae2:	69fb      	ldr	r3, [r7, #28]
 800bae4:	2280      	movs	r2, #128	@ 0x80
 800bae6:	0192      	lsls	r2, r2, #6
 800bae8:	4053      	eors	r3, r2
 800baea:	61fb      	str	r3, [r7, #28]
 800baec:	687a      	ldr	r2, [r7, #4]
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	009b      	lsls	r3, r3, #2
 800baf4:	18d3      	adds	r3, r2, r3
 800baf6:	69fa      	ldr	r2, [r7, #28]
 800baf8:	491a      	ldr	r1, [pc, #104]	@ (800bb64 <USB_ActivateEndpoint+0x394>)
 800bafa:	430a      	orrs	r2, r1
 800bafc:	601a      	str	r2, [r3, #0]
 800bafe:	e183      	b.n	800be08 <USB_ActivateEndpoint+0x638>
				;
			}
			else
			{
				/* Configure NAK status for OUT Endpoint */
				PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK)
 800bb00:	687a      	ldr	r2, [r7, #4]
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	781b      	ldrb	r3, [r3, #0]
 800bb06:	009b      	lsls	r3, r3, #2
 800bb08:	18d3      	adds	r3, r2, r3
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	4a1b      	ldr	r2, [pc, #108]	@ (800bb7c <USB_ActivateEndpoint+0x3ac>)
 800bb0e:	4013      	ands	r3, r2
 800bb10:	623b      	str	r3, [r7, #32]
 800bb12:	6a3b      	ldr	r3, [r7, #32]
 800bb14:	2280      	movs	r2, #128	@ 0x80
 800bb16:	0192      	lsls	r2, r2, #6
 800bb18:	4053      	eors	r3, r2
 800bb1a:	623b      	str	r3, [r7, #32]
 800bb1c:	687a      	ldr	r2, [r7, #4]
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	781b      	ldrb	r3, [r3, #0]
 800bb22:	009b      	lsls	r3, r3, #2
 800bb24:	18d3      	adds	r3, r2, r3
 800bb26:	6a3a      	ldr	r2, [r7, #32]
 800bb28:	490e      	ldr	r1, [pc, #56]	@ (800bb64 <USB_ActivateEndpoint+0x394>)
 800bb2a:	430a      	orrs	r2, r1
 800bb2c:	601a      	str	r2, [r3, #0]
 800bb2e:	e16b      	b.n	800be08 <USB_ActivateEndpoint+0x638>
	}
#if (USE_USB_DOUBLE_BUFFER == 1U)
	/* Double Buffer */
	else
	{
		if (ep->type == EP_TYPE_BULK)
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	78db      	ldrb	r3, [r3, #3]
 800bb34:	2b02      	cmp	r3, #2
 800bb36:	d125      	bne.n	800bb84 <USB_ActivateEndpoint+0x3b4>
		{
			/* Set bulk endpoint as double buffered */
			PCD_SET_BULK_EP_DBUF(USBx, ep->num)
 800bb38:	687a      	ldr	r2, [r7, #4]
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	781b      	ldrb	r3, [r3, #0]
 800bb3e:	009b      	lsls	r3, r3, #2
 800bb40:	18d3      	adds	r3, r2, r3
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a08      	ldr	r2, [pc, #32]	@ (800bb68 <USB_ActivateEndpoint+0x398>)
 800bb46:	4013      	ands	r3, r2
 800bb48:	663b      	str	r3, [r7, #96]	@ 0x60
 800bb4a:	687a      	ldr	r2, [r7, #4]
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	781b      	ldrb	r3, [r3, #0]
 800bb50:	009b      	lsls	r3, r3, #2
 800bb52:	18d3      	adds	r3, r2, r3
 800bb54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bb56:	490a      	ldr	r1, [pc, #40]	@ (800bb80 <USB_ActivateEndpoint+0x3b0>)
 800bb58:	430a      	orrs	r2, r1
 800bb5a:	601a      	str	r2, [r3, #0]
 800bb5c:	e024      	b.n	800bba8 <USB_ActivateEndpoint+0x3d8>
 800bb5e:	46c0      	nop			@ (mov r8, r8)
 800bb60:	07ff898f 	.word	0x07ff898f
 800bb64:	00008080 	.word	0x00008080
 800bb68:	07ff8f8f 	.word	0x07ff8f8f
 800bb6c:	40009800 	.word	0x40009800
 800bb70:	000080c0 	.word	0x000080c0
 800bb74:	07ff8fbf 	.word	0x07ff8fbf
 800bb78:	0000c080 	.word	0x0000c080
 800bb7c:	07ffbf8f 	.word	0x07ffbf8f
 800bb80:	00008180 	.word	0x00008180
			;
		}
		else
		{
			/* Set the ISOC endpoint in double buffer mode */
			PCD_CLEAR_EP_KIND(USBx, ep->num)
 800bb84:	687a      	ldr	r2, [r7, #4]
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	781b      	ldrb	r3, [r3, #0]
 800bb8a:	009b      	lsls	r3, r3, #2
 800bb8c:	18d3      	adds	r3, r2, r3
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	4aa1      	ldr	r2, [pc, #644]	@ (800be18 <USB_ActivateEndpoint+0x648>)
 800bb92:	4013      	ands	r3, r2
 800bb94:	667b      	str	r3, [r7, #100]	@ 0x64
 800bb96:	687a      	ldr	r2, [r7, #4]
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	18d3      	adds	r3, r2, r3
 800bba0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bba2:	499e      	ldr	r1, [pc, #632]	@ (800be1c <USB_ActivateEndpoint+0x64c>)
 800bba4:	430a      	orrs	r2, r1
 800bba6:	601a      	str	r2, [r3, #0]
			;
		}

		/* Set buffer address for double buffered mode */
		PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1)
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	781b      	ldrb	r3, [r3, #0]
 800bbac:	00db      	lsls	r3, r3, #3
 800bbae:	4a9c      	ldr	r2, [pc, #624]	@ (800be20 <USB_ActivateEndpoint+0x650>)
 800bbb0:	4694      	mov	ip, r2
 800bbb2:	4463      	add	r3, ip
 800bbb4:	681a      	ldr	r2, [r3, #0]
 800bbb6:	683b      	ldr	r3, [r7, #0]
 800bbb8:	781b      	ldrb	r3, [r3, #0]
 800bbba:	00db      	lsls	r3, r3, #3
 800bbbc:	4998      	ldr	r1, [pc, #608]	@ (800be20 <USB_ActivateEndpoint+0x650>)
 800bbbe:	468c      	mov	ip, r1
 800bbc0:	4463      	add	r3, ip
 800bbc2:	0c12      	lsrs	r2, r2, #16
 800bbc4:	0412      	lsls	r2, r2, #16
 800bbc6:	601a      	str	r2, [r3, #0]
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	781b      	ldrb	r3, [r3, #0]
 800bbcc:	00db      	lsls	r3, r3, #3
 800bbce:	4a94      	ldr	r2, [pc, #592]	@ (800be20 <USB_ActivateEndpoint+0x650>)
 800bbd0:	4694      	mov	ip, r2
 800bbd2:	4463      	add	r3, ip
 800bbd4:	6819      	ldr	r1, [r3, #0]
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	891b      	ldrh	r3, [r3, #8]
 800bbda:	089b      	lsrs	r3, r3, #2
 800bbdc:	b29b      	uxth	r3, r3
 800bbde:	009a      	lsls	r2, r3, #2
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	781b      	ldrb	r3, [r3, #0]
 800bbe4:	00db      	lsls	r3, r3, #3
 800bbe6:	488e      	ldr	r0, [pc, #568]	@ (800be20 <USB_ActivateEndpoint+0x650>)
 800bbe8:	4684      	mov	ip, r0
 800bbea:	4463      	add	r3, ip
 800bbec:	430a      	orrs	r2, r1
 800bbee:	601a      	str	r2, [r3, #0]
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	781b      	ldrb	r3, [r3, #0]
 800bbf4:	00db      	lsls	r3, r3, #3
 800bbf6:	4a8a      	ldr	r2, [pc, #552]	@ (800be20 <USB_ActivateEndpoint+0x650>)
 800bbf8:	4694      	mov	ip, r2
 800bbfa:	4463      	add	r3, ip
 800bbfc:	685a      	ldr	r2, [r3, #4]
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	781b      	ldrb	r3, [r3, #0]
 800bc02:	00db      	lsls	r3, r3, #3
 800bc04:	4986      	ldr	r1, [pc, #536]	@ (800be20 <USB_ActivateEndpoint+0x650>)
 800bc06:	468c      	mov	ip, r1
 800bc08:	4463      	add	r3, ip
 800bc0a:	0c12      	lsrs	r2, r2, #16
 800bc0c:	0412      	lsls	r2, r2, #16
 800bc0e:	605a      	str	r2, [r3, #4]
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	781b      	ldrb	r3, [r3, #0]
 800bc14:	00db      	lsls	r3, r3, #3
 800bc16:	4a82      	ldr	r2, [pc, #520]	@ (800be20 <USB_ActivateEndpoint+0x650>)
 800bc18:	4694      	mov	ip, r2
 800bc1a:	4463      	add	r3, ip
 800bc1c:	6859      	ldr	r1, [r3, #4]
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	895b      	ldrh	r3, [r3, #10]
 800bc22:	089b      	lsrs	r3, r3, #2
 800bc24:	b29b      	uxth	r3, r3
 800bc26:	009a      	lsls	r2, r3, #2
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	781b      	ldrb	r3, [r3, #0]
 800bc2c:	00db      	lsls	r3, r3, #3
 800bc2e:	487c      	ldr	r0, [pc, #496]	@ (800be20 <USB_ActivateEndpoint+0x650>)
 800bc30:	4684      	mov	ip, r0
 800bc32:	4463      	add	r3, ip
 800bc34:	430a      	orrs	r2, r1
 800bc36:	605a      	str	r2, [r3, #4]
		;

		if (ep->is_in == 0U)
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	785b      	ldrb	r3, [r3, #1]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d169      	bne.n	800bd14 <USB_ActivateEndpoint+0x544>
		{
			/* Clear the data toggle bits for the endpoint IN/OUT */
			PCD_CLEAR_RX_DTOG(USBx, ep->num)
 800bc40:	687a      	ldr	r2, [r7, #4]
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	781b      	ldrb	r3, [r3, #0]
 800bc46:	009b      	lsls	r3, r3, #2
 800bc48:	18d3      	adds	r3, r2, r3
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	643b      	str	r3, [r7, #64]	@ 0x40
 800bc4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bc50:	2380      	movs	r3, #128	@ 0x80
 800bc52:	01db      	lsls	r3, r3, #7
 800bc54:	4013      	ands	r3, r2
 800bc56:	d011      	beq.n	800bc7c <USB_ActivateEndpoint+0x4ac>
 800bc58:	687a      	ldr	r2, [r7, #4]
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	781b      	ldrb	r3, [r3, #0]
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	18d3      	adds	r3, r2, r3
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	4a6f      	ldr	r2, [pc, #444]	@ (800be24 <USB_ActivateEndpoint+0x654>)
 800bc66:	4013      	ands	r3, r2
 800bc68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bc6a:	687a      	ldr	r2, [r7, #4]
 800bc6c:	683b      	ldr	r3, [r7, #0]
 800bc6e:	781b      	ldrb	r3, [r3, #0]
 800bc70:	009b      	lsls	r3, r3, #2
 800bc72:	18d3      	adds	r3, r2, r3
 800bc74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc76:	496c      	ldr	r1, [pc, #432]	@ (800be28 <USB_ActivateEndpoint+0x658>)
 800bc78:	430a      	orrs	r2, r1
 800bc7a:	601a      	str	r2, [r3, #0]
			;
			PCD_CLEAR_TX_DTOG(USBx, ep->num)
 800bc7c:	687a      	ldr	r2, [r7, #4]
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	781b      	ldrb	r3, [r3, #0]
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	18d3      	adds	r3, r2, r3
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bc8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc8c:	2240      	movs	r2, #64	@ 0x40
 800bc8e:	4013      	ands	r3, r2
 800bc90:	d011      	beq.n	800bcb6 <USB_ActivateEndpoint+0x4e6>
 800bc92:	687a      	ldr	r2, [r7, #4]
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	781b      	ldrb	r3, [r3, #0]
 800bc98:	009b      	lsls	r3, r3, #2
 800bc9a:	18d3      	adds	r3, r2, r3
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	4a61      	ldr	r2, [pc, #388]	@ (800be24 <USB_ActivateEndpoint+0x654>)
 800bca0:	4013      	ands	r3, r2
 800bca2:	637b      	str	r3, [r7, #52]	@ 0x34
 800bca4:	687a      	ldr	r2, [r7, #4]
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	781b      	ldrb	r3, [r3, #0]
 800bcaa:	009b      	lsls	r3, r3, #2
 800bcac:	18d3      	adds	r3, r2, r3
 800bcae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bcb0:	495e      	ldr	r1, [pc, #376]	@ (800be2c <USB_ActivateEndpoint+0x65c>)
 800bcb2:	430a      	orrs	r2, r1
 800bcb4:	601a      	str	r2, [r3, #0]
			;

			PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID)
 800bcb6:	687a      	ldr	r2, [r7, #4]
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	781b      	ldrb	r3, [r3, #0]
 800bcbc:	009b      	lsls	r3, r3, #2
 800bcbe:	18d3      	adds	r3, r2, r3
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	4a5b      	ldr	r2, [pc, #364]	@ (800be30 <USB_ActivateEndpoint+0x660>)
 800bcc4:	4013      	ands	r3, r2
 800bcc6:	633b      	str	r3, [r7, #48]	@ 0x30
 800bcc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcca:	2280      	movs	r2, #128	@ 0x80
 800bccc:	0152      	lsls	r2, r2, #5
 800bcce:	4053      	eors	r3, r2
 800bcd0:	633b      	str	r3, [r7, #48]	@ 0x30
 800bcd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd4:	2280      	movs	r2, #128	@ 0x80
 800bcd6:	0192      	lsls	r2, r2, #6
 800bcd8:	4053      	eors	r3, r2
 800bcda:	633b      	str	r3, [r7, #48]	@ 0x30
 800bcdc:	687a      	ldr	r2, [r7, #4]
 800bcde:	683b      	ldr	r3, [r7, #0]
 800bce0:	781b      	ldrb	r3, [r3, #0]
 800bce2:	009b      	lsls	r3, r3, #2
 800bce4:	18d3      	adds	r3, r2, r3
 800bce6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bce8:	494c      	ldr	r1, [pc, #304]	@ (800be1c <USB_ActivateEndpoint+0x64c>)
 800bcea:	430a      	orrs	r2, r1
 800bcec:	601a      	str	r2, [r3, #0]
			;
			PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS)
 800bcee:	687a      	ldr	r2, [r7, #4]
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	781b      	ldrb	r3, [r3, #0]
 800bcf4:	009b      	lsls	r3, r3, #2
 800bcf6:	18d3      	adds	r3, r2, r3
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	4a4e      	ldr	r2, [pc, #312]	@ (800be34 <USB_ActivateEndpoint+0x664>)
 800bcfc:	4013      	ands	r3, r2
 800bcfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd00:	687a      	ldr	r2, [r7, #4]
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	781b      	ldrb	r3, [r3, #0]
 800bd06:	009b      	lsls	r3, r3, #2
 800bd08:	18d3      	adds	r3, r2, r3
 800bd0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd0c:	4943      	ldr	r1, [pc, #268]	@ (800be1c <USB_ActivateEndpoint+0x64c>)
 800bd0e:	430a      	orrs	r2, r1
 800bd10:	601a      	str	r2, [r3, #0]
 800bd12:	e079      	b.n	800be08 <USB_ActivateEndpoint+0x638>
			;
		}
		else
		{
			/* Clear the data toggle bits for the endpoint IN/OUT */
			PCD_CLEAR_RX_DTOG(USBx, ep->num)
 800bd14:	687a      	ldr	r2, [r7, #4]
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	781b      	ldrb	r3, [r3, #0]
 800bd1a:	009b      	lsls	r3, r3, #2
 800bd1c:	18d3      	adds	r3, r2, r3
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd22:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bd24:	2380      	movs	r3, #128	@ 0x80
 800bd26:	01db      	lsls	r3, r3, #7
 800bd28:	4013      	ands	r3, r2
 800bd2a:	d011      	beq.n	800bd50 <USB_ActivateEndpoint+0x580>
 800bd2c:	687a      	ldr	r2, [r7, #4]
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	781b      	ldrb	r3, [r3, #0]
 800bd32:	009b      	lsls	r3, r3, #2
 800bd34:	18d3      	adds	r3, r2, r3
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	4a3a      	ldr	r2, [pc, #232]	@ (800be24 <USB_ActivateEndpoint+0x654>)
 800bd3a:	4013      	ands	r3, r2
 800bd3c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd3e:	687a      	ldr	r2, [r7, #4]
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	009b      	lsls	r3, r3, #2
 800bd46:	18d3      	adds	r3, r2, r3
 800bd48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bd4a:	4937      	ldr	r1, [pc, #220]	@ (800be28 <USB_ActivateEndpoint+0x658>)
 800bd4c:	430a      	orrs	r2, r1
 800bd4e:	601a      	str	r2, [r3, #0]
			;
			PCD_CLEAR_TX_DTOG(USBx, ep->num)
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	009b      	lsls	r3, r3, #2
 800bd58:	18d3      	adds	r3, r2, r3
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	657b      	str	r3, [r7, #84]	@ 0x54
 800bd5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd60:	2240      	movs	r2, #64	@ 0x40
 800bd62:	4013      	ands	r3, r2
 800bd64:	d011      	beq.n	800bd8a <USB_ActivateEndpoint+0x5ba>
 800bd66:	687a      	ldr	r2, [r7, #4]
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	009b      	lsls	r3, r3, #2
 800bd6e:	18d3      	adds	r3, r2, r3
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	4a2c      	ldr	r2, [pc, #176]	@ (800be24 <USB_ActivateEndpoint+0x654>)
 800bd74:	4013      	ands	r3, r2
 800bd76:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd78:	687a      	ldr	r2, [r7, #4]
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	781b      	ldrb	r3, [r3, #0]
 800bd7e:	009b      	lsls	r3, r3, #2
 800bd80:	18d3      	adds	r3, r2, r3
 800bd82:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bd84:	4929      	ldr	r1, [pc, #164]	@ (800be2c <USB_ActivateEndpoint+0x65c>)
 800bd86:	430a      	orrs	r2, r1
 800bd88:	601a      	str	r2, [r3, #0]
			;

			if (ep->type != EP_TYPE_ISOC)
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	78db      	ldrb	r3, [r3, #3]
 800bd8e:	2b01      	cmp	r3, #1
 800bd90:	d016      	beq.n	800bdc0 <USB_ActivateEndpoint+0x5f0>
			{
				/* Configure NAK status for the Endpoint */
				PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK)
 800bd92:	687a      	ldr	r2, [r7, #4]
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	781b      	ldrb	r3, [r3, #0]
 800bd98:	009b      	lsls	r3, r3, #2
 800bd9a:	18d3      	adds	r3, r2, r3
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	4a25      	ldr	r2, [pc, #148]	@ (800be34 <USB_ActivateEndpoint+0x664>)
 800bda0:	4013      	ands	r3, r2
 800bda2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bda4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bda6:	2220      	movs	r2, #32
 800bda8:	4053      	eors	r3, r2
 800bdaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bdac:	687a      	ldr	r2, [r7, #4]
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	781b      	ldrb	r3, [r3, #0]
 800bdb2:	009b      	lsls	r3, r3, #2
 800bdb4:	18d3      	adds	r3, r2, r3
 800bdb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bdb8:	4918      	ldr	r1, [pc, #96]	@ (800be1c <USB_ActivateEndpoint+0x64c>)
 800bdba:	430a      	orrs	r2, r1
 800bdbc:	601a      	str	r2, [r3, #0]
 800bdbe:	e011      	b.n	800bde4 <USB_ActivateEndpoint+0x614>
				;
			}
			else
			{
				/* Configure TX Endpoint to disabled state */
				PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS)
 800bdc0:	687a      	ldr	r2, [r7, #4]
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	781b      	ldrb	r3, [r3, #0]
 800bdc6:	009b      	lsls	r3, r3, #2
 800bdc8:	18d3      	adds	r3, r2, r3
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	4a19      	ldr	r2, [pc, #100]	@ (800be34 <USB_ActivateEndpoint+0x664>)
 800bdce:	4013      	ands	r3, r2
 800bdd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bdd2:	687a      	ldr	r2, [r7, #4]
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	781b      	ldrb	r3, [r3, #0]
 800bdd8:	009b      	lsls	r3, r3, #2
 800bdda:	18d3      	adds	r3, r2, r3
 800bddc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bdde:	490f      	ldr	r1, [pc, #60]	@ (800be1c <USB_ActivateEndpoint+0x64c>)
 800bde0:	430a      	orrs	r2, r1
 800bde2:	601a      	str	r2, [r3, #0]
				;
			}

			PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS)
 800bde4:	687a      	ldr	r2, [r7, #4]
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	781b      	ldrb	r3, [r3, #0]
 800bdea:	009b      	lsls	r3, r3, #2
 800bdec:	18d3      	adds	r3, r2, r3
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	4a0f      	ldr	r2, [pc, #60]	@ (800be30 <USB_ActivateEndpoint+0x660>)
 800bdf2:	4013      	ands	r3, r2
 800bdf4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bdf6:	687a      	ldr	r2, [r7, #4]
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	781b      	ldrb	r3, [r3, #0]
 800bdfc:	009b      	lsls	r3, r3, #2
 800bdfe:	18d3      	adds	r3, r2, r3
 800be00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800be02:	4906      	ldr	r1, [pc, #24]	@ (800be1c <USB_ActivateEndpoint+0x64c>)
 800be04:	430a      	orrs	r2, r1
 800be06:	601a      	str	r2, [r3, #0]
			;
		}
	}
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

	return ret;
 800be08:	2377      	movs	r3, #119	@ 0x77
 800be0a:	18fb      	adds	r3, r7, r3
 800be0c:	781b      	ldrb	r3, [r3, #0]
}
 800be0e:	0018      	movs	r0, r3
 800be10:	46bd      	mov	sp, r7
 800be12:	b01e      	add	sp, #120	@ 0x78
 800be14:	bd80      	pop	{r7, pc}
 800be16:	46c0      	nop			@ (mov r8, r8)
 800be18:	07ff8e8f 	.word	0x07ff8e8f
 800be1c:	00008080 	.word	0x00008080
 800be20:	40009800 	.word	0x40009800
 800be24:	07ff8f8f 	.word	0x07ff8f8f
 800be28:	0000c080 	.word	0x0000c080
 800be2c:	000080c0 	.word	0x000080c0
 800be30:	07ffbf8f 	.word	0x07ffbf8f
 800be34:	07ff8fbf 	.word	0x07ff8fbf

0800be38 <USB_DeactivateEndpoint>:
 * @param  ep pointer to endpoint structure
 * @retval HAL status
 */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx,
		USB_DRD_EPTypeDef *ep)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b096      	sub	sp, #88	@ 0x58
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
 800be40:	6039      	str	r1, [r7, #0]
	if (ep->doublebuffer == 0U)
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	7b1b      	ldrb	r3, [r3, #12]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d164      	bne.n	800bf14 <USB_DeactivateEndpoint+0xdc>
	{
		if (ep->is_in != 0U)
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	785b      	ldrb	r3, [r3, #1]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d02f      	beq.n	800beb2 <USB_DeactivateEndpoint+0x7a>
		{
			PCD_CLEAR_TX_DTOG(USBx, ep->num)
 800be52:	687a      	ldr	r2, [r7, #4]
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	781b      	ldrb	r3, [r3, #0]
 800be58:	009b      	lsls	r3, r3, #2
 800be5a:	18d3      	adds	r3, r2, r3
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	613b      	str	r3, [r7, #16]
 800be60:	693b      	ldr	r3, [r7, #16]
 800be62:	2240      	movs	r2, #64	@ 0x40
 800be64:	4013      	ands	r3, r2
 800be66:	d011      	beq.n	800be8c <USB_DeactivateEndpoint+0x54>
 800be68:	687a      	ldr	r2, [r7, #4]
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	009b      	lsls	r3, r3, #2
 800be70:	18d3      	adds	r3, r2, r3
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	4a9d      	ldr	r2, [pc, #628]	@ (800c0ec <USB_DeactivateEndpoint+0x2b4>)
 800be76:	4013      	ands	r3, r2
 800be78:	60fb      	str	r3, [r7, #12]
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	683b      	ldr	r3, [r7, #0]
 800be7e:	781b      	ldrb	r3, [r3, #0]
 800be80:	009b      	lsls	r3, r3, #2
 800be82:	18d3      	adds	r3, r2, r3
 800be84:	68fa      	ldr	r2, [r7, #12]
 800be86:	499a      	ldr	r1, [pc, #616]	@ (800c0f0 <USB_DeactivateEndpoint+0x2b8>)
 800be88:	430a      	orrs	r2, r1
 800be8a:	601a      	str	r2, [r3, #0]
			;

			/* Configure DISABLE status for the Endpoint */
			PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS)
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	781b      	ldrb	r3, [r3, #0]
 800be92:	009b      	lsls	r3, r3, #2
 800be94:	18d3      	adds	r3, r2, r3
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	4a96      	ldr	r2, [pc, #600]	@ (800c0f4 <USB_DeactivateEndpoint+0x2bc>)
 800be9a:	4013      	ands	r3, r2
 800be9c:	60bb      	str	r3, [r7, #8]
 800be9e:	687a      	ldr	r2, [r7, #4]
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	781b      	ldrb	r3, [r3, #0]
 800bea4:	009b      	lsls	r3, r3, #2
 800bea6:	18d3      	adds	r3, r2, r3
 800bea8:	68ba      	ldr	r2, [r7, #8]
 800beaa:	4993      	ldr	r1, [pc, #588]	@ (800c0f8 <USB_DeactivateEndpoint+0x2c0>)
 800beac:	430a      	orrs	r2, r1
 800beae:	601a      	str	r2, [r3, #0]
 800beb0:	e117      	b.n	800c0e2 <USB_DeactivateEndpoint+0x2aa>
			;
		}

		else
		{
			PCD_CLEAR_RX_DTOG(USBx, ep->num)
 800beb2:	687a      	ldr	r2, [r7, #4]
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	009b      	lsls	r3, r3, #2
 800beba:	18d3      	adds	r3, r2, r3
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	61fb      	str	r3, [r7, #28]
 800bec0:	69fa      	ldr	r2, [r7, #28]
 800bec2:	2380      	movs	r3, #128	@ 0x80
 800bec4:	01db      	lsls	r3, r3, #7
 800bec6:	4013      	ands	r3, r2
 800bec8:	d011      	beq.n	800beee <USB_DeactivateEndpoint+0xb6>
 800beca:	687a      	ldr	r2, [r7, #4]
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	781b      	ldrb	r3, [r3, #0]
 800bed0:	009b      	lsls	r3, r3, #2
 800bed2:	18d3      	adds	r3, r2, r3
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	4a85      	ldr	r2, [pc, #532]	@ (800c0ec <USB_DeactivateEndpoint+0x2b4>)
 800bed8:	4013      	ands	r3, r2
 800beda:	61bb      	str	r3, [r7, #24]
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	781b      	ldrb	r3, [r3, #0]
 800bee2:	009b      	lsls	r3, r3, #2
 800bee4:	18d3      	adds	r3, r2, r3
 800bee6:	69ba      	ldr	r2, [r7, #24]
 800bee8:	4984      	ldr	r1, [pc, #528]	@ (800c0fc <USB_DeactivateEndpoint+0x2c4>)
 800beea:	430a      	orrs	r2, r1
 800beec:	601a      	str	r2, [r3, #0]
			;

			/* Configure DISABLE status for the Endpoint */
			PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS)
 800beee:	687a      	ldr	r2, [r7, #4]
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	781b      	ldrb	r3, [r3, #0]
 800bef4:	009b      	lsls	r3, r3, #2
 800bef6:	18d3      	adds	r3, r2, r3
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	4a81      	ldr	r2, [pc, #516]	@ (800c100 <USB_DeactivateEndpoint+0x2c8>)
 800befc:	4013      	ands	r3, r2
 800befe:	617b      	str	r3, [r7, #20]
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	009b      	lsls	r3, r3, #2
 800bf08:	18d3      	adds	r3, r2, r3
 800bf0a:	697a      	ldr	r2, [r7, #20]
 800bf0c:	497a      	ldr	r1, [pc, #488]	@ (800c0f8 <USB_DeactivateEndpoint+0x2c0>)
 800bf0e:	430a      	orrs	r2, r1
 800bf10:	601a      	str	r2, [r3, #0]
 800bf12:	e0e6      	b.n	800c0e2 <USB_DeactivateEndpoint+0x2aa>
	}
#if (USE_USB_DOUBLE_BUFFER == 1U)
	/* Double Buffer */
	else
	{
		if (ep->is_in == 0U)
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	785b      	ldrb	r3, [r3, #1]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d171      	bne.n	800c000 <USB_DeactivateEndpoint+0x1c8>
		{
			/* Clear the data toggle bits for the endpoint IN/OUT*/
			PCD_CLEAR_RX_DTOG(USBx, ep->num)
 800bf1c:	687a      	ldr	r2, [r7, #4]
 800bf1e:	683b      	ldr	r3, [r7, #0]
 800bf20:	781b      	ldrb	r3, [r3, #0]
 800bf22:	009b      	lsls	r3, r3, #2
 800bf24:	18d3      	adds	r3, r2, r3
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bf2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bf2c:	2380      	movs	r3, #128	@ 0x80
 800bf2e:	01db      	lsls	r3, r3, #7
 800bf30:	4013      	ands	r3, r2
 800bf32:	d011      	beq.n	800bf58 <USB_DeactivateEndpoint+0x120>
 800bf34:	687a      	ldr	r2, [r7, #4]
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	781b      	ldrb	r3, [r3, #0]
 800bf3a:	009b      	lsls	r3, r3, #2
 800bf3c:	18d3      	adds	r3, r2, r3
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	4a6a      	ldr	r2, [pc, #424]	@ (800c0ec <USB_DeactivateEndpoint+0x2b4>)
 800bf42:	4013      	ands	r3, r2
 800bf44:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf46:	687a      	ldr	r2, [r7, #4]
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	781b      	ldrb	r3, [r3, #0]
 800bf4c:	009b      	lsls	r3, r3, #2
 800bf4e:	18d3      	adds	r3, r2, r3
 800bf50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bf52:	496a      	ldr	r1, [pc, #424]	@ (800c0fc <USB_DeactivateEndpoint+0x2c4>)
 800bf54:	430a      	orrs	r2, r1
 800bf56:	601a      	str	r2, [r3, #0]
			;
			PCD_CLEAR_TX_DTOG(USBx, ep->num)
 800bf58:	687a      	ldr	r2, [r7, #4]
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	781b      	ldrb	r3, [r3, #0]
 800bf5e:	009b      	lsls	r3, r3, #2
 800bf60:	18d3      	adds	r3, r2, r3
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	633b      	str	r3, [r7, #48]	@ 0x30
 800bf66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf68:	2240      	movs	r2, #64	@ 0x40
 800bf6a:	4013      	ands	r3, r2
 800bf6c:	d011      	beq.n	800bf92 <USB_DeactivateEndpoint+0x15a>
 800bf6e:	687a      	ldr	r2, [r7, #4]
 800bf70:	683b      	ldr	r3, [r7, #0]
 800bf72:	781b      	ldrb	r3, [r3, #0]
 800bf74:	009b      	lsls	r3, r3, #2
 800bf76:	18d3      	adds	r3, r2, r3
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	4a5c      	ldr	r2, [pc, #368]	@ (800c0ec <USB_DeactivateEndpoint+0x2b4>)
 800bf7c:	4013      	ands	r3, r2
 800bf7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf80:	687a      	ldr	r2, [r7, #4]
 800bf82:	683b      	ldr	r3, [r7, #0]
 800bf84:	781b      	ldrb	r3, [r3, #0]
 800bf86:	009b      	lsls	r3, r3, #2
 800bf88:	18d3      	adds	r3, r2, r3
 800bf8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf8c:	4958      	ldr	r1, [pc, #352]	@ (800c0f0 <USB_DeactivateEndpoint+0x2b8>)
 800bf8e:	430a      	orrs	r2, r1
 800bf90:	601a      	str	r2, [r3, #0]
			;

			/* Reset value of the data toggle bits for the endpoint out*/
			PCD_TX_DTOG(USBx, ep->num)
 800bf92:	687a      	ldr	r2, [r7, #4]
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	781b      	ldrb	r3, [r3, #0]
 800bf98:	009b      	lsls	r3, r3, #2
 800bf9a:	18d3      	adds	r3, r2, r3
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	4a53      	ldr	r2, [pc, #332]	@ (800c0ec <USB_DeactivateEndpoint+0x2b4>)
 800bfa0:	4013      	ands	r3, r2
 800bfa2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bfa4:	687a      	ldr	r2, [r7, #4]
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	781b      	ldrb	r3, [r3, #0]
 800bfaa:	009b      	lsls	r3, r3, #2
 800bfac:	18d3      	adds	r3, r2, r3
 800bfae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bfb0:	494f      	ldr	r1, [pc, #316]	@ (800c0f0 <USB_DeactivateEndpoint+0x2b8>)
 800bfb2:	430a      	orrs	r2, r1
 800bfb4:	601a      	str	r2, [r3, #0]
			;

			PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS)
 800bfb6:	687a      	ldr	r2, [r7, #4]
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	781b      	ldrb	r3, [r3, #0]
 800bfbc:	009b      	lsls	r3, r3, #2
 800bfbe:	18d3      	adds	r3, r2, r3
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	4a4f      	ldr	r2, [pc, #316]	@ (800c100 <USB_DeactivateEndpoint+0x2c8>)
 800bfc4:	4013      	ands	r3, r2
 800bfc6:	627b      	str	r3, [r7, #36]	@ 0x24
 800bfc8:	687a      	ldr	r2, [r7, #4]
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	781b      	ldrb	r3, [r3, #0]
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	18d3      	adds	r3, r2, r3
 800bfd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfd4:	4948      	ldr	r1, [pc, #288]	@ (800c0f8 <USB_DeactivateEndpoint+0x2c0>)
 800bfd6:	430a      	orrs	r2, r1
 800bfd8:	601a      	str	r2, [r3, #0]
			;
			PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS)
 800bfda:	687a      	ldr	r2, [r7, #4]
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	781b      	ldrb	r3, [r3, #0]
 800bfe0:	009b      	lsls	r3, r3, #2
 800bfe2:	18d3      	adds	r3, r2, r3
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	4a43      	ldr	r2, [pc, #268]	@ (800c0f4 <USB_DeactivateEndpoint+0x2bc>)
 800bfe8:	4013      	ands	r3, r2
 800bfea:	623b      	str	r3, [r7, #32]
 800bfec:	687a      	ldr	r2, [r7, #4]
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	781b      	ldrb	r3, [r3, #0]
 800bff2:	009b      	lsls	r3, r3, #2
 800bff4:	18d3      	adds	r3, r2, r3
 800bff6:	6a3a      	ldr	r2, [r7, #32]
 800bff8:	493f      	ldr	r1, [pc, #252]	@ (800c0f8 <USB_DeactivateEndpoint+0x2c0>)
 800bffa:	430a      	orrs	r2, r1
 800bffc:	601a      	str	r2, [r3, #0]
 800bffe:	e070      	b.n	800c0e2 <USB_DeactivateEndpoint+0x2aa>
			;
		}
		else
		{
			/* Clear the data toggle bits for the endpoint IN/OUT*/
			PCD_CLEAR_RX_DTOG(USBx, ep->num)
 800c000:	687a      	ldr	r2, [r7, #4]
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	009b      	lsls	r3, r3, #2
 800c008:	18d3      	adds	r3, r2, r3
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	657b      	str	r3, [r7, #84]	@ 0x54
 800c00e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c010:	2380      	movs	r3, #128	@ 0x80
 800c012:	01db      	lsls	r3, r3, #7
 800c014:	4013      	ands	r3, r2
 800c016:	d011      	beq.n	800c03c <USB_DeactivateEndpoint+0x204>
 800c018:	687a      	ldr	r2, [r7, #4]
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	781b      	ldrb	r3, [r3, #0]
 800c01e:	009b      	lsls	r3, r3, #2
 800c020:	18d3      	adds	r3, r2, r3
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	4a31      	ldr	r2, [pc, #196]	@ (800c0ec <USB_DeactivateEndpoint+0x2b4>)
 800c026:	4013      	ands	r3, r2
 800c028:	653b      	str	r3, [r7, #80]	@ 0x50
 800c02a:	687a      	ldr	r2, [r7, #4]
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	781b      	ldrb	r3, [r3, #0]
 800c030:	009b      	lsls	r3, r3, #2
 800c032:	18d3      	adds	r3, r2, r3
 800c034:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c036:	4931      	ldr	r1, [pc, #196]	@ (800c0fc <USB_DeactivateEndpoint+0x2c4>)
 800c038:	430a      	orrs	r2, r1
 800c03a:	601a      	str	r2, [r3, #0]
			;
			PCD_CLEAR_TX_DTOG(USBx, ep->num)
 800c03c:	687a      	ldr	r2, [r7, #4]
 800c03e:	683b      	ldr	r3, [r7, #0]
 800c040:	781b      	ldrb	r3, [r3, #0]
 800c042:	009b      	lsls	r3, r3, #2
 800c044:	18d3      	adds	r3, r2, r3
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c04a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c04c:	2240      	movs	r2, #64	@ 0x40
 800c04e:	4013      	ands	r3, r2
 800c050:	d011      	beq.n	800c076 <USB_DeactivateEndpoint+0x23e>
 800c052:	687a      	ldr	r2, [r7, #4]
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	18d3      	adds	r3, r2, r3
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	4a23      	ldr	r2, [pc, #140]	@ (800c0ec <USB_DeactivateEndpoint+0x2b4>)
 800c060:	4013      	ands	r3, r2
 800c062:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c064:	687a      	ldr	r2, [r7, #4]
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	781b      	ldrb	r3, [r3, #0]
 800c06a:	009b      	lsls	r3, r3, #2
 800c06c:	18d3      	adds	r3, r2, r3
 800c06e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c070:	491f      	ldr	r1, [pc, #124]	@ (800c0f0 <USB_DeactivateEndpoint+0x2b8>)
 800c072:	430a      	orrs	r2, r1
 800c074:	601a      	str	r2, [r3, #0]
			;
			PCD_RX_DTOG(USBx, ep->num)
 800c076:	687a      	ldr	r2, [r7, #4]
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	781b      	ldrb	r3, [r3, #0]
 800c07c:	009b      	lsls	r3, r3, #2
 800c07e:	18d3      	adds	r3, r2, r3
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	4a1a      	ldr	r2, [pc, #104]	@ (800c0ec <USB_DeactivateEndpoint+0x2b4>)
 800c084:	4013      	ands	r3, r2
 800c086:	647b      	str	r3, [r7, #68]	@ 0x44
 800c088:	687a      	ldr	r2, [r7, #4]
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	781b      	ldrb	r3, [r3, #0]
 800c08e:	009b      	lsls	r3, r3, #2
 800c090:	18d3      	adds	r3, r2, r3
 800c092:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c094:	4919      	ldr	r1, [pc, #100]	@ (800c0fc <USB_DeactivateEndpoint+0x2c4>)
 800c096:	430a      	orrs	r2, r1
 800c098:	601a      	str	r2, [r3, #0]
			;

			/* Configure DISABLE status for the Endpoint*/
			PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS)
 800c09a:	687a      	ldr	r2, [r7, #4]
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	009b      	lsls	r3, r3, #2
 800c0a2:	18d3      	adds	r3, r2, r3
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	4a13      	ldr	r2, [pc, #76]	@ (800c0f4 <USB_DeactivateEndpoint+0x2bc>)
 800c0a8:	4013      	ands	r3, r2
 800c0aa:	643b      	str	r3, [r7, #64]	@ 0x40
 800c0ac:	687a      	ldr	r2, [r7, #4]
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	781b      	ldrb	r3, [r3, #0]
 800c0b2:	009b      	lsls	r3, r3, #2
 800c0b4:	18d3      	adds	r3, r2, r3
 800c0b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c0b8:	490f      	ldr	r1, [pc, #60]	@ (800c0f8 <USB_DeactivateEndpoint+0x2c0>)
 800c0ba:	430a      	orrs	r2, r1
 800c0bc:	601a      	str	r2, [r3, #0]
			;
			PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS)
 800c0be:	687a      	ldr	r2, [r7, #4]
 800c0c0:	683b      	ldr	r3, [r7, #0]
 800c0c2:	781b      	ldrb	r3, [r3, #0]
 800c0c4:	009b      	lsls	r3, r3, #2
 800c0c6:	18d3      	adds	r3, r2, r3
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	4a0d      	ldr	r2, [pc, #52]	@ (800c100 <USB_DeactivateEndpoint+0x2c8>)
 800c0cc:	4013      	ands	r3, r2
 800c0ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c0d0:	687a      	ldr	r2, [r7, #4]
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	781b      	ldrb	r3, [r3, #0]
 800c0d6:	009b      	lsls	r3, r3, #2
 800c0d8:	18d3      	adds	r3, r2, r3
 800c0da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c0dc:	4906      	ldr	r1, [pc, #24]	@ (800c0f8 <USB_DeactivateEndpoint+0x2c0>)
 800c0de:	430a      	orrs	r2, r1
 800c0e0:	601a      	str	r2, [r3, #0]
			;
		}
	}
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

	return HAL_OK;
 800c0e2:	2300      	movs	r3, #0
}
 800c0e4:	0018      	movs	r0, r3
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	b016      	add	sp, #88	@ 0x58
 800c0ea:	bd80      	pop	{r7, pc}
 800c0ec:	07ff8f8f 	.word	0x07ff8f8f
 800c0f0:	000080c0 	.word	0x000080c0
 800c0f4:	07ff8fbf 	.word	0x07ff8fbf
 800c0f8:	00008080 	.word	0x00008080
 800c0fc:	0000c080 	.word	0x0000c080
 800c100:	07ffbf8f 	.word	0x07ffbf8f

0800c104 <USB_EPStartXfer>:
 * @param  USBx Selected device
 * @param  ep pointer to endpoint structure
 * @retval HAL status
 */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800c104:	b590      	push	{r4, r7, lr}
 800c106:	b097      	sub	sp, #92	@ 0x5c
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
 800c10c:	6039      	str	r1, [r7, #0]
	uint16_t pmabuffer;
	uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

	/* IN endpoint */
	if (ep->is_in == 1U)
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	785b      	ldrb	r3, [r3, #1]
 800c112:	2b01      	cmp	r3, #1
 800c114:	d001      	beq.n	800c11a <USB_EPStartXfer+0x16>
 800c116:	f000 fcbf 	bl	800ca98 <USB_EPStartXfer+0x994>
	{
		/*Multi packet transfer*/
		if (ep->xfer_len > ep->maxpacket)
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	699a      	ldr	r2, [r3, #24]
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	691b      	ldr	r3, [r3, #16]
 800c122:	429a      	cmp	r2, r3
 800c124:	d903      	bls.n	800c12e <USB_EPStartXfer+0x2a>
		{
			len = ep->maxpacket;
 800c126:	683b      	ldr	r3, [r7, #0]
 800c128:	691b      	ldr	r3, [r3, #16]
 800c12a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c12c:	e002      	b.n	800c134 <USB_EPStartXfer+0x30>
		}
		else
		{
			len = ep->xfer_len;
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	699b      	ldr	r3, [r3, #24]
 800c132:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		/* configure and validate Tx endpoint */
		if (ep->doublebuffer == 0U)
 800c134:	683b      	ldr	r3, [r7, #0]
 800c136:	7b1b      	ldrb	r3, [r3, #12]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d12b      	bne.n	800c194 <USB_EPStartXfer+0x90>
		{
			USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t) len);
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	6959      	ldr	r1, [r3, #20]
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	88da      	ldrh	r2, [r3, #6]
 800c144:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c146:	b29b      	uxth	r3, r3
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f001 f8f5 	bl	800d338 <USB_WritePMA>
			PCD_SET_EP_TX_CNT(USBx, ep->num, len)
 800c14e:	683b      	ldr	r3, [r7, #0]
 800c150:	781b      	ldrb	r3, [r3, #0]
 800c152:	00db      	lsls	r3, r3, #3
 800c154:	4ace      	ldr	r2, [pc, #824]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c156:	4694      	mov	ip, r2
 800c158:	4463      	add	r3, ip
 800c15a:	681a      	ldr	r2, [r3, #0]
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	781b      	ldrb	r3, [r3, #0]
 800c160:	00db      	lsls	r3, r3, #3
 800c162:	49cb      	ldr	r1, [pc, #812]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c164:	468c      	mov	ip, r1
 800c166:	4463      	add	r3, ip
 800c168:	0412      	lsls	r2, r2, #16
 800c16a:	0c12      	lsrs	r2, r2, #16
 800c16c:	601a      	str	r2, [r3, #0]
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	781b      	ldrb	r3, [r3, #0]
 800c172:	00db      	lsls	r3, r3, #3
 800c174:	4ac6      	ldr	r2, [pc, #792]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c176:	4694      	mov	ip, r2
 800c178:	4463      	add	r3, ip
 800c17a:	6819      	ldr	r1, [r3, #0]
 800c17c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c17e:	041a      	lsls	r2, r3, #16
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	781b      	ldrb	r3, [r3, #0]
 800c184:	00db      	lsls	r3, r3, #3
 800c186:	48c2      	ldr	r0, [pc, #776]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c188:	4684      	mov	ip, r0
 800c18a:	4463      	add	r3, ip
 800c18c:	430a      	orrs	r2, r1
 800c18e:	601a      	str	r2, [r3, #0]
 800c190:	f000 fc67 	bl	800ca62 <USB_EPStartXfer+0x95e>
		}
#if (USE_USB_DOUBLE_BUFFER == 1U)
		else
		{
			/* double buffer bulk management */
			if (ep->type == EP_TYPE_BULK)
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	78db      	ldrb	r3, [r3, #3]
 800c198:	2b02      	cmp	r3, #2
 800c19a:	d000      	beq.n	800c19e <USB_EPStartXfer+0x9a>
 800c19c:	e31a      	b.n	800c7d4 <USB_EPStartXfer+0x6d0>
			{
				if (ep->xfer_len_db > ep->maxpacket)
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	6a1a      	ldr	r2, [r3, #32]
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	691b      	ldr	r3, [r3, #16]
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	d800      	bhi.n	800c1ac <USB_EPStartXfer+0xa8>
 800c1aa:	e2c7      	b.n	800c73c <USB_EPStartXfer+0x638>
				{
					/* enable double buffer */
					PCD_SET_BULK_EP_DBUF(USBx, ep->num)
 800c1ac:	687a      	ldr	r2, [r7, #4]
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	781b      	ldrb	r3, [r3, #0]
 800c1b2:	009b      	lsls	r3, r3, #2
 800c1b4:	18d3      	adds	r3, r2, r3
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	4ab6      	ldr	r2, [pc, #728]	@ (800c494 <USB_EPStartXfer+0x390>)
 800c1ba:	4013      	ands	r3, r2
 800c1bc:	613b      	str	r3, [r7, #16]
 800c1be:	687a      	ldr	r2, [r7, #4]
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	781b      	ldrb	r3, [r3, #0]
 800c1c4:	009b      	lsls	r3, r3, #2
 800c1c6:	18d3      	adds	r3, r2, r3
 800c1c8:	693a      	ldr	r2, [r7, #16]
 800c1ca:	49b3      	ldr	r1, [pc, #716]	@ (800c498 <USB_EPStartXfer+0x394>)
 800c1cc:	430a      	orrs	r2, r1
 800c1ce:	601a      	str	r2, [r3, #0]
					;

					/* each Time to write in PMA xfer_len_db will */
					ep->xfer_len_db -= len;
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	6a1a      	ldr	r2, [r3, #32]
 800c1d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c1d6:	1ad2      	subs	r2, r2, r3
 800c1d8:	683b      	ldr	r3, [r7, #0]
 800c1da:	621a      	str	r2, [r3, #32]

					/* Fill the two first buffer in the Buffer0 & Buffer1 */
					if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX)
 800c1dc:	687a      	ldr	r2, [r7, #4]
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	781b      	ldrb	r3, [r3, #0]
 800c1e2:	009b      	lsls	r3, r3, #2
 800c1e4:	18d3      	adds	r3, r2, r3
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	2240      	movs	r2, #64	@ 0x40
 800c1ea:	4013      	ands	r3, r2
 800c1ec:	d100      	bne.n	800c1f0 <USB_EPStartXfer+0xec>
 800c1ee:	e155      	b.n	800c49c <USB_EPStartXfer+0x398>
							!= 0U)
					{
						/* Set the Double buffer counter for pmabuffer1 */
						PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	785b      	ldrb	r3, [r3, #1]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d162      	bne.n	800c2be <USB_EPStartXfer+0x1ba>
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	781b      	ldrb	r3, [r3, #0]
 800c1fc:	00db      	lsls	r3, r3, #3
 800c1fe:	4aa4      	ldr	r2, [pc, #656]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c200:	4694      	mov	ip, r2
 800c202:	4463      	add	r3, ip
 800c204:	685a      	ldr	r2, [r3, #4]
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	781b      	ldrb	r3, [r3, #0]
 800c20a:	00db      	lsls	r3, r3, #3
 800c20c:	49a0      	ldr	r1, [pc, #640]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c20e:	468c      	mov	ip, r1
 800c210:	4463      	add	r3, ip
 800c212:	0192      	lsls	r2, r2, #6
 800c214:	0992      	lsrs	r2, r2, #6
 800c216:	605a      	str	r2, [r3, #4]
 800c218:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c21a:	2b3e      	cmp	r3, #62	@ 0x3e
 800c21c:	d91e      	bls.n	800c25c <USB_EPStartXfer+0x158>
 800c21e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c220:	095b      	lsrs	r3, r3, #5
 800c222:	653b      	str	r3, [r7, #80]	@ 0x50
 800c224:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c226:	221f      	movs	r2, #31
 800c228:	4013      	ands	r3, r2
 800c22a:	d102      	bne.n	800c232 <USB_EPStartXfer+0x12e>
 800c22c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c22e:	3b01      	subs	r3, #1
 800c230:	653b      	str	r3, [r7, #80]	@ 0x50
 800c232:	683b      	ldr	r3, [r7, #0]
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	00db      	lsls	r3, r3, #3
 800c238:	4a95      	ldr	r2, [pc, #596]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c23a:	4694      	mov	ip, r2
 800c23c:	4463      	add	r3, ip
 800c23e:	685a      	ldr	r2, [r3, #4]
 800c240:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c242:	069b      	lsls	r3, r3, #26
 800c244:	431a      	orrs	r2, r3
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	781b      	ldrb	r3, [r3, #0]
 800c24a:	00db      	lsls	r3, r3, #3
 800c24c:	4990      	ldr	r1, [pc, #576]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c24e:	468c      	mov	ip, r1
 800c250:	4463      	add	r3, ip
 800c252:	2180      	movs	r1, #128	@ 0x80
 800c254:	0609      	lsls	r1, r1, #24
 800c256:	430a      	orrs	r2, r1
 800c258:	605a      	str	r2, [r3, #4]
 800c25a:	e055      	b.n	800c308 <USB_EPStartXfer+0x204>
 800c25c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d111      	bne.n	800c286 <USB_EPStartXfer+0x182>
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	00db      	lsls	r3, r3, #3
 800c268:	4a89      	ldr	r2, [pc, #548]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c26a:	4694      	mov	ip, r2
 800c26c:	4463      	add	r3, ip
 800c26e:	685a      	ldr	r2, [r3, #4]
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	781b      	ldrb	r3, [r3, #0]
 800c274:	00db      	lsls	r3, r3, #3
 800c276:	4986      	ldr	r1, [pc, #536]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c278:	468c      	mov	ip, r1
 800c27a:	4463      	add	r3, ip
 800c27c:	2180      	movs	r1, #128	@ 0x80
 800c27e:	0609      	lsls	r1, r1, #24
 800c280:	430a      	orrs	r2, r1
 800c282:	605a      	str	r2, [r3, #4]
 800c284:	e040      	b.n	800c308 <USB_EPStartXfer+0x204>
 800c286:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c288:	085b      	lsrs	r3, r3, #1
 800c28a:	653b      	str	r3, [r7, #80]	@ 0x50
 800c28c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c28e:	2201      	movs	r2, #1
 800c290:	4013      	ands	r3, r2
 800c292:	d002      	beq.n	800c29a <USB_EPStartXfer+0x196>
 800c294:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c296:	3301      	adds	r3, #1
 800c298:	653b      	str	r3, [r7, #80]	@ 0x50
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	781b      	ldrb	r3, [r3, #0]
 800c29e:	00db      	lsls	r3, r3, #3
 800c2a0:	4a7b      	ldr	r2, [pc, #492]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c2a2:	4694      	mov	ip, r2
 800c2a4:	4463      	add	r3, ip
 800c2a6:	6859      	ldr	r1, [r3, #4]
 800c2a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2aa:	069a      	lsls	r2, r3, #26
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	781b      	ldrb	r3, [r3, #0]
 800c2b0:	00db      	lsls	r3, r3, #3
 800c2b2:	4877      	ldr	r0, [pc, #476]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c2b4:	4684      	mov	ip, r0
 800c2b6:	4463      	add	r3, ip
 800c2b8:	430a      	orrs	r2, r1
 800c2ba:	605a      	str	r2, [r3, #4]
 800c2bc:	e024      	b.n	800c308 <USB_EPStartXfer+0x204>
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	785b      	ldrb	r3, [r3, #1]
 800c2c2:	2b01      	cmp	r3, #1
 800c2c4:	d120      	bne.n	800c308 <USB_EPStartXfer+0x204>
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	00db      	lsls	r3, r3, #3
 800c2cc:	4a70      	ldr	r2, [pc, #448]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c2ce:	4694      	mov	ip, r2
 800c2d0:	4463      	add	r3, ip
 800c2d2:	685a      	ldr	r2, [r3, #4]
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	781b      	ldrb	r3, [r3, #0]
 800c2d8:	00db      	lsls	r3, r3, #3
 800c2da:	496d      	ldr	r1, [pc, #436]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c2dc:	468c      	mov	ip, r1
 800c2de:	4463      	add	r3, ip
 800c2e0:	0412      	lsls	r2, r2, #16
 800c2e2:	0c12      	lsrs	r2, r2, #16
 800c2e4:	605a      	str	r2, [r3, #4]
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	781b      	ldrb	r3, [r3, #0]
 800c2ea:	00db      	lsls	r3, r3, #3
 800c2ec:	4a68      	ldr	r2, [pc, #416]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c2ee:	4694      	mov	ip, r2
 800c2f0:	4463      	add	r3, ip
 800c2f2:	6859      	ldr	r1, [r3, #4]
 800c2f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c2f6:	041a      	lsls	r2, r3, #16
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	781b      	ldrb	r3, [r3, #0]
 800c2fc:	00db      	lsls	r3, r3, #3
 800c2fe:	4864      	ldr	r0, [pc, #400]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c300:	4684      	mov	ip, r0
 800c302:	4463      	add	r3, ip
 800c304:	430a      	orrs	r2, r1
 800c306:	605a      	str	r2, [r3, #4]
						pmabuffer = ep->pmaaddr1;
 800c308:	201a      	movs	r0, #26
 800c30a:	183b      	adds	r3, r7, r0
 800c30c:	683a      	ldr	r2, [r7, #0]
 800c30e:	8952      	ldrh	r2, [r2, #10]
 800c310:	801a      	strh	r2, [r3, #0]

						/* Write the user buffer to USB PMA */
						USB_WritePMA(USBx, ep->xfer_buff, pmabuffer,
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	6959      	ldr	r1, [r3, #20]
 800c316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c318:	b29c      	uxth	r4, r3
 800c31a:	183b      	adds	r3, r7, r0
 800c31c:	881a      	ldrh	r2, [r3, #0]
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	0023      	movs	r3, r4
 800c322:	f001 f809 	bl	800d338 <USB_WritePMA>
								(uint16_t) len);
						ep->xfer_buff += len;
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	695a      	ldr	r2, [r3, #20]
 800c32a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c32c:	18d2      	adds	r2, r2, r3
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	615a      	str	r2, [r3, #20]

						if (ep->xfer_len_db > ep->maxpacket)
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	6a1a      	ldr	r2, [r3, #32]
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	691b      	ldr	r3, [r3, #16]
 800c33a:	429a      	cmp	r2, r3
 800c33c:	d906      	bls.n	800c34c <USB_EPStartXfer+0x248>
						{
							ep->xfer_len_db -= len;
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	6a1a      	ldr	r2, [r3, #32]
 800c342:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c344:	1ad2      	subs	r2, r2, r3
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	621a      	str	r2, [r3, #32]
 800c34a:	e005      	b.n	800c358 <USB_EPStartXfer+0x254>
						}
						else
						{
							len = ep->xfer_len_db;
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	6a1b      	ldr	r3, [r3, #32]
 800c350:	657b      	str	r3, [r7, #84]	@ 0x54
							ep->xfer_len_db = 0U;
 800c352:	683b      	ldr	r3, [r7, #0]
 800c354:	2200      	movs	r2, #0
 800c356:	621a      	str	r2, [r3, #32]
						}

						/* Set the Double buffer counter for pmabuffer0 */
						PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	785b      	ldrb	r3, [r3, #1]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d162      	bne.n	800c426 <USB_EPStartXfer+0x322>
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	781b      	ldrb	r3, [r3, #0]
 800c364:	00db      	lsls	r3, r3, #3
 800c366:	4a4a      	ldr	r2, [pc, #296]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c368:	4694      	mov	ip, r2
 800c36a:	4463      	add	r3, ip
 800c36c:	681a      	ldr	r2, [r3, #0]
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	781b      	ldrb	r3, [r3, #0]
 800c372:	00db      	lsls	r3, r3, #3
 800c374:	4946      	ldr	r1, [pc, #280]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c376:	468c      	mov	ip, r1
 800c378:	4463      	add	r3, ip
 800c37a:	0192      	lsls	r2, r2, #6
 800c37c:	0992      	lsrs	r2, r2, #6
 800c37e:	601a      	str	r2, [r3, #0]
 800c380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c382:	2b3e      	cmp	r3, #62	@ 0x3e
 800c384:	d91e      	bls.n	800c3c4 <USB_EPStartXfer+0x2c0>
 800c386:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c388:	095b      	lsrs	r3, r3, #5
 800c38a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c38c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c38e:	221f      	movs	r2, #31
 800c390:	4013      	ands	r3, r2
 800c392:	d102      	bne.n	800c39a <USB_EPStartXfer+0x296>
 800c394:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c396:	3b01      	subs	r3, #1
 800c398:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	781b      	ldrb	r3, [r3, #0]
 800c39e:	00db      	lsls	r3, r3, #3
 800c3a0:	4a3b      	ldr	r2, [pc, #236]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c3a2:	4694      	mov	ip, r2
 800c3a4:	4463      	add	r3, ip
 800c3a6:	681a      	ldr	r2, [r3, #0]
 800c3a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3aa:	069b      	lsls	r3, r3, #26
 800c3ac:	431a      	orrs	r2, r3
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	781b      	ldrb	r3, [r3, #0]
 800c3b2:	00db      	lsls	r3, r3, #3
 800c3b4:	4936      	ldr	r1, [pc, #216]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c3b6:	468c      	mov	ip, r1
 800c3b8:	4463      	add	r3, ip
 800c3ba:	2180      	movs	r1, #128	@ 0x80
 800c3bc:	0609      	lsls	r1, r1, #24
 800c3be:	430a      	orrs	r2, r1
 800c3c0:	601a      	str	r2, [r3, #0]
 800c3c2:	e055      	b.n	800c470 <USB_EPStartXfer+0x36c>
 800c3c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d111      	bne.n	800c3ee <USB_EPStartXfer+0x2ea>
 800c3ca:	683b      	ldr	r3, [r7, #0]
 800c3cc:	781b      	ldrb	r3, [r3, #0]
 800c3ce:	00db      	lsls	r3, r3, #3
 800c3d0:	4a2f      	ldr	r2, [pc, #188]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c3d2:	4694      	mov	ip, r2
 800c3d4:	4463      	add	r3, ip
 800c3d6:	681a      	ldr	r2, [r3, #0]
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	781b      	ldrb	r3, [r3, #0]
 800c3dc:	00db      	lsls	r3, r3, #3
 800c3de:	492c      	ldr	r1, [pc, #176]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c3e0:	468c      	mov	ip, r1
 800c3e2:	4463      	add	r3, ip
 800c3e4:	2180      	movs	r1, #128	@ 0x80
 800c3e6:	0609      	lsls	r1, r1, #24
 800c3e8:	430a      	orrs	r2, r1
 800c3ea:	601a      	str	r2, [r3, #0]
 800c3ec:	e040      	b.n	800c470 <USB_EPStartXfer+0x36c>
 800c3ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c3f0:	085b      	lsrs	r3, r3, #1
 800c3f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c3f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	4013      	ands	r3, r2
 800c3fa:	d002      	beq.n	800c402 <USB_EPStartXfer+0x2fe>
 800c3fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3fe:	3301      	adds	r3, #1
 800c400:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	781b      	ldrb	r3, [r3, #0]
 800c406:	00db      	lsls	r3, r3, #3
 800c408:	4a21      	ldr	r2, [pc, #132]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c40a:	4694      	mov	ip, r2
 800c40c:	4463      	add	r3, ip
 800c40e:	6819      	ldr	r1, [r3, #0]
 800c410:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c412:	069a      	lsls	r2, r3, #26
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	781b      	ldrb	r3, [r3, #0]
 800c418:	00db      	lsls	r3, r3, #3
 800c41a:	481d      	ldr	r0, [pc, #116]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c41c:	4684      	mov	ip, r0
 800c41e:	4463      	add	r3, ip
 800c420:	430a      	orrs	r2, r1
 800c422:	601a      	str	r2, [r3, #0]
 800c424:	e024      	b.n	800c470 <USB_EPStartXfer+0x36c>
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	785b      	ldrb	r3, [r3, #1]
 800c42a:	2b01      	cmp	r3, #1
 800c42c:	d120      	bne.n	800c470 <USB_EPStartXfer+0x36c>
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	781b      	ldrb	r3, [r3, #0]
 800c432:	00db      	lsls	r3, r3, #3
 800c434:	4a16      	ldr	r2, [pc, #88]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c436:	4694      	mov	ip, r2
 800c438:	4463      	add	r3, ip
 800c43a:	681a      	ldr	r2, [r3, #0]
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	781b      	ldrb	r3, [r3, #0]
 800c440:	00db      	lsls	r3, r3, #3
 800c442:	4913      	ldr	r1, [pc, #76]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c444:	468c      	mov	ip, r1
 800c446:	4463      	add	r3, ip
 800c448:	0412      	lsls	r2, r2, #16
 800c44a:	0c12      	lsrs	r2, r2, #16
 800c44c:	601a      	str	r2, [r3, #0]
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	781b      	ldrb	r3, [r3, #0]
 800c452:	00db      	lsls	r3, r3, #3
 800c454:	4a0e      	ldr	r2, [pc, #56]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c456:	4694      	mov	ip, r2
 800c458:	4463      	add	r3, ip
 800c45a:	6819      	ldr	r1, [r3, #0]
 800c45c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c45e:	041a      	lsls	r2, r3, #16
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	781b      	ldrb	r3, [r3, #0]
 800c464:	00db      	lsls	r3, r3, #3
 800c466:	480a      	ldr	r0, [pc, #40]	@ (800c490 <USB_EPStartXfer+0x38c>)
 800c468:	4684      	mov	ip, r0
 800c46a:	4463      	add	r3, ip
 800c46c:	430a      	orrs	r2, r1
 800c46e:	601a      	str	r2, [r3, #0]
						pmabuffer = ep->pmaaddr0;
 800c470:	201a      	movs	r0, #26
 800c472:	183b      	adds	r3, r7, r0
 800c474:	683a      	ldr	r2, [r7, #0]
 800c476:	8912      	ldrh	r2, [r2, #8]
 800c478:	801a      	strh	r2, [r3, #0]

						/* Write the user buffer to USB PMA */
						USB_WritePMA(USBx, ep->xfer_buff, pmabuffer,
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	6959      	ldr	r1, [r3, #20]
 800c47e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c480:	b29c      	uxth	r4, r3
 800c482:	183b      	adds	r3, r7, r0
 800c484:	881a      	ldrh	r2, [r3, #0]
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	0023      	movs	r3, r4
 800c48a:	f000 ff55 	bl	800d338 <USB_WritePMA>
 800c48e:	e2e8      	b.n	800ca62 <USB_EPStartXfer+0x95e>
 800c490:	40009800 	.word	0x40009800
 800c494:	07ff8f8f 	.word	0x07ff8f8f
 800c498:	00008180 	.word	0x00008180
								(uint16_t) len);
					}
					else
					{
						/* Set the Double buffer counter for pmabuffer0 */
						PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	785b      	ldrb	r3, [r3, #1]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d162      	bne.n	800c56a <USB_EPStartXfer+0x466>
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	781b      	ldrb	r3, [r3, #0]
 800c4a8:	00db      	lsls	r3, r3, #3
 800c4aa:	4ac7      	ldr	r2, [pc, #796]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c4ac:	4694      	mov	ip, r2
 800c4ae:	4463      	add	r3, ip
 800c4b0:	681a      	ldr	r2, [r3, #0]
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	00db      	lsls	r3, r3, #3
 800c4b8:	49c3      	ldr	r1, [pc, #780]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c4ba:	468c      	mov	ip, r1
 800c4bc:	4463      	add	r3, ip
 800c4be:	0192      	lsls	r2, r2, #6
 800c4c0:	0992      	lsrs	r2, r2, #6
 800c4c2:	601a      	str	r2, [r3, #0]
 800c4c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4c6:	2b3e      	cmp	r3, #62	@ 0x3e
 800c4c8:	d91e      	bls.n	800c508 <USB_EPStartXfer+0x404>
 800c4ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4cc:	095b      	lsrs	r3, r3, #5
 800c4ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c4d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4d2:	221f      	movs	r2, #31
 800c4d4:	4013      	ands	r3, r2
 800c4d6:	d102      	bne.n	800c4de <USB_EPStartXfer+0x3da>
 800c4d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4da:	3b01      	subs	r3, #1
 800c4dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	781b      	ldrb	r3, [r3, #0]
 800c4e2:	00db      	lsls	r3, r3, #3
 800c4e4:	4ab8      	ldr	r2, [pc, #736]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c4e6:	4694      	mov	ip, r2
 800c4e8:	4463      	add	r3, ip
 800c4ea:	681a      	ldr	r2, [r3, #0]
 800c4ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4ee:	069b      	lsls	r3, r3, #26
 800c4f0:	431a      	orrs	r2, r3
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	781b      	ldrb	r3, [r3, #0]
 800c4f6:	00db      	lsls	r3, r3, #3
 800c4f8:	49b3      	ldr	r1, [pc, #716]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c4fa:	468c      	mov	ip, r1
 800c4fc:	4463      	add	r3, ip
 800c4fe:	2180      	movs	r1, #128	@ 0x80
 800c500:	0609      	lsls	r1, r1, #24
 800c502:	430a      	orrs	r2, r1
 800c504:	601a      	str	r2, [r3, #0]
 800c506:	e055      	b.n	800c5b4 <USB_EPStartXfer+0x4b0>
 800c508:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d111      	bne.n	800c532 <USB_EPStartXfer+0x42e>
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	781b      	ldrb	r3, [r3, #0]
 800c512:	00db      	lsls	r3, r3, #3
 800c514:	4aac      	ldr	r2, [pc, #688]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c516:	4694      	mov	ip, r2
 800c518:	4463      	add	r3, ip
 800c51a:	681a      	ldr	r2, [r3, #0]
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	781b      	ldrb	r3, [r3, #0]
 800c520:	00db      	lsls	r3, r3, #3
 800c522:	49a9      	ldr	r1, [pc, #676]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c524:	468c      	mov	ip, r1
 800c526:	4463      	add	r3, ip
 800c528:	2180      	movs	r1, #128	@ 0x80
 800c52a:	0609      	lsls	r1, r1, #24
 800c52c:	430a      	orrs	r2, r1
 800c52e:	601a      	str	r2, [r3, #0]
 800c530:	e040      	b.n	800c5b4 <USB_EPStartXfer+0x4b0>
 800c532:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c534:	085b      	lsrs	r3, r3, #1
 800c536:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c53a:	2201      	movs	r2, #1
 800c53c:	4013      	ands	r3, r2
 800c53e:	d002      	beq.n	800c546 <USB_EPStartXfer+0x442>
 800c540:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c542:	3301      	adds	r3, #1
 800c544:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c546:	683b      	ldr	r3, [r7, #0]
 800c548:	781b      	ldrb	r3, [r3, #0]
 800c54a:	00db      	lsls	r3, r3, #3
 800c54c:	4a9e      	ldr	r2, [pc, #632]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c54e:	4694      	mov	ip, r2
 800c550:	4463      	add	r3, ip
 800c552:	6819      	ldr	r1, [r3, #0]
 800c554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c556:	069a      	lsls	r2, r3, #26
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	781b      	ldrb	r3, [r3, #0]
 800c55c:	00db      	lsls	r3, r3, #3
 800c55e:	489a      	ldr	r0, [pc, #616]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c560:	4684      	mov	ip, r0
 800c562:	4463      	add	r3, ip
 800c564:	430a      	orrs	r2, r1
 800c566:	601a      	str	r2, [r3, #0]
 800c568:	e024      	b.n	800c5b4 <USB_EPStartXfer+0x4b0>
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	785b      	ldrb	r3, [r3, #1]
 800c56e:	2b01      	cmp	r3, #1
 800c570:	d120      	bne.n	800c5b4 <USB_EPStartXfer+0x4b0>
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	781b      	ldrb	r3, [r3, #0]
 800c576:	00db      	lsls	r3, r3, #3
 800c578:	4a93      	ldr	r2, [pc, #588]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c57a:	4694      	mov	ip, r2
 800c57c:	4463      	add	r3, ip
 800c57e:	681a      	ldr	r2, [r3, #0]
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	781b      	ldrb	r3, [r3, #0]
 800c584:	00db      	lsls	r3, r3, #3
 800c586:	4990      	ldr	r1, [pc, #576]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c588:	468c      	mov	ip, r1
 800c58a:	4463      	add	r3, ip
 800c58c:	0412      	lsls	r2, r2, #16
 800c58e:	0c12      	lsrs	r2, r2, #16
 800c590:	601a      	str	r2, [r3, #0]
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	781b      	ldrb	r3, [r3, #0]
 800c596:	00db      	lsls	r3, r3, #3
 800c598:	4a8b      	ldr	r2, [pc, #556]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c59a:	4694      	mov	ip, r2
 800c59c:	4463      	add	r3, ip
 800c59e:	6819      	ldr	r1, [r3, #0]
 800c5a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5a2:	041a      	lsls	r2, r3, #16
 800c5a4:	683b      	ldr	r3, [r7, #0]
 800c5a6:	781b      	ldrb	r3, [r3, #0]
 800c5a8:	00db      	lsls	r3, r3, #3
 800c5aa:	4887      	ldr	r0, [pc, #540]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c5ac:	4684      	mov	ip, r0
 800c5ae:	4463      	add	r3, ip
 800c5b0:	430a      	orrs	r2, r1
 800c5b2:	601a      	str	r2, [r3, #0]
						pmabuffer = ep->pmaaddr0;
 800c5b4:	201a      	movs	r0, #26
 800c5b6:	183b      	adds	r3, r7, r0
 800c5b8:	683a      	ldr	r2, [r7, #0]
 800c5ba:	8912      	ldrh	r2, [r2, #8]
 800c5bc:	801a      	strh	r2, [r3, #0]

						/* Write the user buffer to USB PMA */
						USB_WritePMA(USBx, ep->xfer_buff, pmabuffer,
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	6959      	ldr	r1, [r3, #20]
 800c5c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5c4:	b29c      	uxth	r4, r3
 800c5c6:	183b      	adds	r3, r7, r0
 800c5c8:	881a      	ldrh	r2, [r3, #0]
 800c5ca:	6878      	ldr	r0, [r7, #4]
 800c5cc:	0023      	movs	r3, r4
 800c5ce:	f000 feb3 	bl	800d338 <USB_WritePMA>
								(uint16_t) len);
						ep->xfer_buff += len;
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	695a      	ldr	r2, [r3, #20]
 800c5d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5d8:	18d2      	adds	r2, r2, r3
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	615a      	str	r2, [r3, #20]

						if (ep->xfer_len_db > ep->maxpacket)
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	6a1a      	ldr	r2, [r3, #32]
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	691b      	ldr	r3, [r3, #16]
 800c5e6:	429a      	cmp	r2, r3
 800c5e8:	d906      	bls.n	800c5f8 <USB_EPStartXfer+0x4f4>
						{
							ep->xfer_len_db -= len;
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	6a1a      	ldr	r2, [r3, #32]
 800c5ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5f0:	1ad2      	subs	r2, r2, r3
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	621a      	str	r2, [r3, #32]
 800c5f6:	e005      	b.n	800c604 <USB_EPStartXfer+0x500>
						}
						else
						{
							len = ep->xfer_len_db;
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	6a1b      	ldr	r3, [r3, #32]
 800c5fc:	657b      	str	r3, [r7, #84]	@ 0x54
							ep->xfer_len_db = 0U;
 800c5fe:	683b      	ldr	r3, [r7, #0]
 800c600:	2200      	movs	r2, #0
 800c602:	621a      	str	r2, [r3, #32]
						}

						/* Set the Double buffer counter for pmabuffer1 */
						PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c604:	683b      	ldr	r3, [r7, #0]
 800c606:	785b      	ldrb	r3, [r3, #1]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d162      	bne.n	800c6d2 <USB_EPStartXfer+0x5ce>
 800c60c:	683b      	ldr	r3, [r7, #0]
 800c60e:	781b      	ldrb	r3, [r3, #0]
 800c610:	00db      	lsls	r3, r3, #3
 800c612:	4a6d      	ldr	r2, [pc, #436]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c614:	4694      	mov	ip, r2
 800c616:	4463      	add	r3, ip
 800c618:	685a      	ldr	r2, [r3, #4]
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	781b      	ldrb	r3, [r3, #0]
 800c61e:	00db      	lsls	r3, r3, #3
 800c620:	4969      	ldr	r1, [pc, #420]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c622:	468c      	mov	ip, r1
 800c624:	4463      	add	r3, ip
 800c626:	0192      	lsls	r2, r2, #6
 800c628:	0992      	lsrs	r2, r2, #6
 800c62a:	605a      	str	r2, [r3, #4]
 800c62c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c62e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c630:	d91e      	bls.n	800c670 <USB_EPStartXfer+0x56c>
 800c632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c634:	095b      	lsrs	r3, r3, #5
 800c636:	647b      	str	r3, [r7, #68]	@ 0x44
 800c638:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c63a:	221f      	movs	r2, #31
 800c63c:	4013      	ands	r3, r2
 800c63e:	d102      	bne.n	800c646 <USB_EPStartXfer+0x542>
 800c640:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c642:	3b01      	subs	r3, #1
 800c644:	647b      	str	r3, [r7, #68]	@ 0x44
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	781b      	ldrb	r3, [r3, #0]
 800c64a:	00db      	lsls	r3, r3, #3
 800c64c:	4a5e      	ldr	r2, [pc, #376]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c64e:	4694      	mov	ip, r2
 800c650:	4463      	add	r3, ip
 800c652:	685a      	ldr	r2, [r3, #4]
 800c654:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c656:	069b      	lsls	r3, r3, #26
 800c658:	431a      	orrs	r2, r3
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	781b      	ldrb	r3, [r3, #0]
 800c65e:	00db      	lsls	r3, r3, #3
 800c660:	4959      	ldr	r1, [pc, #356]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c662:	468c      	mov	ip, r1
 800c664:	4463      	add	r3, ip
 800c666:	2180      	movs	r1, #128	@ 0x80
 800c668:	0609      	lsls	r1, r1, #24
 800c66a:	430a      	orrs	r2, r1
 800c66c:	605a      	str	r2, [r3, #4]
 800c66e:	e055      	b.n	800c71c <USB_EPStartXfer+0x618>
 800c670:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c672:	2b00      	cmp	r3, #0
 800c674:	d111      	bne.n	800c69a <USB_EPStartXfer+0x596>
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	00db      	lsls	r3, r3, #3
 800c67c:	4a52      	ldr	r2, [pc, #328]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c67e:	4694      	mov	ip, r2
 800c680:	4463      	add	r3, ip
 800c682:	685a      	ldr	r2, [r3, #4]
 800c684:	683b      	ldr	r3, [r7, #0]
 800c686:	781b      	ldrb	r3, [r3, #0]
 800c688:	00db      	lsls	r3, r3, #3
 800c68a:	494f      	ldr	r1, [pc, #316]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c68c:	468c      	mov	ip, r1
 800c68e:	4463      	add	r3, ip
 800c690:	2180      	movs	r1, #128	@ 0x80
 800c692:	0609      	lsls	r1, r1, #24
 800c694:	430a      	orrs	r2, r1
 800c696:	605a      	str	r2, [r3, #4]
 800c698:	e040      	b.n	800c71c <USB_EPStartXfer+0x618>
 800c69a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c69c:	085b      	lsrs	r3, r3, #1
 800c69e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c6a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6a2:	2201      	movs	r2, #1
 800c6a4:	4013      	ands	r3, r2
 800c6a6:	d002      	beq.n	800c6ae <USB_EPStartXfer+0x5aa>
 800c6a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c6aa:	3301      	adds	r3, #1
 800c6ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	781b      	ldrb	r3, [r3, #0]
 800c6b2:	00db      	lsls	r3, r3, #3
 800c6b4:	4a44      	ldr	r2, [pc, #272]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c6b6:	4694      	mov	ip, r2
 800c6b8:	4463      	add	r3, ip
 800c6ba:	6859      	ldr	r1, [r3, #4]
 800c6bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c6be:	069a      	lsls	r2, r3, #26
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	781b      	ldrb	r3, [r3, #0]
 800c6c4:	00db      	lsls	r3, r3, #3
 800c6c6:	4840      	ldr	r0, [pc, #256]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c6c8:	4684      	mov	ip, r0
 800c6ca:	4463      	add	r3, ip
 800c6cc:	430a      	orrs	r2, r1
 800c6ce:	605a      	str	r2, [r3, #4]
 800c6d0:	e024      	b.n	800c71c <USB_EPStartXfer+0x618>
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	785b      	ldrb	r3, [r3, #1]
 800c6d6:	2b01      	cmp	r3, #1
 800c6d8:	d120      	bne.n	800c71c <USB_EPStartXfer+0x618>
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	781b      	ldrb	r3, [r3, #0]
 800c6de:	00db      	lsls	r3, r3, #3
 800c6e0:	4a39      	ldr	r2, [pc, #228]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c6e2:	4694      	mov	ip, r2
 800c6e4:	4463      	add	r3, ip
 800c6e6:	685a      	ldr	r2, [r3, #4]
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	781b      	ldrb	r3, [r3, #0]
 800c6ec:	00db      	lsls	r3, r3, #3
 800c6ee:	4936      	ldr	r1, [pc, #216]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c6f0:	468c      	mov	ip, r1
 800c6f2:	4463      	add	r3, ip
 800c6f4:	0412      	lsls	r2, r2, #16
 800c6f6:	0c12      	lsrs	r2, r2, #16
 800c6f8:	605a      	str	r2, [r3, #4]
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	781b      	ldrb	r3, [r3, #0]
 800c6fe:	00db      	lsls	r3, r3, #3
 800c700:	4a31      	ldr	r2, [pc, #196]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c702:	4694      	mov	ip, r2
 800c704:	4463      	add	r3, ip
 800c706:	6859      	ldr	r1, [r3, #4]
 800c708:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c70a:	041a      	lsls	r2, r3, #16
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	781b      	ldrb	r3, [r3, #0]
 800c710:	00db      	lsls	r3, r3, #3
 800c712:	482d      	ldr	r0, [pc, #180]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c714:	4684      	mov	ip, r0
 800c716:	4463      	add	r3, ip
 800c718:	430a      	orrs	r2, r1
 800c71a:	605a      	str	r2, [r3, #4]
						pmabuffer = ep->pmaaddr1;
 800c71c:	201a      	movs	r0, #26
 800c71e:	183b      	adds	r3, r7, r0
 800c720:	683a      	ldr	r2, [r7, #0]
 800c722:	8952      	ldrh	r2, [r2, #10]
 800c724:	801a      	strh	r2, [r3, #0]

						/* Write the user buffer to USB PMA */
						USB_WritePMA(USBx, ep->xfer_buff, pmabuffer,
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	6959      	ldr	r1, [r3, #20]
 800c72a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c72c:	b29c      	uxth	r4, r3
 800c72e:	183b      	adds	r3, r7, r0
 800c730:	881a      	ldrh	r2, [r3, #0]
 800c732:	6878      	ldr	r0, [r7, #4]
 800c734:	0023      	movs	r3, r4
 800c736:	f000 fdff 	bl	800d338 <USB_WritePMA>
 800c73a:	e192      	b.n	800ca62 <USB_EPStartXfer+0x95e>
					}
				}
				/* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
				else
				{
					len = ep->xfer_len_db;
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	6a1b      	ldr	r3, [r3, #32]
 800c740:	657b      	str	r3, [r7, #84]	@ 0x54

					/* disable double buffer mode for Bulk endpoint */
					PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num)
 800c742:	687a      	ldr	r2, [r7, #4]
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	781b      	ldrb	r3, [r3, #0]
 800c748:	009b      	lsls	r3, r3, #2
 800c74a:	18d3      	adds	r3, r2, r3
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	4a1f      	ldr	r2, [pc, #124]	@ (800c7cc <USB_EPStartXfer+0x6c8>)
 800c750:	4013      	ands	r3, r2
 800c752:	617b      	str	r3, [r7, #20]
 800c754:	687a      	ldr	r2, [r7, #4]
 800c756:	683b      	ldr	r3, [r7, #0]
 800c758:	781b      	ldrb	r3, [r3, #0]
 800c75a:	009b      	lsls	r3, r3, #2
 800c75c:	18d3      	adds	r3, r2, r3
 800c75e:	697a      	ldr	r2, [r7, #20]
 800c760:	491b      	ldr	r1, [pc, #108]	@ (800c7d0 <USB_EPStartXfer+0x6cc>)
 800c762:	430a      	orrs	r2, r1
 800c764:	601a      	str	r2, [r3, #0]
					;

					/* Set Tx count with nbre of byte to be transmitted */
					PCD_SET_EP_TX_CNT(USBx, ep->num, len)
 800c766:	683b      	ldr	r3, [r7, #0]
 800c768:	781b      	ldrb	r3, [r3, #0]
 800c76a:	00db      	lsls	r3, r3, #3
 800c76c:	4a16      	ldr	r2, [pc, #88]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c76e:	4694      	mov	ip, r2
 800c770:	4463      	add	r3, ip
 800c772:	681a      	ldr	r2, [r3, #0]
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	781b      	ldrb	r3, [r3, #0]
 800c778:	00db      	lsls	r3, r3, #3
 800c77a:	4913      	ldr	r1, [pc, #76]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c77c:	468c      	mov	ip, r1
 800c77e:	4463      	add	r3, ip
 800c780:	0412      	lsls	r2, r2, #16
 800c782:	0c12      	lsrs	r2, r2, #16
 800c784:	601a      	str	r2, [r3, #0]
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	781b      	ldrb	r3, [r3, #0]
 800c78a:	00db      	lsls	r3, r3, #3
 800c78c:	4a0e      	ldr	r2, [pc, #56]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c78e:	4694      	mov	ip, r2
 800c790:	4463      	add	r3, ip
 800c792:	6819      	ldr	r1, [r3, #0]
 800c794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c796:	041a      	lsls	r2, r3, #16
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	781b      	ldrb	r3, [r3, #0]
 800c79c:	00db      	lsls	r3, r3, #3
 800c79e:	480a      	ldr	r0, [pc, #40]	@ (800c7c8 <USB_EPStartXfer+0x6c4>)
 800c7a0:	4684      	mov	ip, r0
 800c7a2:	4463      	add	r3, ip
 800c7a4:	430a      	orrs	r2, r1
 800c7a6:	601a      	str	r2, [r3, #0]
					;
					pmabuffer = ep->pmaaddr0;
 800c7a8:	201a      	movs	r0, #26
 800c7aa:	183b      	adds	r3, r7, r0
 800c7ac:	683a      	ldr	r2, [r7, #0]
 800c7ae:	8912      	ldrh	r2, [r2, #8]
 800c7b0:	801a      	strh	r2, [r3, #0]

					/* Write the user buffer to USB PMA */
					USB_WritePMA(USBx, ep->xfer_buff, pmabuffer,
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	6959      	ldr	r1, [r3, #20]
 800c7b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c7b8:	b29c      	uxth	r4, r3
 800c7ba:	183b      	adds	r3, r7, r0
 800c7bc:	881a      	ldrh	r2, [r3, #0]
 800c7be:	6878      	ldr	r0, [r7, #4]
 800c7c0:	0023      	movs	r3, r4
 800c7c2:	f000 fdb9 	bl	800d338 <USB_WritePMA>
 800c7c6:	e14c      	b.n	800ca62 <USB_EPStartXfer+0x95e>
 800c7c8:	40009800 	.word	0x40009800
 800c7cc:	07ff8e8f 	.word	0x07ff8e8f
 800c7d0:	00008080 	.word	0x00008080
				}
			}
			else /* manage isochronous double buffer IN mode */
			{
				/* each Time to write in PMA xfer_len_db will */
				ep->xfer_len_db -= len;
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	6a1a      	ldr	r2, [r3, #32]
 800c7d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c7da:	1ad2      	subs	r2, r2, r3
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	621a      	str	r2, [r3, #32]

				/* Fill the data buffer */
				if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c7e0:	687a      	ldr	r2, [r7, #4]
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	009b      	lsls	r3, r3, #2
 800c7e8:	18d3      	adds	r3, r2, r3
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	2240      	movs	r2, #64	@ 0x40
 800c7ee:	4013      	ands	r3, r2
 800c7f0:	d100      	bne.n	800c7f4 <USB_EPStartXfer+0x6f0>
 800c7f2:	e09b      	b.n	800c92c <USB_EPStartXfer+0x828>
				{
					/* Set the Double buffer counter for pmabuffer1 */
					PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	785b      	ldrb	r3, [r3, #1]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d162      	bne.n	800c8c2 <USB_EPStartXfer+0x7be>
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	00db      	lsls	r3, r3, #3
 800c802:	4ad6      	ldr	r2, [pc, #856]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c804:	4694      	mov	ip, r2
 800c806:	4463      	add	r3, ip
 800c808:	685a      	ldr	r2, [r3, #4]
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	781b      	ldrb	r3, [r3, #0]
 800c80e:	00db      	lsls	r3, r3, #3
 800c810:	49d2      	ldr	r1, [pc, #840]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c812:	468c      	mov	ip, r1
 800c814:	4463      	add	r3, ip
 800c816:	0192      	lsls	r2, r2, #6
 800c818:	0992      	lsrs	r2, r2, #6
 800c81a:	605a      	str	r2, [r3, #4]
 800c81c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c81e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c820:	d91e      	bls.n	800c860 <USB_EPStartXfer+0x75c>
 800c822:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c824:	095b      	lsrs	r3, r3, #5
 800c826:	643b      	str	r3, [r7, #64]	@ 0x40
 800c828:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c82a:	221f      	movs	r2, #31
 800c82c:	4013      	ands	r3, r2
 800c82e:	d102      	bne.n	800c836 <USB_EPStartXfer+0x732>
 800c830:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c832:	3b01      	subs	r3, #1
 800c834:	643b      	str	r3, [r7, #64]	@ 0x40
 800c836:	683b      	ldr	r3, [r7, #0]
 800c838:	781b      	ldrb	r3, [r3, #0]
 800c83a:	00db      	lsls	r3, r3, #3
 800c83c:	4ac7      	ldr	r2, [pc, #796]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c83e:	4694      	mov	ip, r2
 800c840:	4463      	add	r3, ip
 800c842:	685a      	ldr	r2, [r3, #4]
 800c844:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c846:	069b      	lsls	r3, r3, #26
 800c848:	431a      	orrs	r2, r3
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	781b      	ldrb	r3, [r3, #0]
 800c84e:	00db      	lsls	r3, r3, #3
 800c850:	49c2      	ldr	r1, [pc, #776]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c852:	468c      	mov	ip, r1
 800c854:	4463      	add	r3, ip
 800c856:	2180      	movs	r1, #128	@ 0x80
 800c858:	0609      	lsls	r1, r1, #24
 800c85a:	430a      	orrs	r2, r1
 800c85c:	605a      	str	r2, [r3, #4]
 800c85e:	e055      	b.n	800c90c <USB_EPStartXfer+0x808>
 800c860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c862:	2b00      	cmp	r3, #0
 800c864:	d111      	bne.n	800c88a <USB_EPStartXfer+0x786>
 800c866:	683b      	ldr	r3, [r7, #0]
 800c868:	781b      	ldrb	r3, [r3, #0]
 800c86a:	00db      	lsls	r3, r3, #3
 800c86c:	4abb      	ldr	r2, [pc, #748]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c86e:	4694      	mov	ip, r2
 800c870:	4463      	add	r3, ip
 800c872:	685a      	ldr	r2, [r3, #4]
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	781b      	ldrb	r3, [r3, #0]
 800c878:	00db      	lsls	r3, r3, #3
 800c87a:	49b8      	ldr	r1, [pc, #736]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c87c:	468c      	mov	ip, r1
 800c87e:	4463      	add	r3, ip
 800c880:	2180      	movs	r1, #128	@ 0x80
 800c882:	0609      	lsls	r1, r1, #24
 800c884:	430a      	orrs	r2, r1
 800c886:	605a      	str	r2, [r3, #4]
 800c888:	e040      	b.n	800c90c <USB_EPStartXfer+0x808>
 800c88a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c88c:	085b      	lsrs	r3, r3, #1
 800c88e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c890:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c892:	2201      	movs	r2, #1
 800c894:	4013      	ands	r3, r2
 800c896:	d002      	beq.n	800c89e <USB_EPStartXfer+0x79a>
 800c898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c89a:	3301      	adds	r3, #1
 800c89c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	781b      	ldrb	r3, [r3, #0]
 800c8a2:	00db      	lsls	r3, r3, #3
 800c8a4:	4aad      	ldr	r2, [pc, #692]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c8a6:	4694      	mov	ip, r2
 800c8a8:	4463      	add	r3, ip
 800c8aa:	6859      	ldr	r1, [r3, #4]
 800c8ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8ae:	069a      	lsls	r2, r3, #26
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	781b      	ldrb	r3, [r3, #0]
 800c8b4:	00db      	lsls	r3, r3, #3
 800c8b6:	48a9      	ldr	r0, [pc, #676]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c8b8:	4684      	mov	ip, r0
 800c8ba:	4463      	add	r3, ip
 800c8bc:	430a      	orrs	r2, r1
 800c8be:	605a      	str	r2, [r3, #4]
 800c8c0:	e024      	b.n	800c90c <USB_EPStartXfer+0x808>
 800c8c2:	683b      	ldr	r3, [r7, #0]
 800c8c4:	785b      	ldrb	r3, [r3, #1]
 800c8c6:	2b01      	cmp	r3, #1
 800c8c8:	d120      	bne.n	800c90c <USB_EPStartXfer+0x808>
 800c8ca:	683b      	ldr	r3, [r7, #0]
 800c8cc:	781b      	ldrb	r3, [r3, #0]
 800c8ce:	00db      	lsls	r3, r3, #3
 800c8d0:	4aa2      	ldr	r2, [pc, #648]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c8d2:	4694      	mov	ip, r2
 800c8d4:	4463      	add	r3, ip
 800c8d6:	685a      	ldr	r2, [r3, #4]
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	781b      	ldrb	r3, [r3, #0]
 800c8dc:	00db      	lsls	r3, r3, #3
 800c8de:	499f      	ldr	r1, [pc, #636]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c8e0:	468c      	mov	ip, r1
 800c8e2:	4463      	add	r3, ip
 800c8e4:	0412      	lsls	r2, r2, #16
 800c8e6:	0c12      	lsrs	r2, r2, #16
 800c8e8:	605a      	str	r2, [r3, #4]
 800c8ea:	683b      	ldr	r3, [r7, #0]
 800c8ec:	781b      	ldrb	r3, [r3, #0]
 800c8ee:	00db      	lsls	r3, r3, #3
 800c8f0:	4a9a      	ldr	r2, [pc, #616]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c8f2:	4694      	mov	ip, r2
 800c8f4:	4463      	add	r3, ip
 800c8f6:	6859      	ldr	r1, [r3, #4]
 800c8f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c8fa:	041a      	lsls	r2, r3, #16
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	781b      	ldrb	r3, [r3, #0]
 800c900:	00db      	lsls	r3, r3, #3
 800c902:	4896      	ldr	r0, [pc, #600]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c904:	4684      	mov	ip, r0
 800c906:	4463      	add	r3, ip
 800c908:	430a      	orrs	r2, r1
 800c90a:	605a      	str	r2, [r3, #4]
					pmabuffer = ep->pmaaddr1;
 800c90c:	201a      	movs	r0, #26
 800c90e:	183b      	adds	r3, r7, r0
 800c910:	683a      	ldr	r2, [r7, #0]
 800c912:	8952      	ldrh	r2, [r2, #10]
 800c914:	801a      	strh	r2, [r3, #0]

					/* Write the user buffer to USB PMA */
					USB_WritePMA(USBx, ep->xfer_buff, pmabuffer,
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	6959      	ldr	r1, [r3, #20]
 800c91a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c91c:	b29c      	uxth	r4, r3
 800c91e:	183b      	adds	r3, r7, r0
 800c920:	881a      	ldrh	r2, [r3, #0]
 800c922:	6878      	ldr	r0, [r7, #4]
 800c924:	0023      	movs	r3, r4
 800c926:	f000 fd07 	bl	800d338 <USB_WritePMA>
 800c92a:	e09a      	b.n	800ca62 <USB_EPStartXfer+0x95e>
							(uint16_t) len);
				}
				else
				{
					/* Set the Double buffer counter for pmabuffer0 */
					PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	785b      	ldrb	r3, [r3, #1]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d162      	bne.n	800c9fa <USB_EPStartXfer+0x8f6>
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	781b      	ldrb	r3, [r3, #0]
 800c938:	00db      	lsls	r3, r3, #3
 800c93a:	4a88      	ldr	r2, [pc, #544]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c93c:	4694      	mov	ip, r2
 800c93e:	4463      	add	r3, ip
 800c940:	681a      	ldr	r2, [r3, #0]
 800c942:	683b      	ldr	r3, [r7, #0]
 800c944:	781b      	ldrb	r3, [r3, #0]
 800c946:	00db      	lsls	r3, r3, #3
 800c948:	4984      	ldr	r1, [pc, #528]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c94a:	468c      	mov	ip, r1
 800c94c:	4463      	add	r3, ip
 800c94e:	0192      	lsls	r2, r2, #6
 800c950:	0992      	lsrs	r2, r2, #6
 800c952:	601a      	str	r2, [r3, #0]
 800c954:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c956:	2b3e      	cmp	r3, #62	@ 0x3e
 800c958:	d91e      	bls.n	800c998 <USB_EPStartXfer+0x894>
 800c95a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c95c:	095b      	lsrs	r3, r3, #5
 800c95e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c960:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c962:	221f      	movs	r2, #31
 800c964:	4013      	ands	r3, r2
 800c966:	d102      	bne.n	800c96e <USB_EPStartXfer+0x86a>
 800c968:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c96a:	3b01      	subs	r3, #1
 800c96c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	781b      	ldrb	r3, [r3, #0]
 800c972:	00db      	lsls	r3, r3, #3
 800c974:	4a79      	ldr	r2, [pc, #484]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c976:	4694      	mov	ip, r2
 800c978:	4463      	add	r3, ip
 800c97a:	681a      	ldr	r2, [r3, #0]
 800c97c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c97e:	069b      	lsls	r3, r3, #26
 800c980:	431a      	orrs	r2, r3
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	781b      	ldrb	r3, [r3, #0]
 800c986:	00db      	lsls	r3, r3, #3
 800c988:	4974      	ldr	r1, [pc, #464]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c98a:	468c      	mov	ip, r1
 800c98c:	4463      	add	r3, ip
 800c98e:	2180      	movs	r1, #128	@ 0x80
 800c990:	0609      	lsls	r1, r1, #24
 800c992:	430a      	orrs	r2, r1
 800c994:	601a      	str	r2, [r3, #0]
 800c996:	e055      	b.n	800ca44 <USB_EPStartXfer+0x940>
 800c998:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d111      	bne.n	800c9c2 <USB_EPStartXfer+0x8be>
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	781b      	ldrb	r3, [r3, #0]
 800c9a2:	00db      	lsls	r3, r3, #3
 800c9a4:	4a6d      	ldr	r2, [pc, #436]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c9a6:	4694      	mov	ip, r2
 800c9a8:	4463      	add	r3, ip
 800c9aa:	681a      	ldr	r2, [r3, #0]
 800c9ac:	683b      	ldr	r3, [r7, #0]
 800c9ae:	781b      	ldrb	r3, [r3, #0]
 800c9b0:	00db      	lsls	r3, r3, #3
 800c9b2:	496a      	ldr	r1, [pc, #424]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c9b4:	468c      	mov	ip, r1
 800c9b6:	4463      	add	r3, ip
 800c9b8:	2180      	movs	r1, #128	@ 0x80
 800c9ba:	0609      	lsls	r1, r1, #24
 800c9bc:	430a      	orrs	r2, r1
 800c9be:	601a      	str	r2, [r3, #0]
 800c9c0:	e040      	b.n	800ca44 <USB_EPStartXfer+0x940>
 800c9c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9c4:	085b      	lsrs	r3, r3, #1
 800c9c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9ca:	2201      	movs	r2, #1
 800c9cc:	4013      	ands	r3, r2
 800c9ce:	d002      	beq.n	800c9d6 <USB_EPStartXfer+0x8d2>
 800c9d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9d2:	3301      	adds	r3, #1
 800c9d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	781b      	ldrb	r3, [r3, #0]
 800c9da:	00db      	lsls	r3, r3, #3
 800c9dc:	4a5f      	ldr	r2, [pc, #380]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c9de:	4694      	mov	ip, r2
 800c9e0:	4463      	add	r3, ip
 800c9e2:	6819      	ldr	r1, [r3, #0]
 800c9e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9e6:	069a      	lsls	r2, r3, #26
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	781b      	ldrb	r3, [r3, #0]
 800c9ec:	00db      	lsls	r3, r3, #3
 800c9ee:	485b      	ldr	r0, [pc, #364]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800c9f0:	4684      	mov	ip, r0
 800c9f2:	4463      	add	r3, ip
 800c9f4:	430a      	orrs	r2, r1
 800c9f6:	601a      	str	r2, [r3, #0]
 800c9f8:	e024      	b.n	800ca44 <USB_EPStartXfer+0x940>
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	785b      	ldrb	r3, [r3, #1]
 800c9fe:	2b01      	cmp	r3, #1
 800ca00:	d120      	bne.n	800ca44 <USB_EPStartXfer+0x940>
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	781b      	ldrb	r3, [r3, #0]
 800ca06:	00db      	lsls	r3, r3, #3
 800ca08:	4a54      	ldr	r2, [pc, #336]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800ca0a:	4694      	mov	ip, r2
 800ca0c:	4463      	add	r3, ip
 800ca0e:	681a      	ldr	r2, [r3, #0]
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	781b      	ldrb	r3, [r3, #0]
 800ca14:	00db      	lsls	r3, r3, #3
 800ca16:	4951      	ldr	r1, [pc, #324]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800ca18:	468c      	mov	ip, r1
 800ca1a:	4463      	add	r3, ip
 800ca1c:	0412      	lsls	r2, r2, #16
 800ca1e:	0c12      	lsrs	r2, r2, #16
 800ca20:	601a      	str	r2, [r3, #0]
 800ca22:	683b      	ldr	r3, [r7, #0]
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	00db      	lsls	r3, r3, #3
 800ca28:	4a4c      	ldr	r2, [pc, #304]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800ca2a:	4694      	mov	ip, r2
 800ca2c:	4463      	add	r3, ip
 800ca2e:	6819      	ldr	r1, [r3, #0]
 800ca30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca32:	041a      	lsls	r2, r3, #16
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	781b      	ldrb	r3, [r3, #0]
 800ca38:	00db      	lsls	r3, r3, #3
 800ca3a:	4848      	ldr	r0, [pc, #288]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800ca3c:	4684      	mov	ip, r0
 800ca3e:	4463      	add	r3, ip
 800ca40:	430a      	orrs	r2, r1
 800ca42:	601a      	str	r2, [r3, #0]
					pmabuffer = ep->pmaaddr0;
 800ca44:	201a      	movs	r0, #26
 800ca46:	183b      	adds	r3, r7, r0
 800ca48:	683a      	ldr	r2, [r7, #0]
 800ca4a:	8912      	ldrh	r2, [r2, #8]
 800ca4c:	801a      	strh	r2, [r3, #0]

					/* Write the user buffer to USB PMA */
					USB_WritePMA(USBx, ep->xfer_buff, pmabuffer,
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	6959      	ldr	r1, [r3, #20]
 800ca52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca54:	b29c      	uxth	r4, r3
 800ca56:	183b      	adds	r3, r7, r0
 800ca58:	881a      	ldrh	r2, [r3, #0]
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	0023      	movs	r3, r4
 800ca5e:	f000 fc6b 	bl	800d338 <USB_WritePMA>
				}
			}
		}
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

		PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID)
 800ca62:	687a      	ldr	r2, [r7, #4]
 800ca64:	683b      	ldr	r3, [r7, #0]
 800ca66:	781b      	ldrb	r3, [r3, #0]
 800ca68:	009b      	lsls	r3, r3, #2
 800ca6a:	18d3      	adds	r3, r2, r3
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	4a3c      	ldr	r2, [pc, #240]	@ (800cb60 <USB_EPStartXfer+0xa5c>)
 800ca70:	4013      	ands	r3, r2
 800ca72:	60fb      	str	r3, [r7, #12]
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	2210      	movs	r2, #16
 800ca78:	4053      	eors	r3, r2
 800ca7a:	60fb      	str	r3, [r7, #12]
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	2220      	movs	r2, #32
 800ca80:	4053      	eors	r3, r2
 800ca82:	60fb      	str	r3, [r7, #12]
 800ca84:	687a      	ldr	r2, [r7, #4]
 800ca86:	683b      	ldr	r3, [r7, #0]
 800ca88:	781b      	ldrb	r3, [r3, #0]
 800ca8a:	009b      	lsls	r3, r3, #2
 800ca8c:	18d3      	adds	r3, r2, r3
 800ca8e:	68fa      	ldr	r2, [r7, #12]
 800ca90:	4934      	ldr	r1, [pc, #208]	@ (800cb64 <USB_EPStartXfer+0xa60>)
 800ca92:	430a      	orrs	r2, r1
 800ca94:	601a      	str	r2, [r3, #0]
 800ca96:	e340      	b.n	800d11a <USB_EPStartXfer+0x1016>
		;
	}
	else /* OUT endpoint */
	{
		if (ep->doublebuffer == 0U)
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	7b1b      	ldrb	r3, [r3, #12]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d000      	beq.n	800caa2 <USB_EPStartXfer+0x99e>
 800caa0:	e07e      	b.n	800cba0 <USB_EPStartXfer+0xa9c>
		{
			/* Multi packet transfer */
			if (ep->xfer_len > ep->maxpacket)
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	699a      	ldr	r2, [r3, #24]
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	691b      	ldr	r3, [r3, #16]
 800caaa:	429a      	cmp	r2, r3
 800caac:	d909      	bls.n	800cac2 <USB_EPStartXfer+0x9be>
			{
				len = ep->maxpacket;
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	691b      	ldr	r3, [r3, #16]
 800cab2:	657b      	str	r3, [r7, #84]	@ 0x54
				ep->xfer_len -= len;
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	699a      	ldr	r2, [r3, #24]
 800cab8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800caba:	1ad2      	subs	r2, r2, r3
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	619a      	str	r2, [r3, #24]
 800cac0:	e005      	b.n	800cace <USB_EPStartXfer+0x9ca>
			}
			else
			{
				len = ep->xfer_len;
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	699b      	ldr	r3, [r3, #24]
 800cac6:	657b      	str	r3, [r7, #84]	@ 0x54
				ep->xfer_len = 0U;
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	2200      	movs	r2, #0
 800cacc:	619a      	str	r2, [r3, #24]
			}
			/* configure and validate Rx endpoint */
			PCD_SET_EP_RX_CNT(USBx, ep->num, len)
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	781b      	ldrb	r3, [r3, #0]
 800cad2:	00db      	lsls	r3, r3, #3
 800cad4:	4a21      	ldr	r2, [pc, #132]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800cad6:	4694      	mov	ip, r2
 800cad8:	4463      	add	r3, ip
 800cada:	685a      	ldr	r2, [r3, #4]
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	781b      	ldrb	r3, [r3, #0]
 800cae0:	00db      	lsls	r3, r3, #3
 800cae2:	491e      	ldr	r1, [pc, #120]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800cae4:	468c      	mov	ip, r1
 800cae6:	4463      	add	r3, ip
 800cae8:	0192      	lsls	r2, r2, #6
 800caea:	0992      	lsrs	r2, r2, #6
 800caec:	605a      	str	r2, [r3, #4]
 800caee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800caf0:	2b3e      	cmp	r3, #62	@ 0x3e
 800caf2:	d91e      	bls.n	800cb32 <USB_EPStartXfer+0xa2e>
 800caf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800caf6:	095b      	lsrs	r3, r3, #5
 800caf8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cafa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cafc:	221f      	movs	r2, #31
 800cafe:	4013      	ands	r3, r2
 800cb00:	d102      	bne.n	800cb08 <USB_EPStartXfer+0xa04>
 800cb02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb04:	3b01      	subs	r3, #1
 800cb06:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	781b      	ldrb	r3, [r3, #0]
 800cb0c:	00db      	lsls	r3, r3, #3
 800cb0e:	4a13      	ldr	r2, [pc, #76]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800cb10:	4694      	mov	ip, r2
 800cb12:	4463      	add	r3, ip
 800cb14:	685a      	ldr	r2, [r3, #4]
 800cb16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb18:	069b      	lsls	r3, r3, #26
 800cb1a:	431a      	orrs	r2, r3
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	781b      	ldrb	r3, [r3, #0]
 800cb20:	00db      	lsls	r3, r3, #3
 800cb22:	490e      	ldr	r1, [pc, #56]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800cb24:	468c      	mov	ip, r1
 800cb26:	4463      	add	r3, ip
 800cb28:	2180      	movs	r1, #128	@ 0x80
 800cb2a:	0609      	lsls	r1, r1, #24
 800cb2c:	430a      	orrs	r2, r1
 800cb2e:	605a      	str	r2, [r3, #4]
 800cb30:	e2d7      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
 800cb32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d117      	bne.n	800cb68 <USB_EPStartXfer+0xa64>
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	781b      	ldrb	r3, [r3, #0]
 800cb3c:	00db      	lsls	r3, r3, #3
 800cb3e:	4a07      	ldr	r2, [pc, #28]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800cb40:	4694      	mov	ip, r2
 800cb42:	4463      	add	r3, ip
 800cb44:	685a      	ldr	r2, [r3, #4]
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	781b      	ldrb	r3, [r3, #0]
 800cb4a:	00db      	lsls	r3, r3, #3
 800cb4c:	4903      	ldr	r1, [pc, #12]	@ (800cb5c <USB_EPStartXfer+0xa58>)
 800cb4e:	468c      	mov	ip, r1
 800cb50:	4463      	add	r3, ip
 800cb52:	2180      	movs	r1, #128	@ 0x80
 800cb54:	0609      	lsls	r1, r1, #24
 800cb56:	430a      	orrs	r2, r1
 800cb58:	605a      	str	r2, [r3, #4]
 800cb5a:	e2c2      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
 800cb5c:	40009800 	.word	0x40009800
 800cb60:	07ff8fbf 	.word	0x07ff8fbf
 800cb64:	00008080 	.word	0x00008080
 800cb68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb6a:	085b      	lsrs	r3, r3, #1
 800cb6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb70:	2201      	movs	r2, #1
 800cb72:	4013      	ands	r3, r2
 800cb74:	d002      	beq.n	800cb7c <USB_EPStartXfer+0xa78>
 800cb76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb78:	3301      	adds	r3, #1
 800cb7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	781b      	ldrb	r3, [r3, #0]
 800cb80:	00db      	lsls	r3, r3, #3
 800cb82:	4ac4      	ldr	r2, [pc, #784]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cb84:	4694      	mov	ip, r2
 800cb86:	4463      	add	r3, ip
 800cb88:	6859      	ldr	r1, [r3, #4]
 800cb8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb8c:	069a      	lsls	r2, r3, #26
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	781b      	ldrb	r3, [r3, #0]
 800cb92:	00db      	lsls	r3, r3, #3
 800cb94:	48bf      	ldr	r0, [pc, #764]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cb96:	4684      	mov	ip, r0
 800cb98:	4463      	add	r3, ip
 800cb9a:	430a      	orrs	r2, r1
 800cb9c:	605a      	str	r2, [r3, #4]
 800cb9e:	e2a0      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
		else
		{
			/* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
			/* Set the Double buffer counter */
			if (ep->type == EP_TYPE_BULK)
 800cba0:	683b      	ldr	r3, [r7, #0]
 800cba2:	78db      	ldrb	r3, [r3, #3]
 800cba4:	2b02      	cmp	r3, #2
 800cba6:	d000      	beq.n	800cbaa <USB_EPStartXfer+0xaa6>
 800cba8:	e15f      	b.n	800ce6a <USB_EPStartXfer+0xd66>
			{
				PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800cbaa:	683b      	ldr	r3, [r7, #0]
 800cbac:	785b      	ldrb	r3, [r3, #1]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d168      	bne.n	800cc84 <USB_EPStartXfer+0xb80>
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	781b      	ldrb	r3, [r3, #0]
 800cbb6:	00db      	lsls	r3, r3, #3
 800cbb8:	4ab6      	ldr	r2, [pc, #728]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cbba:	4694      	mov	ip, r2
 800cbbc:	4463      	add	r3, ip
 800cbbe:	681a      	ldr	r2, [r3, #0]
 800cbc0:	683b      	ldr	r3, [r7, #0]
 800cbc2:	781b      	ldrb	r3, [r3, #0]
 800cbc4:	00db      	lsls	r3, r3, #3
 800cbc6:	49b3      	ldr	r1, [pc, #716]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cbc8:	468c      	mov	ip, r1
 800cbca:	4463      	add	r3, ip
 800cbcc:	0192      	lsls	r2, r2, #6
 800cbce:	0992      	lsrs	r2, r2, #6
 800cbd0:	601a      	str	r2, [r3, #0]
 800cbd2:	683b      	ldr	r3, [r7, #0]
 800cbd4:	691b      	ldr	r3, [r3, #16]
 800cbd6:	2b3e      	cmp	r3, #62	@ 0x3e
 800cbd8:	d920      	bls.n	800cc1c <USB_EPStartXfer+0xb18>
 800cbda:	683b      	ldr	r3, [r7, #0]
 800cbdc:	691b      	ldr	r3, [r3, #16]
 800cbde:	095b      	lsrs	r3, r3, #5
 800cbe0:	637b      	str	r3, [r7, #52]	@ 0x34
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	691b      	ldr	r3, [r3, #16]
 800cbe6:	221f      	movs	r2, #31
 800cbe8:	4013      	ands	r3, r2
 800cbea:	d102      	bne.n	800cbf2 <USB_EPStartXfer+0xaee>
 800cbec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbee:	3b01      	subs	r3, #1
 800cbf0:	637b      	str	r3, [r7, #52]	@ 0x34
 800cbf2:	683b      	ldr	r3, [r7, #0]
 800cbf4:	781b      	ldrb	r3, [r3, #0]
 800cbf6:	00db      	lsls	r3, r3, #3
 800cbf8:	4aa6      	ldr	r2, [pc, #664]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cbfa:	4694      	mov	ip, r2
 800cbfc:	4463      	add	r3, ip
 800cbfe:	681a      	ldr	r2, [r3, #0]
 800cc00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc02:	069b      	lsls	r3, r3, #26
 800cc04:	431a      	orrs	r2, r3
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	00db      	lsls	r3, r3, #3
 800cc0c:	49a1      	ldr	r1, [pc, #644]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cc0e:	468c      	mov	ip, r1
 800cc10:	4463      	add	r3, ip
 800cc12:	2180      	movs	r1, #128	@ 0x80
 800cc14:	0609      	lsls	r1, r1, #24
 800cc16:	430a      	orrs	r2, r1
 800cc18:	601a      	str	r2, [r3, #0]
 800cc1a:	e059      	b.n	800ccd0 <USB_EPStartXfer+0xbcc>
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	691b      	ldr	r3, [r3, #16]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d111      	bne.n	800cc48 <USB_EPStartXfer+0xb44>
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	00db      	lsls	r3, r3, #3
 800cc2a:	4a9a      	ldr	r2, [pc, #616]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cc2c:	4694      	mov	ip, r2
 800cc2e:	4463      	add	r3, ip
 800cc30:	681a      	ldr	r2, [r3, #0]
 800cc32:	683b      	ldr	r3, [r7, #0]
 800cc34:	781b      	ldrb	r3, [r3, #0]
 800cc36:	00db      	lsls	r3, r3, #3
 800cc38:	4996      	ldr	r1, [pc, #600]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cc3a:	468c      	mov	ip, r1
 800cc3c:	4463      	add	r3, ip
 800cc3e:	2180      	movs	r1, #128	@ 0x80
 800cc40:	0609      	lsls	r1, r1, #24
 800cc42:	430a      	orrs	r2, r1
 800cc44:	601a      	str	r2, [r3, #0]
 800cc46:	e043      	b.n	800ccd0 <USB_EPStartXfer+0xbcc>
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	691b      	ldr	r3, [r3, #16]
 800cc4c:	085b      	lsrs	r3, r3, #1
 800cc4e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	691b      	ldr	r3, [r3, #16]
 800cc54:	2201      	movs	r2, #1
 800cc56:	4013      	ands	r3, r2
 800cc58:	d002      	beq.n	800cc60 <USB_EPStartXfer+0xb5c>
 800cc5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc5c:	3301      	adds	r3, #1
 800cc5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	781b      	ldrb	r3, [r3, #0]
 800cc64:	00db      	lsls	r3, r3, #3
 800cc66:	4a8b      	ldr	r2, [pc, #556]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cc68:	4694      	mov	ip, r2
 800cc6a:	4463      	add	r3, ip
 800cc6c:	6819      	ldr	r1, [r3, #0]
 800cc6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc70:	069a      	lsls	r2, r3, #26
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	781b      	ldrb	r3, [r3, #0]
 800cc76:	00db      	lsls	r3, r3, #3
 800cc78:	4886      	ldr	r0, [pc, #536]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cc7a:	4684      	mov	ip, r0
 800cc7c:	4463      	add	r3, ip
 800cc7e:	430a      	orrs	r2, r1
 800cc80:	601a      	str	r2, [r3, #0]
 800cc82:	e025      	b.n	800ccd0 <USB_EPStartXfer+0xbcc>
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	785b      	ldrb	r3, [r3, #1]
 800cc88:	2b01      	cmp	r3, #1
 800cc8a:	d121      	bne.n	800ccd0 <USB_EPStartXfer+0xbcc>
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	781b      	ldrb	r3, [r3, #0]
 800cc90:	00db      	lsls	r3, r3, #3
 800cc92:	4a80      	ldr	r2, [pc, #512]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cc94:	4694      	mov	ip, r2
 800cc96:	4463      	add	r3, ip
 800cc98:	681a      	ldr	r2, [r3, #0]
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	781b      	ldrb	r3, [r3, #0]
 800cc9e:	00db      	lsls	r3, r3, #3
 800cca0:	497c      	ldr	r1, [pc, #496]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cca2:	468c      	mov	ip, r1
 800cca4:	4463      	add	r3, ip
 800cca6:	0412      	lsls	r2, r2, #16
 800cca8:	0c12      	lsrs	r2, r2, #16
 800ccaa:	601a      	str	r2, [r3, #0]
 800ccac:	683b      	ldr	r3, [r7, #0]
 800ccae:	781b      	ldrb	r3, [r3, #0]
 800ccb0:	00db      	lsls	r3, r3, #3
 800ccb2:	4a78      	ldr	r2, [pc, #480]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800ccb4:	4694      	mov	ip, r2
 800ccb6:	4463      	add	r3, ip
 800ccb8:	6819      	ldr	r1, [r3, #0]
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	691b      	ldr	r3, [r3, #16]
 800ccbe:	041a      	lsls	r2, r3, #16
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	781b      	ldrb	r3, [r3, #0]
 800ccc4:	00db      	lsls	r3, r3, #3
 800ccc6:	4873      	ldr	r0, [pc, #460]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800ccc8:	4684      	mov	ip, r0
 800ccca:	4463      	add	r3, ip
 800cccc:	430a      	orrs	r2, r1
 800ccce:	601a      	str	r2, [r3, #0]
 800ccd0:	683b      	ldr	r3, [r7, #0]
 800ccd2:	785b      	ldrb	r3, [r3, #1]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d168      	bne.n	800cdaa <USB_EPStartXfer+0xca6>
 800ccd8:	683b      	ldr	r3, [r7, #0]
 800ccda:	781b      	ldrb	r3, [r3, #0]
 800ccdc:	00db      	lsls	r3, r3, #3
 800ccde:	4a6d      	ldr	r2, [pc, #436]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cce0:	4694      	mov	ip, r2
 800cce2:	4463      	add	r3, ip
 800cce4:	685a      	ldr	r2, [r3, #4]
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	781b      	ldrb	r3, [r3, #0]
 800ccea:	00db      	lsls	r3, r3, #3
 800ccec:	4969      	ldr	r1, [pc, #420]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800ccee:	468c      	mov	ip, r1
 800ccf0:	4463      	add	r3, ip
 800ccf2:	0192      	lsls	r2, r2, #6
 800ccf4:	0992      	lsrs	r2, r2, #6
 800ccf6:	605a      	str	r2, [r3, #4]
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	691b      	ldr	r3, [r3, #16]
 800ccfc:	2b3e      	cmp	r3, #62	@ 0x3e
 800ccfe:	d920      	bls.n	800cd42 <USB_EPStartXfer+0xc3e>
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	691b      	ldr	r3, [r3, #16]
 800cd04:	095b      	lsrs	r3, r3, #5
 800cd06:	633b      	str	r3, [r7, #48]	@ 0x30
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	691b      	ldr	r3, [r3, #16]
 800cd0c:	221f      	movs	r2, #31
 800cd0e:	4013      	ands	r3, r2
 800cd10:	d102      	bne.n	800cd18 <USB_EPStartXfer+0xc14>
 800cd12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd14:	3b01      	subs	r3, #1
 800cd16:	633b      	str	r3, [r7, #48]	@ 0x30
 800cd18:	683b      	ldr	r3, [r7, #0]
 800cd1a:	781b      	ldrb	r3, [r3, #0]
 800cd1c:	00db      	lsls	r3, r3, #3
 800cd1e:	4a5d      	ldr	r2, [pc, #372]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cd20:	4694      	mov	ip, r2
 800cd22:	4463      	add	r3, ip
 800cd24:	685a      	ldr	r2, [r3, #4]
 800cd26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd28:	069b      	lsls	r3, r3, #26
 800cd2a:	431a      	orrs	r2, r3
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	781b      	ldrb	r3, [r3, #0]
 800cd30:	00db      	lsls	r3, r3, #3
 800cd32:	4958      	ldr	r1, [pc, #352]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cd34:	468c      	mov	ip, r1
 800cd36:	4463      	add	r3, ip
 800cd38:	2180      	movs	r1, #128	@ 0x80
 800cd3a:	0609      	lsls	r1, r1, #24
 800cd3c:	430a      	orrs	r2, r1
 800cd3e:	605a      	str	r2, [r3, #4]
 800cd40:	e059      	b.n	800cdf6 <USB_EPStartXfer+0xcf2>
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	691b      	ldr	r3, [r3, #16]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d111      	bne.n	800cd6e <USB_EPStartXfer+0xc6a>
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	781b      	ldrb	r3, [r3, #0]
 800cd4e:	00db      	lsls	r3, r3, #3
 800cd50:	4a50      	ldr	r2, [pc, #320]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cd52:	4694      	mov	ip, r2
 800cd54:	4463      	add	r3, ip
 800cd56:	685a      	ldr	r2, [r3, #4]
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	781b      	ldrb	r3, [r3, #0]
 800cd5c:	00db      	lsls	r3, r3, #3
 800cd5e:	494d      	ldr	r1, [pc, #308]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cd60:	468c      	mov	ip, r1
 800cd62:	4463      	add	r3, ip
 800cd64:	2180      	movs	r1, #128	@ 0x80
 800cd66:	0609      	lsls	r1, r1, #24
 800cd68:	430a      	orrs	r2, r1
 800cd6a:	605a      	str	r2, [r3, #4]
 800cd6c:	e043      	b.n	800cdf6 <USB_EPStartXfer+0xcf2>
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	691b      	ldr	r3, [r3, #16]
 800cd72:	085b      	lsrs	r3, r3, #1
 800cd74:	633b      	str	r3, [r7, #48]	@ 0x30
 800cd76:	683b      	ldr	r3, [r7, #0]
 800cd78:	691b      	ldr	r3, [r3, #16]
 800cd7a:	2201      	movs	r2, #1
 800cd7c:	4013      	ands	r3, r2
 800cd7e:	d002      	beq.n	800cd86 <USB_EPStartXfer+0xc82>
 800cd80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd82:	3301      	adds	r3, #1
 800cd84:	633b      	str	r3, [r7, #48]	@ 0x30
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	781b      	ldrb	r3, [r3, #0]
 800cd8a:	00db      	lsls	r3, r3, #3
 800cd8c:	4a41      	ldr	r2, [pc, #260]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cd8e:	4694      	mov	ip, r2
 800cd90:	4463      	add	r3, ip
 800cd92:	6859      	ldr	r1, [r3, #4]
 800cd94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd96:	069a      	lsls	r2, r3, #26
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	781b      	ldrb	r3, [r3, #0]
 800cd9c:	00db      	lsls	r3, r3, #3
 800cd9e:	483d      	ldr	r0, [pc, #244]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cda0:	4684      	mov	ip, r0
 800cda2:	4463      	add	r3, ip
 800cda4:	430a      	orrs	r2, r1
 800cda6:	605a      	str	r2, [r3, #4]
 800cda8:	e025      	b.n	800cdf6 <USB_EPStartXfer+0xcf2>
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	785b      	ldrb	r3, [r3, #1]
 800cdae:	2b01      	cmp	r3, #1
 800cdb0:	d121      	bne.n	800cdf6 <USB_EPStartXfer+0xcf2>
 800cdb2:	683b      	ldr	r3, [r7, #0]
 800cdb4:	781b      	ldrb	r3, [r3, #0]
 800cdb6:	00db      	lsls	r3, r3, #3
 800cdb8:	4a36      	ldr	r2, [pc, #216]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cdba:	4694      	mov	ip, r2
 800cdbc:	4463      	add	r3, ip
 800cdbe:	685a      	ldr	r2, [r3, #4]
 800cdc0:	683b      	ldr	r3, [r7, #0]
 800cdc2:	781b      	ldrb	r3, [r3, #0]
 800cdc4:	00db      	lsls	r3, r3, #3
 800cdc6:	4933      	ldr	r1, [pc, #204]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cdc8:	468c      	mov	ip, r1
 800cdca:	4463      	add	r3, ip
 800cdcc:	0412      	lsls	r2, r2, #16
 800cdce:	0c12      	lsrs	r2, r2, #16
 800cdd0:	605a      	str	r2, [r3, #4]
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	781b      	ldrb	r3, [r3, #0]
 800cdd6:	00db      	lsls	r3, r3, #3
 800cdd8:	4a2e      	ldr	r2, [pc, #184]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cdda:	4694      	mov	ip, r2
 800cddc:	4463      	add	r3, ip
 800cdde:	6859      	ldr	r1, [r3, #4]
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	691b      	ldr	r3, [r3, #16]
 800cde4:	041a      	lsls	r2, r3, #16
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	781b      	ldrb	r3, [r3, #0]
 800cdea:	00db      	lsls	r3, r3, #3
 800cdec:	4829      	ldr	r0, [pc, #164]	@ (800ce94 <USB_EPStartXfer+0xd90>)
 800cdee:	4684      	mov	ip, r0
 800cdf0:	4463      	add	r3, ip
 800cdf2:	430a      	orrs	r2, r1
 800cdf4:	605a      	str	r2, [r3, #4]

				/* Coming from ISR */
				if (ep->xfer_count != 0U)
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	69db      	ldr	r3, [r3, #28]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d100      	bne.n	800ce00 <USB_EPStartXfer+0xcfc>
 800cdfe:	e170      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
				{
					/* update last value to check if there is blocking state */
					wEPVal = (uint16_t) PCD_GET_ENDPOINT(USBx, ep->num);
 800ce00:	687a      	ldr	r2, [r7, #4]
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	781b      	ldrb	r3, [r3, #0]
 800ce06:	009b      	lsls	r3, r3, #2
 800ce08:	18d3      	adds	r3, r2, r3
 800ce0a:	681a      	ldr	r2, [r3, #0]
 800ce0c:	2126      	movs	r1, #38	@ 0x26
 800ce0e:	187b      	adds	r3, r7, r1
 800ce10:	801a      	strh	r2, [r3, #0]

					/*Blocking State */
					if ((((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ce12:	187b      	adds	r3, r7, r1
 800ce14:	881a      	ldrh	r2, [r3, #0]
 800ce16:	2380      	movs	r3, #128	@ 0x80
 800ce18:	01db      	lsls	r3, r3, #7
 800ce1a:	4013      	ands	r3, r2
 800ce1c:	d004      	beq.n	800ce28 <USB_EPStartXfer+0xd24>
							&& ((wEPVal & USB_EP_DTOG_TX) != 0U))
 800ce1e:	187b      	adds	r3, r7, r1
 800ce20:	881b      	ldrh	r3, [r3, #0]
 800ce22:	2240      	movs	r2, #64	@ 0x40
 800ce24:	4013      	ands	r3, r2
 800ce26:	d10d      	bne.n	800ce44 <USB_EPStartXfer+0xd40>
							|| (((wEPVal & USB_EP_DTOG_RX) == 0U)
 800ce28:	2126      	movs	r1, #38	@ 0x26
 800ce2a:	187b      	adds	r3, r7, r1
 800ce2c:	881a      	ldrh	r2, [r3, #0]
 800ce2e:	2380      	movs	r3, #128	@ 0x80
 800ce30:	01db      	lsls	r3, r3, #7
 800ce32:	4013      	ands	r3, r2
 800ce34:	d000      	beq.n	800ce38 <USB_EPStartXfer+0xd34>
 800ce36:	e154      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
									&& ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ce38:	187b      	adds	r3, r7, r1
 800ce3a:	881b      	ldrh	r3, [r3, #0]
 800ce3c:	2240      	movs	r2, #64	@ 0x40
 800ce3e:	4013      	ands	r3, r2
 800ce40:	d000      	beq.n	800ce44 <USB_EPStartXfer+0xd40>
 800ce42:	e14e      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
					{
						PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800ce44:	687a      	ldr	r2, [r7, #4]
 800ce46:	683b      	ldr	r3, [r7, #0]
 800ce48:	781b      	ldrb	r3, [r3, #0]
 800ce4a:	009b      	lsls	r3, r3, #2
 800ce4c:	18d3      	adds	r3, r2, r3
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	4a11      	ldr	r2, [pc, #68]	@ (800ce98 <USB_EPStartXfer+0xd94>)
 800ce52:	4013      	ands	r3, r2
 800ce54:	623b      	str	r3, [r7, #32]
 800ce56:	687a      	ldr	r2, [r7, #4]
 800ce58:	683b      	ldr	r3, [r7, #0]
 800ce5a:	781b      	ldrb	r3, [r3, #0]
 800ce5c:	009b      	lsls	r3, r3, #2
 800ce5e:	18d3      	adds	r3, r2, r3
 800ce60:	6a3a      	ldr	r2, [r7, #32]
 800ce62:	490e      	ldr	r1, [pc, #56]	@ (800ce9c <USB_EPStartXfer+0xd98>)
 800ce64:	430a      	orrs	r2, r1
 800ce66:	601a      	str	r2, [r3, #0]
 800ce68:	e13b      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
					}
				}
			}
			/* iso out double */
			else if (ep->type == EP_TYPE_ISOC)
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	78db      	ldrb	r3, [r3, #3]
 800ce6e:	2b01      	cmp	r3, #1
 800ce70:	d000      	beq.n	800ce74 <USB_EPStartXfer+0xd70>
 800ce72:	e134      	b.n	800d0de <USB_EPStartXfer+0xfda>
			{
				/* Multi packet transfer */
				if (ep->xfer_len > ep->maxpacket)
 800ce74:	683b      	ldr	r3, [r7, #0]
 800ce76:	699a      	ldr	r2, [r3, #24]
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	691b      	ldr	r3, [r3, #16]
 800ce7c:	429a      	cmp	r2, r3
 800ce7e:	d90f      	bls.n	800cea0 <USB_EPStartXfer+0xd9c>
				{
					len = ep->maxpacket;
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	691b      	ldr	r3, [r3, #16]
 800ce84:	657b      	str	r3, [r7, #84]	@ 0x54
					ep->xfer_len -= len;
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	699a      	ldr	r2, [r3, #24]
 800ce8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce8c:	1ad2      	subs	r2, r2, r3
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	619a      	str	r2, [r3, #24]
 800ce92:	e00b      	b.n	800ceac <USB_EPStartXfer+0xda8>
 800ce94:	40009800 	.word	0x40009800
 800ce98:	07ff8f8f 	.word	0x07ff8f8f
 800ce9c:	000080c0 	.word	0x000080c0
				}
				else
				{
					len = ep->xfer_len;
 800cea0:	683b      	ldr	r3, [r7, #0]
 800cea2:	699b      	ldr	r3, [r3, #24]
 800cea4:	657b      	str	r3, [r7, #84]	@ 0x54
					ep->xfer_len = 0U;
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	2200      	movs	r2, #0
 800ceaa:	619a      	str	r2, [r3, #24]
				}
				PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800ceac:	683b      	ldr	r3, [r7, #0]
 800ceae:	785b      	ldrb	r3, [r3, #1]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d162      	bne.n	800cf7a <USB_EPStartXfer+0xe76>
 800ceb4:	683b      	ldr	r3, [r7, #0]
 800ceb6:	781b      	ldrb	r3, [r3, #0]
 800ceb8:	00db      	lsls	r3, r3, #3
 800ceba:	4a9a      	ldr	r2, [pc, #616]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cebc:	4694      	mov	ip, r2
 800cebe:	4463      	add	r3, ip
 800cec0:	681a      	ldr	r2, [r3, #0]
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	781b      	ldrb	r3, [r3, #0]
 800cec6:	00db      	lsls	r3, r3, #3
 800cec8:	4996      	ldr	r1, [pc, #600]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800ceca:	468c      	mov	ip, r1
 800cecc:	4463      	add	r3, ip
 800cece:	0192      	lsls	r2, r2, #6
 800ced0:	0992      	lsrs	r2, r2, #6
 800ced2:	601a      	str	r2, [r3, #0]
 800ced4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ced6:	2b3e      	cmp	r3, #62	@ 0x3e
 800ced8:	d91e      	bls.n	800cf18 <USB_EPStartXfer+0xe14>
 800ceda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cedc:	095b      	lsrs	r3, r3, #5
 800cede:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cee0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cee2:	221f      	movs	r2, #31
 800cee4:	4013      	ands	r3, r2
 800cee6:	d102      	bne.n	800ceee <USB_EPStartXfer+0xdea>
 800cee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceea:	3b01      	subs	r3, #1
 800ceec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	781b      	ldrb	r3, [r3, #0]
 800cef2:	00db      	lsls	r3, r3, #3
 800cef4:	4a8b      	ldr	r2, [pc, #556]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cef6:	4694      	mov	ip, r2
 800cef8:	4463      	add	r3, ip
 800cefa:	681a      	ldr	r2, [r3, #0]
 800cefc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cefe:	069b      	lsls	r3, r3, #26
 800cf00:	431a      	orrs	r2, r3
 800cf02:	683b      	ldr	r3, [r7, #0]
 800cf04:	781b      	ldrb	r3, [r3, #0]
 800cf06:	00db      	lsls	r3, r3, #3
 800cf08:	4986      	ldr	r1, [pc, #536]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cf0a:	468c      	mov	ip, r1
 800cf0c:	4463      	add	r3, ip
 800cf0e:	2180      	movs	r1, #128	@ 0x80
 800cf10:	0609      	lsls	r1, r1, #24
 800cf12:	430a      	orrs	r2, r1
 800cf14:	601a      	str	r2, [r3, #0]
 800cf16:	e055      	b.n	800cfc4 <USB_EPStartXfer+0xec0>
 800cf18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d111      	bne.n	800cf42 <USB_EPStartXfer+0xe3e>
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	781b      	ldrb	r3, [r3, #0]
 800cf22:	00db      	lsls	r3, r3, #3
 800cf24:	4a7f      	ldr	r2, [pc, #508]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cf26:	4694      	mov	ip, r2
 800cf28:	4463      	add	r3, ip
 800cf2a:	681a      	ldr	r2, [r3, #0]
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	781b      	ldrb	r3, [r3, #0]
 800cf30:	00db      	lsls	r3, r3, #3
 800cf32:	497c      	ldr	r1, [pc, #496]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cf34:	468c      	mov	ip, r1
 800cf36:	4463      	add	r3, ip
 800cf38:	2180      	movs	r1, #128	@ 0x80
 800cf3a:	0609      	lsls	r1, r1, #24
 800cf3c:	430a      	orrs	r2, r1
 800cf3e:	601a      	str	r2, [r3, #0]
 800cf40:	e040      	b.n	800cfc4 <USB_EPStartXfer+0xec0>
 800cf42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf44:	085b      	lsrs	r3, r3, #1
 800cf46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf4a:	2201      	movs	r2, #1
 800cf4c:	4013      	ands	r3, r2
 800cf4e:	d002      	beq.n	800cf56 <USB_EPStartXfer+0xe52>
 800cf50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf52:	3301      	adds	r3, #1
 800cf54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	781b      	ldrb	r3, [r3, #0]
 800cf5a:	00db      	lsls	r3, r3, #3
 800cf5c:	4a71      	ldr	r2, [pc, #452]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cf5e:	4694      	mov	ip, r2
 800cf60:	4463      	add	r3, ip
 800cf62:	6819      	ldr	r1, [r3, #0]
 800cf64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf66:	069a      	lsls	r2, r3, #26
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	781b      	ldrb	r3, [r3, #0]
 800cf6c:	00db      	lsls	r3, r3, #3
 800cf6e:	486d      	ldr	r0, [pc, #436]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cf70:	4684      	mov	ip, r0
 800cf72:	4463      	add	r3, ip
 800cf74:	430a      	orrs	r2, r1
 800cf76:	601a      	str	r2, [r3, #0]
 800cf78:	e024      	b.n	800cfc4 <USB_EPStartXfer+0xec0>
 800cf7a:	683b      	ldr	r3, [r7, #0]
 800cf7c:	785b      	ldrb	r3, [r3, #1]
 800cf7e:	2b01      	cmp	r3, #1
 800cf80:	d120      	bne.n	800cfc4 <USB_EPStartXfer+0xec0>
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	781b      	ldrb	r3, [r3, #0]
 800cf86:	00db      	lsls	r3, r3, #3
 800cf88:	4a66      	ldr	r2, [pc, #408]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cf8a:	4694      	mov	ip, r2
 800cf8c:	4463      	add	r3, ip
 800cf8e:	681a      	ldr	r2, [r3, #0]
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	781b      	ldrb	r3, [r3, #0]
 800cf94:	00db      	lsls	r3, r3, #3
 800cf96:	4963      	ldr	r1, [pc, #396]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cf98:	468c      	mov	ip, r1
 800cf9a:	4463      	add	r3, ip
 800cf9c:	0412      	lsls	r2, r2, #16
 800cf9e:	0c12      	lsrs	r2, r2, #16
 800cfa0:	601a      	str	r2, [r3, #0]
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	781b      	ldrb	r3, [r3, #0]
 800cfa6:	00db      	lsls	r3, r3, #3
 800cfa8:	4a5e      	ldr	r2, [pc, #376]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cfaa:	4694      	mov	ip, r2
 800cfac:	4463      	add	r3, ip
 800cfae:	6819      	ldr	r1, [r3, #0]
 800cfb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cfb2:	041a      	lsls	r2, r3, #16
 800cfb4:	683b      	ldr	r3, [r7, #0]
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	00db      	lsls	r3, r3, #3
 800cfba:	485a      	ldr	r0, [pc, #360]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cfbc:	4684      	mov	ip, r0
 800cfbe:	4463      	add	r3, ip
 800cfc0:	430a      	orrs	r2, r1
 800cfc2:	601a      	str	r2, [r3, #0]
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	785b      	ldrb	r3, [r3, #1]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d162      	bne.n	800d092 <USB_EPStartXfer+0xf8e>
 800cfcc:	683b      	ldr	r3, [r7, #0]
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	00db      	lsls	r3, r3, #3
 800cfd2:	4a54      	ldr	r2, [pc, #336]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cfd4:	4694      	mov	ip, r2
 800cfd6:	4463      	add	r3, ip
 800cfd8:	685a      	ldr	r2, [r3, #4]
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	781b      	ldrb	r3, [r3, #0]
 800cfde:	00db      	lsls	r3, r3, #3
 800cfe0:	4950      	ldr	r1, [pc, #320]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800cfe2:	468c      	mov	ip, r1
 800cfe4:	4463      	add	r3, ip
 800cfe6:	0192      	lsls	r2, r2, #6
 800cfe8:	0992      	lsrs	r2, r2, #6
 800cfea:	605a      	str	r2, [r3, #4]
 800cfec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cfee:	2b3e      	cmp	r3, #62	@ 0x3e
 800cff0:	d91e      	bls.n	800d030 <USB_EPStartXfer+0xf2c>
 800cff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cff4:	095b      	lsrs	r3, r3, #5
 800cff6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cff8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cffa:	221f      	movs	r2, #31
 800cffc:	4013      	ands	r3, r2
 800cffe:	d102      	bne.n	800d006 <USB_EPStartXfer+0xf02>
 800d000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d002:	3b01      	subs	r3, #1
 800d004:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d006:	683b      	ldr	r3, [r7, #0]
 800d008:	781b      	ldrb	r3, [r3, #0]
 800d00a:	00db      	lsls	r3, r3, #3
 800d00c:	4a45      	ldr	r2, [pc, #276]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800d00e:	4694      	mov	ip, r2
 800d010:	4463      	add	r3, ip
 800d012:	685a      	ldr	r2, [r3, #4]
 800d014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d016:	069b      	lsls	r3, r3, #26
 800d018:	431a      	orrs	r2, r3
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	781b      	ldrb	r3, [r3, #0]
 800d01e:	00db      	lsls	r3, r3, #3
 800d020:	4940      	ldr	r1, [pc, #256]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800d022:	468c      	mov	ip, r1
 800d024:	4463      	add	r3, ip
 800d026:	2180      	movs	r1, #128	@ 0x80
 800d028:	0609      	lsls	r1, r1, #24
 800d02a:	430a      	orrs	r2, r1
 800d02c:	605a      	str	r2, [r3, #4]
 800d02e:	e058      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
 800d030:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d032:	2b00      	cmp	r3, #0
 800d034:	d111      	bne.n	800d05a <USB_EPStartXfer+0xf56>
 800d036:	683b      	ldr	r3, [r7, #0]
 800d038:	781b      	ldrb	r3, [r3, #0]
 800d03a:	00db      	lsls	r3, r3, #3
 800d03c:	4a39      	ldr	r2, [pc, #228]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800d03e:	4694      	mov	ip, r2
 800d040:	4463      	add	r3, ip
 800d042:	685a      	ldr	r2, [r3, #4]
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	781b      	ldrb	r3, [r3, #0]
 800d048:	00db      	lsls	r3, r3, #3
 800d04a:	4936      	ldr	r1, [pc, #216]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800d04c:	468c      	mov	ip, r1
 800d04e:	4463      	add	r3, ip
 800d050:	2180      	movs	r1, #128	@ 0x80
 800d052:	0609      	lsls	r1, r1, #24
 800d054:	430a      	orrs	r2, r1
 800d056:	605a      	str	r2, [r3, #4]
 800d058:	e043      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
 800d05a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d05c:	085b      	lsrs	r3, r3, #1
 800d05e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d060:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d062:	2201      	movs	r2, #1
 800d064:	4013      	ands	r3, r2
 800d066:	d002      	beq.n	800d06e <USB_EPStartXfer+0xf6a>
 800d068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d06a:	3301      	adds	r3, #1
 800d06c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	781b      	ldrb	r3, [r3, #0]
 800d072:	00db      	lsls	r3, r3, #3
 800d074:	4a2b      	ldr	r2, [pc, #172]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800d076:	4694      	mov	ip, r2
 800d078:	4463      	add	r3, ip
 800d07a:	6859      	ldr	r1, [r3, #4]
 800d07c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d07e:	069a      	lsls	r2, r3, #26
 800d080:	683b      	ldr	r3, [r7, #0]
 800d082:	781b      	ldrb	r3, [r3, #0]
 800d084:	00db      	lsls	r3, r3, #3
 800d086:	4827      	ldr	r0, [pc, #156]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800d088:	4684      	mov	ip, r0
 800d08a:	4463      	add	r3, ip
 800d08c:	430a      	orrs	r2, r1
 800d08e:	605a      	str	r2, [r3, #4]
 800d090:	e027      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
 800d092:	683b      	ldr	r3, [r7, #0]
 800d094:	785b      	ldrb	r3, [r3, #1]
 800d096:	2b01      	cmp	r3, #1
 800d098:	d123      	bne.n	800d0e2 <USB_EPStartXfer+0xfde>
 800d09a:	683b      	ldr	r3, [r7, #0]
 800d09c:	781b      	ldrb	r3, [r3, #0]
 800d09e:	00db      	lsls	r3, r3, #3
 800d0a0:	4a20      	ldr	r2, [pc, #128]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800d0a2:	4694      	mov	ip, r2
 800d0a4:	4463      	add	r3, ip
 800d0a6:	685a      	ldr	r2, [r3, #4]
 800d0a8:	683b      	ldr	r3, [r7, #0]
 800d0aa:	781b      	ldrb	r3, [r3, #0]
 800d0ac:	00db      	lsls	r3, r3, #3
 800d0ae:	491d      	ldr	r1, [pc, #116]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800d0b0:	468c      	mov	ip, r1
 800d0b2:	4463      	add	r3, ip
 800d0b4:	0412      	lsls	r2, r2, #16
 800d0b6:	0c12      	lsrs	r2, r2, #16
 800d0b8:	605a      	str	r2, [r3, #4]
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	781b      	ldrb	r3, [r3, #0]
 800d0be:	00db      	lsls	r3, r3, #3
 800d0c0:	4a18      	ldr	r2, [pc, #96]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800d0c2:	4694      	mov	ip, r2
 800d0c4:	4463      	add	r3, ip
 800d0c6:	6859      	ldr	r1, [r3, #4]
 800d0c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d0ca:	041a      	lsls	r2, r3, #16
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	781b      	ldrb	r3, [r3, #0]
 800d0d0:	00db      	lsls	r3, r3, #3
 800d0d2:	4814      	ldr	r0, [pc, #80]	@ (800d124 <USB_EPStartXfer+0x1020>)
 800d0d4:	4684      	mov	ip, r0
 800d0d6:	4463      	add	r3, ip
 800d0d8:	430a      	orrs	r2, r1
 800d0da:	605a      	str	r2, [r3, #4]
 800d0dc:	e001      	b.n	800d0e2 <USB_EPStartXfer+0xfde>
			}
			else
			{
				return HAL_ERROR;
 800d0de:	2301      	movs	r3, #1
 800d0e0:	e01c      	b.n	800d11c <USB_EPStartXfer+0x1018>
			}
		}
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

		PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID)
 800d0e2:	687a      	ldr	r2, [r7, #4]
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	781b      	ldrb	r3, [r3, #0]
 800d0e8:	009b      	lsls	r3, r3, #2
 800d0ea:	18d3      	adds	r3, r2, r3
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	4a0e      	ldr	r2, [pc, #56]	@ (800d128 <USB_EPStartXfer+0x1024>)
 800d0f0:	4013      	ands	r3, r2
 800d0f2:	61fb      	str	r3, [r7, #28]
 800d0f4:	69fb      	ldr	r3, [r7, #28]
 800d0f6:	2280      	movs	r2, #128	@ 0x80
 800d0f8:	0152      	lsls	r2, r2, #5
 800d0fa:	4053      	eors	r3, r2
 800d0fc:	61fb      	str	r3, [r7, #28]
 800d0fe:	69fb      	ldr	r3, [r7, #28]
 800d100:	2280      	movs	r2, #128	@ 0x80
 800d102:	0192      	lsls	r2, r2, #6
 800d104:	4053      	eors	r3, r2
 800d106:	61fb      	str	r3, [r7, #28]
 800d108:	687a      	ldr	r2, [r7, #4]
 800d10a:	683b      	ldr	r3, [r7, #0]
 800d10c:	781b      	ldrb	r3, [r3, #0]
 800d10e:	009b      	lsls	r3, r3, #2
 800d110:	18d3      	adds	r3, r2, r3
 800d112:	69fa      	ldr	r2, [r7, #28]
 800d114:	4905      	ldr	r1, [pc, #20]	@ (800d12c <USB_EPStartXfer+0x1028>)
 800d116:	430a      	orrs	r2, r1
 800d118:	601a      	str	r2, [r3, #0]
		;
	}

	return HAL_OK;
 800d11a:	2300      	movs	r3, #0
}
 800d11c:	0018      	movs	r0, r3
 800d11e:	46bd      	mov	sp, r7
 800d120:	b017      	add	sp, #92	@ 0x5c
 800d122:	bd90      	pop	{r4, r7, pc}
 800d124:	40009800 	.word	0x40009800
 800d128:	07ffbf8f 	.word	0x07ffbf8f
 800d12c:	00008080 	.word	0x00008080

0800d130 <USB_EPSetStall>:
 * @param  USBx Selected device
 * @param  ep pointer to endpoint structure
 * @retval HAL status
 */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b084      	sub	sp, #16
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
 800d138:	6039      	str	r1, [r7, #0]
	if (ep->is_in != 0U)
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	785b      	ldrb	r3, [r3, #1]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d016      	beq.n	800d170 <USB_EPSetStall+0x40>
	{
		PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL)
 800d142:	687a      	ldr	r2, [r7, #4]
 800d144:	683b      	ldr	r3, [r7, #0]
 800d146:	781b      	ldrb	r3, [r3, #0]
 800d148:	009b      	lsls	r3, r3, #2
 800d14a:	18d3      	adds	r3, r2, r3
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	4a16      	ldr	r2, [pc, #88]	@ (800d1a8 <USB_EPSetStall+0x78>)
 800d150:	4013      	ands	r3, r2
 800d152:	60bb      	str	r3, [r7, #8]
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	2210      	movs	r2, #16
 800d158:	4053      	eors	r3, r2
 800d15a:	60bb      	str	r3, [r7, #8]
 800d15c:	687a      	ldr	r2, [r7, #4]
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	781b      	ldrb	r3, [r3, #0]
 800d162:	009b      	lsls	r3, r3, #2
 800d164:	18d3      	adds	r3, r2, r3
 800d166:	68ba      	ldr	r2, [r7, #8]
 800d168:	4910      	ldr	r1, [pc, #64]	@ (800d1ac <USB_EPSetStall+0x7c>)
 800d16a:	430a      	orrs	r2, r1
 800d16c:	601a      	str	r2, [r3, #0]
 800d16e:	e016      	b.n	800d19e <USB_EPSetStall+0x6e>
		;
	}
	else
	{
		PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL)
 800d170:	687a      	ldr	r2, [r7, #4]
 800d172:	683b      	ldr	r3, [r7, #0]
 800d174:	781b      	ldrb	r3, [r3, #0]
 800d176:	009b      	lsls	r3, r3, #2
 800d178:	18d3      	adds	r3, r2, r3
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	4a0c      	ldr	r2, [pc, #48]	@ (800d1b0 <USB_EPSetStall+0x80>)
 800d17e:	4013      	ands	r3, r2
 800d180:	60fb      	str	r3, [r7, #12]
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	2280      	movs	r2, #128	@ 0x80
 800d186:	0152      	lsls	r2, r2, #5
 800d188:	4053      	eors	r3, r2
 800d18a:	60fb      	str	r3, [r7, #12]
 800d18c:	687a      	ldr	r2, [r7, #4]
 800d18e:	683b      	ldr	r3, [r7, #0]
 800d190:	781b      	ldrb	r3, [r3, #0]
 800d192:	009b      	lsls	r3, r3, #2
 800d194:	18d3      	adds	r3, r2, r3
 800d196:	68fa      	ldr	r2, [r7, #12]
 800d198:	4904      	ldr	r1, [pc, #16]	@ (800d1ac <USB_EPSetStall+0x7c>)
 800d19a:	430a      	orrs	r2, r1
 800d19c:	601a      	str	r2, [r3, #0]
		;
	}

	return HAL_OK;
 800d19e:	2300      	movs	r3, #0
}
 800d1a0:	0018      	movs	r0, r3
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	b004      	add	sp, #16
 800d1a6:	bd80      	pop	{r7, pc}
 800d1a8:	07ff8fbf 	.word	0x07ff8fbf
 800d1ac:	00008080 	.word	0x00008080
 800d1b0:	07ffbf8f 	.word	0x07ffbf8f

0800d1b4 <USB_EPClearStall>:
 * @param  USBx Selected device
 * @param  ep pointer to endpoint structure
 * @retval HAL status
 */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b088      	sub	sp, #32
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	6078      	str	r0, [r7, #4]
 800d1bc:	6039      	str	r1, [r7, #0]
	if (ep->doublebuffer == 0U)
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	7b1b      	ldrb	r3, [r3, #12]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d000      	beq.n	800d1c8 <USB_EPClearStall+0x14>
 800d1c6:	e075      	b.n	800d2b4 <USB_EPClearStall+0x100>
	{
		if (ep->is_in != 0U)
 800d1c8:	683b      	ldr	r3, [r7, #0]
 800d1ca:	785b      	ldrb	r3, [r3, #1]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d037      	beq.n	800d240 <USB_EPClearStall+0x8c>
		{
			PCD_CLEAR_TX_DTOG(USBx, ep->num)
 800d1d0:	687a      	ldr	r2, [r7, #4]
 800d1d2:	683b      	ldr	r3, [r7, #0]
 800d1d4:	781b      	ldrb	r3, [r3, #0]
 800d1d6:	009b      	lsls	r3, r3, #2
 800d1d8:	18d3      	adds	r3, r2, r3
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	613b      	str	r3, [r7, #16]
 800d1de:	693b      	ldr	r3, [r7, #16]
 800d1e0:	2240      	movs	r2, #64	@ 0x40
 800d1e2:	4013      	ands	r3, r2
 800d1e4:	d011      	beq.n	800d20a <USB_EPClearStall+0x56>
 800d1e6:	687a      	ldr	r2, [r7, #4]
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	781b      	ldrb	r3, [r3, #0]
 800d1ec:	009b      	lsls	r3, r3, #2
 800d1ee:	18d3      	adds	r3, r2, r3
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	4a33      	ldr	r2, [pc, #204]	@ (800d2c0 <USB_EPClearStall+0x10c>)
 800d1f4:	4013      	ands	r3, r2
 800d1f6:	60fb      	str	r3, [r7, #12]
 800d1f8:	687a      	ldr	r2, [r7, #4]
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	781b      	ldrb	r3, [r3, #0]
 800d1fe:	009b      	lsls	r3, r3, #2
 800d200:	18d3      	adds	r3, r2, r3
 800d202:	68fa      	ldr	r2, [r7, #12]
 800d204:	492f      	ldr	r1, [pc, #188]	@ (800d2c4 <USB_EPClearStall+0x110>)
 800d206:	430a      	orrs	r2, r1
 800d208:	601a      	str	r2, [r3, #0]
			;

			if (ep->type != EP_TYPE_ISOC)
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	78db      	ldrb	r3, [r3, #3]
 800d20e:	2b01      	cmp	r3, #1
 800d210:	d050      	beq.n	800d2b4 <USB_EPClearStall+0x100>
			{
				/* Configure NAK status for the Endpoint */
				PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK)
 800d212:	687a      	ldr	r2, [r7, #4]
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	781b      	ldrb	r3, [r3, #0]
 800d218:	009b      	lsls	r3, r3, #2
 800d21a:	18d3      	adds	r3, r2, r3
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	4a2a      	ldr	r2, [pc, #168]	@ (800d2c8 <USB_EPClearStall+0x114>)
 800d220:	4013      	ands	r3, r2
 800d222:	60bb      	str	r3, [r7, #8]
 800d224:	68bb      	ldr	r3, [r7, #8]
 800d226:	2220      	movs	r2, #32
 800d228:	4053      	eors	r3, r2
 800d22a:	60bb      	str	r3, [r7, #8]
 800d22c:	687a      	ldr	r2, [r7, #4]
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	781b      	ldrb	r3, [r3, #0]
 800d232:	009b      	lsls	r3, r3, #2
 800d234:	18d3      	adds	r3, r2, r3
 800d236:	68ba      	ldr	r2, [r7, #8]
 800d238:	4924      	ldr	r1, [pc, #144]	@ (800d2cc <USB_EPClearStall+0x118>)
 800d23a:	430a      	orrs	r2, r1
 800d23c:	601a      	str	r2, [r3, #0]
 800d23e:	e039      	b.n	800d2b4 <USB_EPClearStall+0x100>
				;
			}
		}
		else
		{
			PCD_CLEAR_RX_DTOG(USBx, ep->num)
 800d240:	687a      	ldr	r2, [r7, #4]
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	781b      	ldrb	r3, [r3, #0]
 800d246:	009b      	lsls	r3, r3, #2
 800d248:	18d3      	adds	r3, r2, r3
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	61fb      	str	r3, [r7, #28]
 800d24e:	69fa      	ldr	r2, [r7, #28]
 800d250:	2380      	movs	r3, #128	@ 0x80
 800d252:	01db      	lsls	r3, r3, #7
 800d254:	4013      	ands	r3, r2
 800d256:	d011      	beq.n	800d27c <USB_EPClearStall+0xc8>
 800d258:	687a      	ldr	r2, [r7, #4]
 800d25a:	683b      	ldr	r3, [r7, #0]
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	009b      	lsls	r3, r3, #2
 800d260:	18d3      	adds	r3, r2, r3
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	4a16      	ldr	r2, [pc, #88]	@ (800d2c0 <USB_EPClearStall+0x10c>)
 800d266:	4013      	ands	r3, r2
 800d268:	61bb      	str	r3, [r7, #24]
 800d26a:	687a      	ldr	r2, [r7, #4]
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	781b      	ldrb	r3, [r3, #0]
 800d270:	009b      	lsls	r3, r3, #2
 800d272:	18d3      	adds	r3, r2, r3
 800d274:	69ba      	ldr	r2, [r7, #24]
 800d276:	4916      	ldr	r1, [pc, #88]	@ (800d2d0 <USB_EPClearStall+0x11c>)
 800d278:	430a      	orrs	r2, r1
 800d27a:	601a      	str	r2, [r3, #0]
			;

			/* Configure VALID status for the Endpoint */
			PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID)
 800d27c:	687a      	ldr	r2, [r7, #4]
 800d27e:	683b      	ldr	r3, [r7, #0]
 800d280:	781b      	ldrb	r3, [r3, #0]
 800d282:	009b      	lsls	r3, r3, #2
 800d284:	18d3      	adds	r3, r2, r3
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	4a12      	ldr	r2, [pc, #72]	@ (800d2d4 <USB_EPClearStall+0x120>)
 800d28a:	4013      	ands	r3, r2
 800d28c:	617b      	str	r3, [r7, #20]
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	2280      	movs	r2, #128	@ 0x80
 800d292:	0152      	lsls	r2, r2, #5
 800d294:	4053      	eors	r3, r2
 800d296:	617b      	str	r3, [r7, #20]
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	2280      	movs	r2, #128	@ 0x80
 800d29c:	0192      	lsls	r2, r2, #6
 800d29e:	4053      	eors	r3, r2
 800d2a0:	617b      	str	r3, [r7, #20]
 800d2a2:	687a      	ldr	r2, [r7, #4]
 800d2a4:	683b      	ldr	r3, [r7, #0]
 800d2a6:	781b      	ldrb	r3, [r3, #0]
 800d2a8:	009b      	lsls	r3, r3, #2
 800d2aa:	18d3      	adds	r3, r2, r3
 800d2ac:	697a      	ldr	r2, [r7, #20]
 800d2ae:	4907      	ldr	r1, [pc, #28]	@ (800d2cc <USB_EPClearStall+0x118>)
 800d2b0:	430a      	orrs	r2, r1
 800d2b2:	601a      	str	r2, [r3, #0]
			;
		}
	}

	return HAL_OK;
 800d2b4:	2300      	movs	r3, #0
}
 800d2b6:	0018      	movs	r0, r3
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	b008      	add	sp, #32
 800d2bc:	bd80      	pop	{r7, pc}
 800d2be:	46c0      	nop			@ (mov r8, r8)
 800d2c0:	07ff8f8f 	.word	0x07ff8f8f
 800d2c4:	000080c0 	.word	0x000080c0
 800d2c8:	07ff8fbf 	.word	0x07ff8fbf
 800d2cc:	00008080 	.word	0x00008080
 800d2d0:	0000c080 	.word	0x0000c080
 800d2d4:	07ffbf8f 	.word	0x07ffbf8f

0800d2d8 <USB_SetDevAddress>:
 * @param  address new device address to be assigned
 *          This parameter can be a value from 0 to 255
 * @retval HAL status
 */
HAL_StatusTypeDef USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b082      	sub	sp, #8
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
 800d2e0:	000a      	movs	r2, r1
 800d2e2:	1cfb      	adds	r3, r7, #3
 800d2e4:	701a      	strb	r2, [r3, #0]
	if (address == 0U)
 800d2e6:	1cfb      	adds	r3, r7, #3
 800d2e8:	781b      	ldrb	r3, [r3, #0]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d102      	bne.n	800d2f4 <USB_SetDevAddress+0x1c>
	{
		/* set device address and enable function */
		USBx->DADDR = USB_DADDR_EF;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2280      	movs	r2, #128	@ 0x80
 800d2f2:	64da      	str	r2, [r3, #76]	@ 0x4c
	}

	return HAL_OK;
 800d2f4:	2300      	movs	r3, #0
}
 800d2f6:	0018      	movs	r0, r3
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	b002      	add	sp, #8
 800d2fc:	bd80      	pop	{r7, pc}

0800d2fe <USB_DevConnect>:
 * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
 * @param  USBx Selected device
 * @retval HAL status
 */
HAL_StatusTypeDef USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 800d2fe:	b580      	push	{r7, lr}
 800d300:	b082      	sub	sp, #8
 800d302:	af00      	add	r7, sp, #0
 800d304:	6078      	str	r0, [r7, #4]
	/* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
	USBx->BCDR |= USB_BCDR_DPPU;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d30a:	2280      	movs	r2, #128	@ 0x80
 800d30c:	0212      	lsls	r2, r2, #8
 800d30e:	431a      	orrs	r2, r3
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	659a      	str	r2, [r3, #88]	@ 0x58

	return HAL_OK;
 800d314:	2300      	movs	r3, #0
}
 800d316:	0018      	movs	r0, r3
 800d318:	46bd      	mov	sp, r7
 800d31a:	b002      	add	sp, #8
 800d31c:	bd80      	pop	{r7, pc}

0800d31e <USB_ReadInterrupts>:
 * @brief  USB_ReadInterrupts return the global USB interrupt status
 * @param  USBx Selected device
 * @retval USB Global Interrupt status
 */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 800d31e:	b580      	push	{r7, lr}
 800d320:	b084      	sub	sp, #16
 800d322:	af00      	add	r7, sp, #0
 800d324:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg;

	tmpreg = USBx->ISTR;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d32a:	60fb      	str	r3, [r7, #12]
	return tmpreg;
 800d32c:	68fb      	ldr	r3, [r7, #12]
}
 800d32e:	0018      	movs	r0, r3
 800d330:	46bd      	mov	sp, r7
 800d332:	b004      	add	sp, #16
 800d334:	bd80      	pop	{r7, pc}
	...

0800d338 <USB_WritePMA>:
 * @param   wNBytes no. of bytes to be copied.
 * @retval None
 */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf,
		uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d338:	b580      	push	{r7, lr}
 800d33a:	b08a      	sub	sp, #40	@ 0x28
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	60f8      	str	r0, [r7, #12]
 800d340:	60b9      	str	r1, [r7, #8]
 800d342:	0019      	movs	r1, r3
 800d344:	1dbb      	adds	r3, r7, #6
 800d346:	801a      	strh	r2, [r3, #0]
 800d348:	1d3b      	adds	r3, r7, #4
 800d34a:	1c0a      	adds	r2, r1, #0
 800d34c:	801a      	strh	r2, [r3, #0]
	UNUSED(USBx);
	uint32_t WrVal;
	uint32_t count;
	__IO uint32_t *pdwVal;
	uint32_t NbWords = ((uint32_t) wNBytes + 3U) >> 2U;
 800d34e:	1d3b      	adds	r3, r7, #4
 800d350:	881b      	ldrh	r3, [r3, #0]
 800d352:	3303      	adds	r3, #3
 800d354:	089b      	lsrs	r3, r3, #2
 800d356:	61bb      	str	r3, [r7, #24]
	/* Due to the PMA access 32bit only so the last non word data should be processed alone */
	uint16_t remaining_bytes = wNBytes % 4U;
 800d358:	2016      	movs	r0, #22
 800d35a:	183b      	adds	r3, r7, r0
 800d35c:	1d3a      	adds	r2, r7, #4
 800d35e:	8812      	ldrh	r2, [r2, #0]
 800d360:	2103      	movs	r1, #3
 800d362:	400a      	ands	r2, r1
 800d364:	801a      	strh	r2, [r3, #0]
	uint8_t *pBuf = pbUsrBuf;
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	613b      	str	r3, [r7, #16]

	/* Check if there is a remaining byte */
	if (remaining_bytes != 0U)
 800d36a:	183b      	adds	r3, r7, r0
 800d36c:	881b      	ldrh	r3, [r3, #0]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d002      	beq.n	800d378 <USB_WritePMA+0x40>
	{
		NbWords--;
 800d372:	69bb      	ldr	r3, [r7, #24]
 800d374:	3b01      	subs	r3, #1
 800d376:	61bb      	str	r3, [r7, #24]
	}

	/* Get the PMA Buffer pointer */
	pdwVal = (__IO uint32_t*) (USB_DRD_PMAADDR + (uint32_t) wPMABufAddr);
 800d378:	1dbb      	adds	r3, r7, #6
 800d37a:	881b      	ldrh	r3, [r3, #0]
 800d37c:	4a28      	ldr	r2, [pc, #160]	@ (800d420 <USB_WritePMA+0xe8>)
 800d37e:	4694      	mov	ip, r2
 800d380:	4463      	add	r3, ip
 800d382:	61fb      	str	r3, [r7, #28]

	/* Write the Calculated Word into the PMA related Buffer */
	for (count = NbWords; count != 0U; count--)
 800d384:	69bb      	ldr	r3, [r7, #24]
 800d386:	623b      	str	r3, [r7, #32]
 800d388:	e01f      	b.n	800d3ca <USB_WritePMA+0x92>
	{
		*pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800d38a:	693b      	ldr	r3, [r7, #16]
 800d38c:	781a      	ldrb	r2, [r3, #0]
 800d38e:	7859      	ldrb	r1, [r3, #1]
 800d390:	0209      	lsls	r1, r1, #8
 800d392:	430a      	orrs	r2, r1
 800d394:	7899      	ldrb	r1, [r3, #2]
 800d396:	0409      	lsls	r1, r1, #16
 800d398:	430a      	orrs	r2, r1
 800d39a:	78db      	ldrb	r3, [r3, #3]
 800d39c:	061b      	lsls	r3, r3, #24
 800d39e:	4313      	orrs	r3, r2
 800d3a0:	001a      	movs	r2, r3
 800d3a2:	69fb      	ldr	r3, [r7, #28]
 800d3a4:	601a      	str	r2, [r3, #0]
		pdwVal++;
 800d3a6:	69fb      	ldr	r3, [r7, #28]
 800d3a8:	3304      	adds	r3, #4
 800d3aa:	61fb      	str	r3, [r7, #28]
		/* Increment pBuf 4 Time as Word Increment */
		pBuf++;
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	613b      	str	r3, [r7, #16]
		pBuf++;
 800d3b2:	693b      	ldr	r3, [r7, #16]
 800d3b4:	3301      	adds	r3, #1
 800d3b6:	613b      	str	r3, [r7, #16]
		pBuf++;
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	3301      	adds	r3, #1
 800d3bc:	613b      	str	r3, [r7, #16]
		pBuf++;
 800d3be:	693b      	ldr	r3, [r7, #16]
 800d3c0:	3301      	adds	r3, #1
 800d3c2:	613b      	str	r3, [r7, #16]
	for (count = NbWords; count != 0U; count--)
 800d3c4:	6a3b      	ldr	r3, [r7, #32]
 800d3c6:	3b01      	subs	r3, #1
 800d3c8:	623b      	str	r3, [r7, #32]
 800d3ca:	6a3b      	ldr	r3, [r7, #32]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d1dc      	bne.n	800d38a <USB_WritePMA+0x52>
	}

	/* When Number of data is not word aligned, write the remaining Byte */
	if (remaining_bytes != 0U)
 800d3d0:	2316      	movs	r3, #22
 800d3d2:	18fb      	adds	r3, r7, r3
 800d3d4:	881b      	ldrh	r3, [r3, #0]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d01e      	beq.n	800d418 <USB_WritePMA+0xe0>
	{
		WrVal = 0U;
 800d3da:	2300      	movs	r3, #0
 800d3dc:	627b      	str	r3, [r7, #36]	@ 0x24

		do
		{
			WrVal |= (uint32_t) (*(uint8_t*) pBuf) << (8U * count);
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	781b      	ldrb	r3, [r3, #0]
 800d3e2:	001a      	movs	r2, r3
 800d3e4:	6a3b      	ldr	r3, [r7, #32]
 800d3e6:	00db      	lsls	r3, r3, #3
 800d3e8:	409a      	lsls	r2, r3
 800d3ea:	0013      	movs	r3, r2
 800d3ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d3ee:	4313      	orrs	r3, r2
 800d3f0:	627b      	str	r3, [r7, #36]	@ 0x24
			count++;
 800d3f2:	6a3b      	ldr	r3, [r7, #32]
 800d3f4:	3301      	adds	r3, #1
 800d3f6:	623b      	str	r3, [r7, #32]
			pBuf++;
 800d3f8:	693b      	ldr	r3, [r7, #16]
 800d3fa:	3301      	adds	r3, #1
 800d3fc:	613b      	str	r3, [r7, #16]
			remaining_bytes--;
 800d3fe:	2116      	movs	r1, #22
 800d400:	187b      	adds	r3, r7, r1
 800d402:	881a      	ldrh	r2, [r3, #0]
 800d404:	187b      	adds	r3, r7, r1
 800d406:	3a01      	subs	r2, #1
 800d408:	801a      	strh	r2, [r3, #0]
		} while (remaining_bytes != 0U);
 800d40a:	187b      	adds	r3, r7, r1
 800d40c:	881b      	ldrh	r3, [r3, #0]
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d1e5      	bne.n	800d3de <USB_WritePMA+0xa6>

		*pdwVal = WrVal;
 800d412:	69fb      	ldr	r3, [r7, #28]
 800d414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d416:	601a      	str	r2, [r3, #0]
	}
}
 800d418:	46c0      	nop			@ (mov r8, r8)
 800d41a:	46bd      	mov	sp, r7
 800d41c:	b00a      	add	sp, #40	@ 0x28
 800d41e:	bd80      	pop	{r7, pc}
 800d420:	40009800 	.word	0x40009800

0800d424 <USB_ReadPMA>:
 * @param   wNBytes no. of bytes to be copied.
 * @retval None
 */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf,
		uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d424:	b590      	push	{r4, r7, lr}
 800d426:	b08b      	sub	sp, #44	@ 0x2c
 800d428:	af00      	add	r7, sp, #0
 800d42a:	60f8      	str	r0, [r7, #12]
 800d42c:	60b9      	str	r1, [r7, #8]
 800d42e:	0019      	movs	r1, r3
 800d430:	1dbb      	adds	r3, r7, #6
 800d432:	801a      	strh	r2, [r3, #0]
 800d434:	1d3b      	adds	r3, r7, #4
 800d436:	1c0a      	adds	r2, r1, #0
 800d438:	801a      	strh	r2, [r3, #0]
	UNUSED(USBx);
	uint32_t count;
	uint32_t RdVal;
	__IO uint32_t *pdwVal;
	uint32_t NbWords = ((uint32_t) wNBytes + 3U) >> 2U;
 800d43a:	1d3b      	adds	r3, r7, #4
 800d43c:	881b      	ldrh	r3, [r3, #0]
 800d43e:	3303      	adds	r3, #3
 800d440:	089b      	lsrs	r3, r3, #2
 800d442:	61fb      	str	r3, [r7, #28]
	/*Due to the PMA access 32bit only so the last non word data should be processed alone */
	uint16_t remaining_bytes = wNBytes % 4U;
 800d444:	201a      	movs	r0, #26
 800d446:	183b      	adds	r3, r7, r0
 800d448:	1d3a      	adds	r2, r7, #4
 800d44a:	8812      	ldrh	r2, [r2, #0]
 800d44c:	2103      	movs	r1, #3
 800d44e:	400a      	ands	r2, r1
 800d450:	801a      	strh	r2, [r3, #0]
	uint8_t *pBuf = pbUsrBuf;
 800d452:	68bb      	ldr	r3, [r7, #8]
 800d454:	617b      	str	r3, [r7, #20]

	/* Get the PMA Buffer pointer */
	pdwVal = (__IO uint32_t*) (USB_DRD_PMAADDR + (uint32_t) wPMABufAddr);
 800d456:	1dbb      	adds	r3, r7, #6
 800d458:	881b      	ldrh	r3, [r3, #0]
 800d45a:	4a39      	ldr	r2, [pc, #228]	@ (800d540 <USB_ReadPMA+0x11c>)
 800d45c:	4694      	mov	ip, r2
 800d45e:	4463      	add	r3, ip
 800d460:	623b      	str	r3, [r7, #32]

	/* if nbre of byte is not word aligned decrement the nbre of word*/
	if (remaining_bytes != 0U)
 800d462:	183b      	adds	r3, r7, r0
 800d464:	881b      	ldrh	r3, [r3, #0]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d002      	beq.n	800d470 <USB_ReadPMA+0x4c>
	{
		NbWords--;
 800d46a:	69fb      	ldr	r3, [r7, #28]
 800d46c:	3b01      	subs	r3, #1
 800d46e:	61fb      	str	r3, [r7, #28]
	}

	/*Read the Calculated Word From the PMA related Buffer*/
	for (count = NbWords; count != 0U; count--)
 800d470:	69fb      	ldr	r3, [r7, #28]
 800d472:	627b      	str	r3, [r7, #36]	@ 0x24
 800d474:	e03c      	b.n	800d4f0 <USB_ReadPMA+0xcc>
	{
		__UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800d476:	6a3b      	ldr	r3, [r7, #32]
 800d478:	681a      	ldr	r2, [r3, #0]
 800d47a:	697b      	ldr	r3, [r7, #20]
 800d47c:	21ff      	movs	r1, #255	@ 0xff
 800d47e:	4011      	ands	r1, r2
 800d480:	000c      	movs	r4, r1
 800d482:	7819      	ldrb	r1, [r3, #0]
 800d484:	2000      	movs	r0, #0
 800d486:	4001      	ands	r1, r0
 800d488:	1c08      	adds	r0, r1, #0
 800d48a:	1c21      	adds	r1, r4, #0
 800d48c:	4301      	orrs	r1, r0
 800d48e:	7019      	strb	r1, [r3, #0]
 800d490:	0a11      	lsrs	r1, r2, #8
 800d492:	20ff      	movs	r0, #255	@ 0xff
 800d494:	4001      	ands	r1, r0
 800d496:	000c      	movs	r4, r1
 800d498:	7859      	ldrb	r1, [r3, #1]
 800d49a:	2000      	movs	r0, #0
 800d49c:	4001      	ands	r1, r0
 800d49e:	1c08      	adds	r0, r1, #0
 800d4a0:	1c21      	adds	r1, r4, #0
 800d4a2:	4301      	orrs	r1, r0
 800d4a4:	7059      	strb	r1, [r3, #1]
 800d4a6:	0c11      	lsrs	r1, r2, #16
 800d4a8:	20ff      	movs	r0, #255	@ 0xff
 800d4aa:	4001      	ands	r1, r0
 800d4ac:	000c      	movs	r4, r1
 800d4ae:	7899      	ldrb	r1, [r3, #2]
 800d4b0:	2000      	movs	r0, #0
 800d4b2:	4001      	ands	r1, r0
 800d4b4:	1c08      	adds	r0, r1, #0
 800d4b6:	1c21      	adds	r1, r4, #0
 800d4b8:	4301      	orrs	r1, r0
 800d4ba:	7099      	strb	r1, [r3, #2]
 800d4bc:	0e10      	lsrs	r0, r2, #24
 800d4be:	78da      	ldrb	r2, [r3, #3]
 800d4c0:	2100      	movs	r1, #0
 800d4c2:	400a      	ands	r2, r1
 800d4c4:	1c11      	adds	r1, r2, #0
 800d4c6:	1c02      	adds	r2, r0, #0
 800d4c8:	430a      	orrs	r2, r1
 800d4ca:	70da      	strb	r2, [r3, #3]

		pdwVal++;
 800d4cc:	6a3b      	ldr	r3, [r7, #32]
 800d4ce:	3304      	adds	r3, #4
 800d4d0:	623b      	str	r3, [r7, #32]
		pBuf++;
 800d4d2:	697b      	ldr	r3, [r7, #20]
 800d4d4:	3301      	adds	r3, #1
 800d4d6:	617b      	str	r3, [r7, #20]
		pBuf++;
 800d4d8:	697b      	ldr	r3, [r7, #20]
 800d4da:	3301      	adds	r3, #1
 800d4dc:	617b      	str	r3, [r7, #20]
		pBuf++;
 800d4de:	697b      	ldr	r3, [r7, #20]
 800d4e0:	3301      	adds	r3, #1
 800d4e2:	617b      	str	r3, [r7, #20]
		pBuf++;
 800d4e4:	697b      	ldr	r3, [r7, #20]
 800d4e6:	3301      	adds	r3, #1
 800d4e8:	617b      	str	r3, [r7, #20]
	for (count = NbWords; count != 0U; count--)
 800d4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ec:	3b01      	subs	r3, #1
 800d4ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d1bf      	bne.n	800d476 <USB_ReadPMA+0x52>
	}

	/*When Number of data is not word aligned, read the remaining byte*/
	if (remaining_bytes != 0U)
 800d4f6:	231a      	movs	r3, #26
 800d4f8:	18fb      	adds	r3, r7, r3
 800d4fa:	881b      	ldrh	r3, [r3, #0]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d01b      	beq.n	800d538 <USB_ReadPMA+0x114>
	{
		RdVal = *(__IO uint32_t*) pdwVal;
 800d500:	6a3b      	ldr	r3, [r7, #32]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	613b      	str	r3, [r7, #16]

		do
		{
			*(uint8_t*) pBuf = (uint8_t) (RdVal >> (8U * (uint8_t) (count)));
 800d506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d508:	b2db      	uxtb	r3, r3
 800d50a:	00db      	lsls	r3, r3, #3
 800d50c:	693a      	ldr	r2, [r7, #16]
 800d50e:	40da      	lsrs	r2, r3
 800d510:	0013      	movs	r3, r2
 800d512:	b2da      	uxtb	r2, r3
 800d514:	697b      	ldr	r3, [r7, #20]
 800d516:	701a      	strb	r2, [r3, #0]
			count++;
 800d518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d51a:	3301      	adds	r3, #1
 800d51c:	627b      	str	r3, [r7, #36]	@ 0x24
			pBuf++;
 800d51e:	697b      	ldr	r3, [r7, #20]
 800d520:	3301      	adds	r3, #1
 800d522:	617b      	str	r3, [r7, #20]
			remaining_bytes--;
 800d524:	211a      	movs	r1, #26
 800d526:	187b      	adds	r3, r7, r1
 800d528:	881a      	ldrh	r2, [r3, #0]
 800d52a:	187b      	adds	r3, r7, r1
 800d52c:	3a01      	subs	r2, #1
 800d52e:	801a      	strh	r2, [r3, #0]
		} while (remaining_bytes != 0U);
 800d530:	187b      	adds	r3, r7, r1
 800d532:	881b      	ldrh	r3, [r3, #0]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d1e6      	bne.n	800d506 <USB_ReadPMA+0xe2>
	}
}
 800d538:	46c0      	nop			@ (mov r8, r8)
 800d53a:	46bd      	mov	sp, r7
 800d53c:	b00b      	add	sp, #44	@ 0x2c
 800d53e:	bd90      	pop	{r4, r7, pc}
 800d540:	40009800 	.word	0x40009800

0800d544 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b084      	sub	sp, #16
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
 800d54c:	000a      	movs	r2, r1
 800d54e:	1cfb      	adds	r3, r7, #3
 800d550:	701a      	strb	r2, [r3, #0]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d552:	2387      	movs	r3, #135	@ 0x87
 800d554:	009b      	lsls	r3, r3, #2
 800d556:	0018      	movs	r0, r3
 800d558:	f002 ffc8 	bl	80104ec <USBD_static_malloc>
 800d55c:	0003      	movs	r3, r0
 800d55e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d10a      	bne.n	800d57c <USBD_CDC_Init+0x38>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d566:	687a      	ldr	r2, [r7, #4]
 800d568:	23b5      	movs	r3, #181	@ 0xb5
 800d56a:	009b      	lsls	r3, r3, #2
 800d56c:	58d2      	ldr	r2, [r2, r3]
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	32b0      	adds	r2, #176	@ 0xb0
 800d572:	0092      	lsls	r2, r2, #2
 800d574:	2100      	movs	r1, #0
 800d576:	50d1      	str	r1, [r2, r3]
    return (uint8_t)USBD_EMEM;
 800d578:	2302      	movs	r3, #2
 800d57a:	e0e9      	b.n	800d750 <USBD_CDC_Init+0x20c>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800d57c:	2387      	movs	r3, #135	@ 0x87
 800d57e:	009a      	lsls	r2, r3, #2
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	2100      	movs	r1, #0
 800d584:	0018      	movs	r0, r3
 800d586:	f003 fdaf 	bl	80110e8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800d58a:	687a      	ldr	r2, [r7, #4]
 800d58c:	23b5      	movs	r3, #181	@ 0xb5
 800d58e:	009b      	lsls	r3, r3, #2
 800d590:	58d2      	ldr	r2, [r2, r3]
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	32b0      	adds	r2, #176	@ 0xb0
 800d596:	0092      	lsls	r2, r2, #2
 800d598:	68f9      	ldr	r1, [r7, #12]
 800d59a:	50d1      	str	r1, [r2, r3]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800d59c:	687a      	ldr	r2, [r7, #4]
 800d59e:	23b5      	movs	r3, #181	@ 0xb5
 800d5a0:	009b      	lsls	r3, r3, #2
 800d5a2:	58d2      	ldr	r2, [r2, r3]
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	32b0      	adds	r2, #176	@ 0xb0
 800d5a8:	0092      	lsls	r2, r2, #2
 800d5aa:	58d1      	ldr	r1, [r2, r3]
 800d5ac:	687a      	ldr	r2, [r7, #4]
 800d5ae:	23af      	movs	r3, #175	@ 0xaf
 800d5b0:	009b      	lsls	r3, r3, #2
 800d5b2:	50d1      	str	r1, [r2, r3]
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	7c1b      	ldrb	r3, [r3, #16]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d13c      	bne.n	800d636 <USBD_CDC_Init+0xf2>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d5bc:	4b66      	ldr	r3, [pc, #408]	@ (800d758 <USBD_CDC_Init+0x214>)
 800d5be:	7819      	ldrb	r1, [r3, #0]
 800d5c0:	2380      	movs	r3, #128	@ 0x80
 800d5c2:	009b      	lsls	r3, r3, #2
 800d5c4:	6878      	ldr	r0, [r7, #4]
 800d5c6:	2202      	movs	r2, #2
 800d5c8:	f002 fdcd 	bl	8010166 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d5cc:	4b62      	ldr	r3, [pc, #392]	@ (800d758 <USBD_CDC_Init+0x214>)
 800d5ce:	781b      	ldrb	r3, [r3, #0]
 800d5d0:	001a      	movs	r2, r3
 800d5d2:	230f      	movs	r3, #15
 800d5d4:	401a      	ands	r2, r3
 800d5d6:	6879      	ldr	r1, [r7, #4]
 800d5d8:	0013      	movs	r3, r2
 800d5da:	009b      	lsls	r3, r3, #2
 800d5dc:	189b      	adds	r3, r3, r2
 800d5de:	009b      	lsls	r3, r3, #2
 800d5e0:	18cb      	adds	r3, r1, r3
 800d5e2:	3324      	adds	r3, #36	@ 0x24
 800d5e4:	2201      	movs	r2, #1
 800d5e6:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d5e8:	4b5c      	ldr	r3, [pc, #368]	@ (800d75c <USBD_CDC_Init+0x218>)
 800d5ea:	7819      	ldrb	r1, [r3, #0]
 800d5ec:	2380      	movs	r3, #128	@ 0x80
 800d5ee:	009b      	lsls	r3, r3, #2
 800d5f0:	6878      	ldr	r0, [r7, #4]
 800d5f2:	2202      	movs	r2, #2
 800d5f4:	f002 fdb7 	bl	8010166 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d5f8:	4b58      	ldr	r3, [pc, #352]	@ (800d75c <USBD_CDC_Init+0x218>)
 800d5fa:	781b      	ldrb	r3, [r3, #0]
 800d5fc:	001a      	movs	r2, r3
 800d5fe:	230f      	movs	r3, #15
 800d600:	401a      	ands	r2, r3
 800d602:	6878      	ldr	r0, [r7, #4]
 800d604:	23b2      	movs	r3, #178	@ 0xb2
 800d606:	0059      	lsls	r1, r3, #1
 800d608:	0013      	movs	r3, r2
 800d60a:	009b      	lsls	r3, r3, #2
 800d60c:	189b      	adds	r3, r3, r2
 800d60e:	009b      	lsls	r3, r3, #2
 800d610:	18c3      	adds	r3, r0, r3
 800d612:	185b      	adds	r3, r3, r1
 800d614:	2201      	movs	r2, #1
 800d616:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d618:	4b51      	ldr	r3, [pc, #324]	@ (800d760 <USBD_CDC_Init+0x21c>)
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	001a      	movs	r2, r3
 800d61e:	230f      	movs	r3, #15
 800d620:	401a      	ands	r2, r3
 800d622:	6879      	ldr	r1, [r7, #4]
 800d624:	0013      	movs	r3, r2
 800d626:	009b      	lsls	r3, r3, #2
 800d628:	189b      	adds	r3, r3, r2
 800d62a:	009b      	lsls	r3, r3, #2
 800d62c:	18cb      	adds	r3, r1, r3
 800d62e:	3326      	adds	r3, #38	@ 0x26
 800d630:	2210      	movs	r2, #16
 800d632:	801a      	strh	r2, [r3, #0]
 800d634:	e039      	b.n	800d6aa <USBD_CDC_Init+0x166>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d636:	4b48      	ldr	r3, [pc, #288]	@ (800d758 <USBD_CDC_Init+0x214>)
 800d638:	7819      	ldrb	r1, [r3, #0]
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	2340      	movs	r3, #64	@ 0x40
 800d63e:	2202      	movs	r2, #2
 800d640:	f002 fd91 	bl	8010166 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d644:	4b44      	ldr	r3, [pc, #272]	@ (800d758 <USBD_CDC_Init+0x214>)
 800d646:	781b      	ldrb	r3, [r3, #0]
 800d648:	001a      	movs	r2, r3
 800d64a:	230f      	movs	r3, #15
 800d64c:	401a      	ands	r2, r3
 800d64e:	6879      	ldr	r1, [r7, #4]
 800d650:	0013      	movs	r3, r2
 800d652:	009b      	lsls	r3, r3, #2
 800d654:	189b      	adds	r3, r3, r2
 800d656:	009b      	lsls	r3, r3, #2
 800d658:	18cb      	adds	r3, r1, r3
 800d65a:	3324      	adds	r3, #36	@ 0x24
 800d65c:	2201      	movs	r2, #1
 800d65e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d660:	4b3e      	ldr	r3, [pc, #248]	@ (800d75c <USBD_CDC_Init+0x218>)
 800d662:	7819      	ldrb	r1, [r3, #0]
 800d664:	6878      	ldr	r0, [r7, #4]
 800d666:	2340      	movs	r3, #64	@ 0x40
 800d668:	2202      	movs	r2, #2
 800d66a:	f002 fd7c 	bl	8010166 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d66e:	4b3b      	ldr	r3, [pc, #236]	@ (800d75c <USBD_CDC_Init+0x218>)
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	001a      	movs	r2, r3
 800d674:	230f      	movs	r3, #15
 800d676:	401a      	ands	r2, r3
 800d678:	6878      	ldr	r0, [r7, #4]
 800d67a:	23b2      	movs	r3, #178	@ 0xb2
 800d67c:	0059      	lsls	r1, r3, #1
 800d67e:	0013      	movs	r3, r2
 800d680:	009b      	lsls	r3, r3, #2
 800d682:	189b      	adds	r3, r3, r2
 800d684:	009b      	lsls	r3, r3, #2
 800d686:	18c3      	adds	r3, r0, r3
 800d688:	185b      	adds	r3, r3, r1
 800d68a:	2201      	movs	r2, #1
 800d68c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d68e:	4b34      	ldr	r3, [pc, #208]	@ (800d760 <USBD_CDC_Init+0x21c>)
 800d690:	781b      	ldrb	r3, [r3, #0]
 800d692:	001a      	movs	r2, r3
 800d694:	230f      	movs	r3, #15
 800d696:	401a      	ands	r2, r3
 800d698:	6879      	ldr	r1, [r7, #4]
 800d69a:	0013      	movs	r3, r2
 800d69c:	009b      	lsls	r3, r3, #2
 800d69e:	189b      	adds	r3, r3, r2
 800d6a0:	009b      	lsls	r3, r3, #2
 800d6a2:	18cb      	adds	r3, r1, r3
 800d6a4:	3326      	adds	r3, #38	@ 0x26
 800d6a6:	2210      	movs	r2, #16
 800d6a8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d6aa:	4b2d      	ldr	r3, [pc, #180]	@ (800d760 <USBD_CDC_Init+0x21c>)
 800d6ac:	7819      	ldrb	r1, [r3, #0]
 800d6ae:	6878      	ldr	r0, [r7, #4]
 800d6b0:	2308      	movs	r3, #8
 800d6b2:	2203      	movs	r2, #3
 800d6b4:	f002 fd57 	bl	8010166 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800d6b8:	4b29      	ldr	r3, [pc, #164]	@ (800d760 <USBD_CDC_Init+0x21c>)
 800d6ba:	781b      	ldrb	r3, [r3, #0]
 800d6bc:	001a      	movs	r2, r3
 800d6be:	230f      	movs	r3, #15
 800d6c0:	401a      	ands	r2, r3
 800d6c2:	6879      	ldr	r1, [r7, #4]
 800d6c4:	0013      	movs	r3, r2
 800d6c6:	009b      	lsls	r3, r3, #2
 800d6c8:	189b      	adds	r3, r3, r2
 800d6ca:	009b      	lsls	r3, r3, #2
 800d6cc:	18cb      	adds	r3, r1, r3
 800d6ce:	3324      	adds	r3, #36	@ 0x24
 800d6d0:	2201      	movs	r2, #1
 800d6d2:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800d6d4:	68fa      	ldr	r2, [r7, #12]
 800d6d6:	2381      	movs	r3, #129	@ 0x81
 800d6d8:	009b      	lsls	r3, r3, #2
 800d6da:	2100      	movs	r1, #0
 800d6dc:	50d1      	str	r1, [r2, r3]

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800d6de:	687a      	ldr	r2, [r7, #4]
 800d6e0:	23b5      	movs	r3, #181	@ 0xb5
 800d6e2:	009b      	lsls	r3, r3, #2
 800d6e4:	58d3      	ldr	r3, [r2, r3]
 800d6e6:	687a      	ldr	r2, [r7, #4]
 800d6e8:	33b0      	adds	r3, #176	@ 0xb0
 800d6ea:	009b      	lsls	r3, r3, #2
 800d6ec:	18d3      	adds	r3, r2, r3
 800d6ee:	3304      	adds	r3, #4
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800d6f6:	68fa      	ldr	r2, [r7, #12]
 800d6f8:	2385      	movs	r3, #133	@ 0x85
 800d6fa:	009b      	lsls	r3, r3, #2
 800d6fc:	2100      	movs	r1, #0
 800d6fe:	50d1      	str	r1, [r2, r3]
  hcdc->RxState = 0U;
 800d700:	68fa      	ldr	r2, [r7, #12]
 800d702:	2386      	movs	r3, #134	@ 0x86
 800d704:	009b      	lsls	r3, r3, #2
 800d706:	2100      	movs	r1, #0
 800d708:	50d1      	str	r1, [r2, r3]

  if (hcdc->RxBuffer == NULL)
 800d70a:	68fa      	ldr	r2, [r7, #12]
 800d70c:	2381      	movs	r3, #129	@ 0x81
 800d70e:	009b      	lsls	r3, r3, #2
 800d710:	58d3      	ldr	r3, [r2, r3]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d101      	bne.n	800d71a <USBD_CDC_Init+0x1d6>
  {
    return (uint8_t)USBD_EMEM;
 800d716:	2302      	movs	r3, #2
 800d718:	e01a      	b.n	800d750 <USBD_CDC_Init+0x20c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	7c1b      	ldrb	r3, [r3, #16]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d10b      	bne.n	800d73a <USBD_CDC_Init+0x1f6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d722:	4b0e      	ldr	r3, [pc, #56]	@ (800d75c <USBD_CDC_Init+0x218>)
 800d724:	7819      	ldrb	r1, [r3, #0]
 800d726:	68fa      	ldr	r2, [r7, #12]
 800d728:	2381      	movs	r3, #129	@ 0x81
 800d72a:	009b      	lsls	r3, r3, #2
 800d72c:	58d2      	ldr	r2, [r2, r3]
 800d72e:	2380      	movs	r3, #128	@ 0x80
 800d730:	009b      	lsls	r3, r3, #2
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	f002 fe5a 	bl	80103ec <USBD_LL_PrepareReceive>
 800d738:	e009      	b.n	800d74e <USBD_CDC_Init+0x20a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d73a:	4b08      	ldr	r3, [pc, #32]	@ (800d75c <USBD_CDC_Init+0x218>)
 800d73c:	7819      	ldrb	r1, [r3, #0]
 800d73e:	68fa      	ldr	r2, [r7, #12]
 800d740:	2381      	movs	r3, #129	@ 0x81
 800d742:	009b      	lsls	r3, r3, #2
 800d744:	58d2      	ldr	r2, [r2, r3]
 800d746:	6878      	ldr	r0, [r7, #4]
 800d748:	2340      	movs	r3, #64	@ 0x40
 800d74a:	f002 fe4f 	bl	80103ec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d74e:	2300      	movs	r3, #0
}
 800d750:	0018      	movs	r0, r3
 800d752:	46bd      	mov	sp, r7
 800d754:	b004      	add	sp, #16
 800d756:	bd80      	pop	{r7, pc}
 800d758:	200000af 	.word	0x200000af
 800d75c:	200000b0 	.word	0x200000b0
 800d760:	200000b1 	.word	0x200000b1

0800d764 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d764:	b580      	push	{r7, lr}
 800d766:	b082      	sub	sp, #8
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
 800d76c:	000a      	movs	r2, r1
 800d76e:	1cfb      	adds	r3, r7, #3
 800d770:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800d772:	4b41      	ldr	r3, [pc, #260]	@ (800d878 <USBD_CDC_DeInit+0x114>)
 800d774:	781a      	ldrb	r2, [r3, #0]
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	0011      	movs	r1, r2
 800d77a:	0018      	movs	r0, r3
 800d77c:	f002 fd2a 	bl	80101d4 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800d780:	4b3d      	ldr	r3, [pc, #244]	@ (800d878 <USBD_CDC_DeInit+0x114>)
 800d782:	781b      	ldrb	r3, [r3, #0]
 800d784:	001a      	movs	r2, r3
 800d786:	230f      	movs	r3, #15
 800d788:	401a      	ands	r2, r3
 800d78a:	6879      	ldr	r1, [r7, #4]
 800d78c:	0013      	movs	r3, r2
 800d78e:	009b      	lsls	r3, r3, #2
 800d790:	189b      	adds	r3, r3, r2
 800d792:	009b      	lsls	r3, r3, #2
 800d794:	18cb      	adds	r3, r1, r3
 800d796:	3324      	adds	r3, #36	@ 0x24
 800d798:	2200      	movs	r2, #0
 800d79a:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800d79c:	4b37      	ldr	r3, [pc, #220]	@ (800d87c <USBD_CDC_DeInit+0x118>)
 800d79e:	781a      	ldrb	r2, [r3, #0]
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	0011      	movs	r1, r2
 800d7a4:	0018      	movs	r0, r3
 800d7a6:	f002 fd15 	bl	80101d4 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800d7aa:	4b34      	ldr	r3, [pc, #208]	@ (800d87c <USBD_CDC_DeInit+0x118>)
 800d7ac:	781b      	ldrb	r3, [r3, #0]
 800d7ae:	001a      	movs	r2, r3
 800d7b0:	230f      	movs	r3, #15
 800d7b2:	401a      	ands	r2, r3
 800d7b4:	6878      	ldr	r0, [r7, #4]
 800d7b6:	23b2      	movs	r3, #178	@ 0xb2
 800d7b8:	0059      	lsls	r1, r3, #1
 800d7ba:	0013      	movs	r3, r2
 800d7bc:	009b      	lsls	r3, r3, #2
 800d7be:	189b      	adds	r3, r3, r2
 800d7c0:	009b      	lsls	r3, r3, #2
 800d7c2:	18c3      	adds	r3, r0, r3
 800d7c4:	185b      	adds	r3, r3, r1
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800d7ca:	4b2d      	ldr	r3, [pc, #180]	@ (800d880 <USBD_CDC_DeInit+0x11c>)
 800d7cc:	781a      	ldrb	r2, [r3, #0]
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	0011      	movs	r1, r2
 800d7d2:	0018      	movs	r0, r3
 800d7d4:	f002 fcfe 	bl	80101d4 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800d7d8:	4b29      	ldr	r3, [pc, #164]	@ (800d880 <USBD_CDC_DeInit+0x11c>)
 800d7da:	781b      	ldrb	r3, [r3, #0]
 800d7dc:	001a      	movs	r2, r3
 800d7de:	230f      	movs	r3, #15
 800d7e0:	401a      	ands	r2, r3
 800d7e2:	6879      	ldr	r1, [r7, #4]
 800d7e4:	0013      	movs	r3, r2
 800d7e6:	009b      	lsls	r3, r3, #2
 800d7e8:	189b      	adds	r3, r3, r2
 800d7ea:	009b      	lsls	r3, r3, #2
 800d7ec:	18cb      	adds	r3, r1, r3
 800d7ee:	3324      	adds	r3, #36	@ 0x24
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800d7f4:	4b22      	ldr	r3, [pc, #136]	@ (800d880 <USBD_CDC_DeInit+0x11c>)
 800d7f6:	781b      	ldrb	r3, [r3, #0]
 800d7f8:	001a      	movs	r2, r3
 800d7fa:	230f      	movs	r3, #15
 800d7fc:	401a      	ands	r2, r3
 800d7fe:	6879      	ldr	r1, [r7, #4]
 800d800:	0013      	movs	r3, r2
 800d802:	009b      	lsls	r3, r3, #2
 800d804:	189b      	adds	r3, r3, r2
 800d806:	009b      	lsls	r3, r3, #2
 800d808:	18cb      	adds	r3, r1, r3
 800d80a:	3326      	adds	r3, #38	@ 0x26
 800d80c:	2200      	movs	r2, #0
 800d80e:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800d810:	687a      	ldr	r2, [r7, #4]
 800d812:	23b5      	movs	r3, #181	@ 0xb5
 800d814:	009b      	lsls	r3, r3, #2
 800d816:	58d2      	ldr	r2, [r2, r3]
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	32b0      	adds	r2, #176	@ 0xb0
 800d81c:	0092      	lsls	r2, r2, #2
 800d81e:	58d3      	ldr	r3, [r2, r3]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d024      	beq.n	800d86e <USBD_CDC_DeInit+0x10a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800d824:	687a      	ldr	r2, [r7, #4]
 800d826:	23b5      	movs	r3, #181	@ 0xb5
 800d828:	009b      	lsls	r3, r3, #2
 800d82a:	58d3      	ldr	r3, [r2, r3]
 800d82c:	687a      	ldr	r2, [r7, #4]
 800d82e:	33b0      	adds	r3, #176	@ 0xb0
 800d830:	009b      	lsls	r3, r3, #2
 800d832:	18d3      	adds	r3, r2, r3
 800d834:	3304      	adds	r3, #4
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	685b      	ldr	r3, [r3, #4]
 800d83a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800d83c:	687a      	ldr	r2, [r7, #4]
 800d83e:	23b5      	movs	r3, #181	@ 0xb5
 800d840:	009b      	lsls	r3, r3, #2
 800d842:	58d2      	ldr	r2, [r2, r3]
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	32b0      	adds	r2, #176	@ 0xb0
 800d848:	0092      	lsls	r2, r2, #2
 800d84a:	58d3      	ldr	r3, [r2, r3]
 800d84c:	0018      	movs	r0, r3
 800d84e:	f002 fe59 	bl	8010504 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d852:	687a      	ldr	r2, [r7, #4]
 800d854:	23b5      	movs	r3, #181	@ 0xb5
 800d856:	009b      	lsls	r3, r3, #2
 800d858:	58d2      	ldr	r2, [r2, r3]
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	32b0      	adds	r2, #176	@ 0xb0
 800d85e:	0092      	lsls	r2, r2, #2
 800d860:	2100      	movs	r1, #0
 800d862:	50d1      	str	r1, [r2, r3]
    pdev->pClassData = NULL;
 800d864:	687a      	ldr	r2, [r7, #4]
 800d866:	23af      	movs	r3, #175	@ 0xaf
 800d868:	009b      	lsls	r3, r3, #2
 800d86a:	2100      	movs	r1, #0
 800d86c:	50d1      	str	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 800d86e:	2300      	movs	r3, #0
}
 800d870:	0018      	movs	r0, r3
 800d872:	46bd      	mov	sp, r7
 800d874:	b002      	add	sp, #8
 800d876:	bd80      	pop	{r7, pc}
 800d878:	200000af 	.word	0x200000af
 800d87c:	200000b0 	.word	0x200000b0
 800d880:	200000b1 	.word	0x200000b1

0800d884 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b086      	sub	sp, #24
 800d888:	af00      	add	r7, sp, #0
 800d88a:	6078      	str	r0, [r7, #4]
 800d88c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d88e:	687a      	ldr	r2, [r7, #4]
 800d890:	23b5      	movs	r3, #181	@ 0xb5
 800d892:	009b      	lsls	r3, r3, #2
 800d894:	58d2      	ldr	r2, [r2, r3]
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	32b0      	adds	r2, #176	@ 0xb0
 800d89a:	0092      	lsls	r2, r2, #2
 800d89c:	58d3      	ldr	r3, [r2, r3]
 800d89e:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d8a0:	230d      	movs	r3, #13
 800d8a2:	18fb      	adds	r3, r7, r3
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 800d8a8:	230a      	movs	r3, #10
 800d8aa:	18fb      	adds	r3, r7, r3
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	801a      	strh	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d8b0:	2317      	movs	r3, #23
 800d8b2:	18fb      	adds	r3, r7, r3
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	701a      	strb	r2, [r3, #0]

  if (hcdc == NULL)
 800d8b8:	693b      	ldr	r3, [r7, #16]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d101      	bne.n	800d8c2 <USBD_CDC_Setup+0x3e>
  {
    return (uint8_t)USBD_FAIL;
 800d8be:	2303      	movs	r3, #3
 800d8c0:	e0d1      	b.n	800da66 <USBD_CDC_Setup+0x1e2>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	781b      	ldrb	r3, [r3, #0]
 800d8c6:	001a      	movs	r2, r3
 800d8c8:	2360      	movs	r3, #96	@ 0x60
 800d8ca:	4013      	ands	r3, r2
 800d8cc:	d05b      	beq.n	800d986 <USBD_CDC_Setup+0x102>
 800d8ce:	2b20      	cmp	r3, #32
 800d8d0:	d000      	beq.n	800d8d4 <USBD_CDC_Setup+0x50>
 800d8d2:	e0ba      	b.n	800da4a <USBD_CDC_Setup+0x1c6>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d8d4:	683b      	ldr	r3, [r7, #0]
 800d8d6:	88db      	ldrh	r3, [r3, #6]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d043      	beq.n	800d964 <USBD_CDC_Setup+0xe0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d8dc:	683b      	ldr	r3, [r7, #0]
 800d8de:	781b      	ldrb	r3, [r3, #0]
 800d8e0:	b25b      	sxtb	r3, r3
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	da22      	bge.n	800d92c <USBD_CDC_Setup+0xa8>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d8e6:	687a      	ldr	r2, [r7, #4]
 800d8e8:	23b5      	movs	r3, #181	@ 0xb5
 800d8ea:	009b      	lsls	r3, r3, #2
 800d8ec:	58d3      	ldr	r3, [r2, r3]
 800d8ee:	687a      	ldr	r2, [r7, #4]
 800d8f0:	33b0      	adds	r3, #176	@ 0xb0
 800d8f2:	009b      	lsls	r3, r3, #2
 800d8f4:	18d3      	adds	r3, r2, r3
 800d8f6:	3304      	adds	r3, #4
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	689b      	ldr	r3, [r3, #8]
 800d8fc:	683a      	ldr	r2, [r7, #0]
 800d8fe:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800d900:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d902:	683a      	ldr	r2, [r7, #0]
 800d904:	88d2      	ldrh	r2, [r2, #6]
 800d906:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	88db      	ldrh	r3, [r3, #6]
 800d90c:	220e      	movs	r2, #14
 800d90e:	18ba      	adds	r2, r7, r2
 800d910:	b299      	uxth	r1, r3
 800d912:	2907      	cmp	r1, #7
 800d914:	d900      	bls.n	800d918 <USBD_CDC_Setup+0x94>
 800d916:	2307      	movs	r3, #7
 800d918:	8013      	strh	r3, [r2, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d91a:	6939      	ldr	r1, [r7, #16]
 800d91c:	230e      	movs	r3, #14
 800d91e:	18fb      	adds	r3, r7, r3
 800d920:	881a      	ldrh	r2, [r3, #0]
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	0018      	movs	r0, r3
 800d926:	f001 ffa7 	bl	800f878 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800d92a:	e099      	b.n	800da60 <USBD_CDC_Setup+0x1dc>
          hcdc->CmdOpCode = req->bRequest;
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	7859      	ldrb	r1, [r3, #1]
 800d930:	693a      	ldr	r2, [r7, #16]
 800d932:	2380      	movs	r3, #128	@ 0x80
 800d934:	009b      	lsls	r3, r3, #2
 800d936:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	88db      	ldrh	r3, [r3, #6]
 800d93c:	2b3f      	cmp	r3, #63	@ 0x3f
 800d93e:	d803      	bhi.n	800d948 <USBD_CDC_Setup+0xc4>
 800d940:	683b      	ldr	r3, [r7, #0]
 800d942:	88db      	ldrh	r3, [r3, #6]
 800d944:	b2da      	uxtb	r2, r3
 800d946:	e000      	b.n	800d94a <USBD_CDC_Setup+0xc6>
 800d948:	2240      	movs	r2, #64	@ 0x40
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	4948      	ldr	r1, [pc, #288]	@ (800da70 <USBD_CDC_Setup+0x1ec>)
 800d94e:	545a      	strb	r2, [r3, r1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800d950:	6939      	ldr	r1, [r7, #16]
 800d952:	693b      	ldr	r3, [r7, #16]
 800d954:	4a46      	ldr	r2, [pc, #280]	@ (800da70 <USBD_CDC_Setup+0x1ec>)
 800d956:	5c9b      	ldrb	r3, [r3, r2]
 800d958:	001a      	movs	r2, r3
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	0018      	movs	r0, r3
 800d95e:	f001 ffb8 	bl	800f8d2 <USBD_CtlPrepareRx>
      break;
 800d962:	e07d      	b.n	800da60 <USBD_CDC_Setup+0x1dc>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d964:	687a      	ldr	r2, [r7, #4]
 800d966:	23b5      	movs	r3, #181	@ 0xb5
 800d968:	009b      	lsls	r3, r3, #2
 800d96a:	58d3      	ldr	r3, [r2, r3]
 800d96c:	687a      	ldr	r2, [r7, #4]
 800d96e:	33b0      	adds	r3, #176	@ 0xb0
 800d970:	009b      	lsls	r3, r3, #2
 800d972:	18d3      	adds	r3, r2, r3
 800d974:	3304      	adds	r3, #4
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	689b      	ldr	r3, [r3, #8]
 800d97a:	683a      	ldr	r2, [r7, #0]
 800d97c:	7850      	ldrb	r0, [r2, #1]
 800d97e:	6839      	ldr	r1, [r7, #0]
 800d980:	2200      	movs	r2, #0
 800d982:	4798      	blx	r3
      break;
 800d984:	e06c      	b.n	800da60 <USBD_CDC_Setup+0x1dc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d986:	683b      	ldr	r3, [r7, #0]
 800d988:	785b      	ldrb	r3, [r3, #1]
 800d98a:	2b0b      	cmp	r3, #11
 800d98c:	d03c      	beq.n	800da08 <USBD_CDC_Setup+0x184>
 800d98e:	dc4d      	bgt.n	800da2c <USBD_CDC_Setup+0x1a8>
 800d990:	2b0a      	cmp	r3, #10
 800d992:	d01f      	beq.n	800d9d4 <USBD_CDC_Setup+0x150>
 800d994:	dc4a      	bgt.n	800da2c <USBD_CDC_Setup+0x1a8>
 800d996:	2b00      	cmp	r3, #0
 800d998:	d002      	beq.n	800d9a0 <USBD_CDC_Setup+0x11c>
 800d99a:	2b01      	cmp	r3, #1
 800d99c:	d051      	beq.n	800da42 <USBD_CDC_Setup+0x1be>
 800d99e:	e045      	b.n	800da2c <USBD_CDC_Setup+0x1a8>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9a0:	687a      	ldr	r2, [r7, #4]
 800d9a2:	23a7      	movs	r3, #167	@ 0xa7
 800d9a4:	009b      	lsls	r3, r3, #2
 800d9a6:	5cd3      	ldrb	r3, [r2, r3]
 800d9a8:	b2db      	uxtb	r3, r3
 800d9aa:	2b03      	cmp	r3, #3
 800d9ac:	d107      	bne.n	800d9be <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d9ae:	230a      	movs	r3, #10
 800d9b0:	18f9      	adds	r1, r7, r3
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	2202      	movs	r2, #2
 800d9b6:	0018      	movs	r0, r3
 800d9b8:	f001 ff5e 	bl	800f878 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d9bc:	e044      	b.n	800da48 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 800d9be:	683a      	ldr	r2, [r7, #0]
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	0011      	movs	r1, r2
 800d9c4:	0018      	movs	r0, r3
 800d9c6:	f001 fecf 	bl	800f768 <USBD_CtlError>
            ret = USBD_FAIL;
 800d9ca:	2317      	movs	r3, #23
 800d9cc:	18fb      	adds	r3, r7, r3
 800d9ce:	2203      	movs	r2, #3
 800d9d0:	701a      	strb	r2, [r3, #0]
          break;
 800d9d2:	e039      	b.n	800da48 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9d4:	687a      	ldr	r2, [r7, #4]
 800d9d6:	23a7      	movs	r3, #167	@ 0xa7
 800d9d8:	009b      	lsls	r3, r3, #2
 800d9da:	5cd3      	ldrb	r3, [r2, r3]
 800d9dc:	b2db      	uxtb	r3, r3
 800d9de:	2b03      	cmp	r3, #3
 800d9e0:	d107      	bne.n	800d9f2 <USBD_CDC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d9e2:	230d      	movs	r3, #13
 800d9e4:	18f9      	adds	r1, r7, r3
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	2201      	movs	r2, #1
 800d9ea:	0018      	movs	r0, r3
 800d9ec:	f001 ff44 	bl	800f878 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d9f0:	e02a      	b.n	800da48 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 800d9f2:	683a      	ldr	r2, [r7, #0]
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	0011      	movs	r1, r2
 800d9f8:	0018      	movs	r0, r3
 800d9fa:	f001 feb5 	bl	800f768 <USBD_CtlError>
            ret = USBD_FAIL;
 800d9fe:	2317      	movs	r3, #23
 800da00:	18fb      	adds	r3, r7, r3
 800da02:	2203      	movs	r2, #3
 800da04:	701a      	strb	r2, [r3, #0]
          break;
 800da06:	e01f      	b.n	800da48 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800da08:	687a      	ldr	r2, [r7, #4]
 800da0a:	23a7      	movs	r3, #167	@ 0xa7
 800da0c:	009b      	lsls	r3, r3, #2
 800da0e:	5cd3      	ldrb	r3, [r2, r3]
 800da10:	b2db      	uxtb	r3, r3
 800da12:	2b03      	cmp	r3, #3
 800da14:	d017      	beq.n	800da46 <USBD_CDC_Setup+0x1c2>
          {
            USBD_CtlError(pdev, req);
 800da16:	683a      	ldr	r2, [r7, #0]
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	0011      	movs	r1, r2
 800da1c:	0018      	movs	r0, r3
 800da1e:	f001 fea3 	bl	800f768 <USBD_CtlError>
            ret = USBD_FAIL;
 800da22:	2317      	movs	r3, #23
 800da24:	18fb      	adds	r3, r7, r3
 800da26:	2203      	movs	r2, #3
 800da28:	701a      	strb	r2, [r3, #0]
          }
          break;
 800da2a:	e00c      	b.n	800da46 <USBD_CDC_Setup+0x1c2>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800da2c:	683a      	ldr	r2, [r7, #0]
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	0011      	movs	r1, r2
 800da32:	0018      	movs	r0, r3
 800da34:	f001 fe98 	bl	800f768 <USBD_CtlError>
          ret = USBD_FAIL;
 800da38:	2317      	movs	r3, #23
 800da3a:	18fb      	adds	r3, r7, r3
 800da3c:	2203      	movs	r2, #3
 800da3e:	701a      	strb	r2, [r3, #0]
          break;
 800da40:	e002      	b.n	800da48 <USBD_CDC_Setup+0x1c4>
          break;
 800da42:	46c0      	nop			@ (mov r8, r8)
 800da44:	e00c      	b.n	800da60 <USBD_CDC_Setup+0x1dc>
          break;
 800da46:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800da48:	e00a      	b.n	800da60 <USBD_CDC_Setup+0x1dc>

    default:
      USBD_CtlError(pdev, req);
 800da4a:	683a      	ldr	r2, [r7, #0]
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	0011      	movs	r1, r2
 800da50:	0018      	movs	r0, r3
 800da52:	f001 fe89 	bl	800f768 <USBD_CtlError>
      ret = USBD_FAIL;
 800da56:	2317      	movs	r3, #23
 800da58:	18fb      	adds	r3, r7, r3
 800da5a:	2203      	movs	r2, #3
 800da5c:	701a      	strb	r2, [r3, #0]
      break;
 800da5e:	46c0      	nop			@ (mov r8, r8)
  }

  return (uint8_t)ret;
 800da60:	2317      	movs	r3, #23
 800da62:	18fb      	adds	r3, r7, r3
 800da64:	781b      	ldrb	r3, [r3, #0]
}
 800da66:	0018      	movs	r0, r3
 800da68:	46bd      	mov	sp, r7
 800da6a:	b006      	add	sp, #24
 800da6c:	bd80      	pop	{r7, pc}
 800da6e:	46c0      	nop			@ (mov r8, r8)
 800da70:	00000201 	.word	0x00000201

0800da74 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800da74:	b590      	push	{r4, r7, lr}
 800da76:	b085      	sub	sp, #20
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
 800da7c:	000a      	movs	r2, r1
 800da7e:	1cfb      	adds	r3, r7, #3
 800da80:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800da82:	687a      	ldr	r2, [r7, #4]
 800da84:	23b2      	movs	r3, #178	@ 0xb2
 800da86:	009b      	lsls	r3, r3, #2
 800da88:	58d3      	ldr	r3, [r2, r3]
 800da8a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800da8c:	687a      	ldr	r2, [r7, #4]
 800da8e:	23b5      	movs	r3, #181	@ 0xb5
 800da90:	009b      	lsls	r3, r3, #2
 800da92:	58d2      	ldr	r2, [r2, r3]
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	32b0      	adds	r2, #176	@ 0xb0
 800da98:	0092      	lsls	r2, r2, #2
 800da9a:	58d3      	ldr	r3, [r2, r3]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d101      	bne.n	800daa4 <USBD_CDC_DataIn+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800daa0:	2303      	movs	r3, #3
 800daa2:	e072      	b.n	800db8a <USBD_CDC_DataIn+0x116>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800daa4:	687a      	ldr	r2, [r7, #4]
 800daa6:	23b5      	movs	r3, #181	@ 0xb5
 800daa8:	009b      	lsls	r3, r3, #2
 800daaa:	58d2      	ldr	r2, [r2, r3]
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	32b0      	adds	r2, #176	@ 0xb0
 800dab0:	0092      	lsls	r2, r2, #2
 800dab2:	58d3      	ldr	r3, [r2, r3]
 800dab4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800dab6:	1cfb      	adds	r3, r7, #3
 800dab8:	781b      	ldrb	r3, [r3, #0]
 800daba:	220f      	movs	r2, #15
 800dabc:	401a      	ands	r2, r3
 800dabe:	6879      	ldr	r1, [r7, #4]
 800dac0:	0013      	movs	r3, r2
 800dac2:	009b      	lsls	r3, r3, #2
 800dac4:	189b      	adds	r3, r3, r2
 800dac6:	009b      	lsls	r3, r3, #2
 800dac8:	18cb      	adds	r3, r1, r3
 800daca:	3318      	adds	r3, #24
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d031      	beq.n	800db36 <USBD_CDC_DataIn+0xc2>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800dad2:	1cfb      	adds	r3, r7, #3
 800dad4:	781b      	ldrb	r3, [r3, #0]
 800dad6:	220f      	movs	r2, #15
 800dad8:	401a      	ands	r2, r3
 800dada:	6879      	ldr	r1, [r7, #4]
 800dadc:	0013      	movs	r3, r2
 800dade:	009b      	lsls	r3, r3, #2
 800dae0:	189b      	adds	r3, r3, r2
 800dae2:	009b      	lsls	r3, r3, #2
 800dae4:	18cb      	adds	r3, r1, r3
 800dae6:	3318      	adds	r3, #24
 800dae8:	6818      	ldr	r0, [r3, #0]
 800daea:	1cfb      	adds	r3, r7, #3
 800daec:	781b      	ldrb	r3, [r3, #0]
 800daee:	220f      	movs	r2, #15
 800daf0:	401a      	ands	r2, r3
 800daf2:	68f9      	ldr	r1, [r7, #12]
 800daf4:	0013      	movs	r3, r2
 800daf6:	009b      	lsls	r3, r3, #2
 800daf8:	189b      	adds	r3, r3, r2
 800dafa:	00db      	lsls	r3, r3, #3
 800dafc:	18cb      	adds	r3, r1, r3
 800dafe:	3324      	adds	r3, #36	@ 0x24
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	0019      	movs	r1, r3
 800db04:	f7f2 fbaa 	bl	800025c <__aeabi_uidivmod>
 800db08:	1e0b      	subs	r3, r1, #0
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800db0a:	d114      	bne.n	800db36 <USBD_CDC_DataIn+0xc2>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800db0c:	1cfb      	adds	r3, r7, #3
 800db0e:	781b      	ldrb	r3, [r3, #0]
 800db10:	220f      	movs	r2, #15
 800db12:	401a      	ands	r2, r3
 800db14:	6879      	ldr	r1, [r7, #4]
 800db16:	0013      	movs	r3, r2
 800db18:	009b      	lsls	r3, r3, #2
 800db1a:	189b      	adds	r3, r3, r2
 800db1c:	009b      	lsls	r3, r3, #2
 800db1e:	18cb      	adds	r3, r1, r3
 800db20:	3318      	adds	r3, #24
 800db22:	2200      	movs	r2, #0
 800db24:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800db26:	1cfb      	adds	r3, r7, #3
 800db28:	7819      	ldrb	r1, [r3, #0]
 800db2a:	6878      	ldr	r0, [r7, #4]
 800db2c:	2300      	movs	r3, #0
 800db2e:	2200      	movs	r2, #0
 800db30:	f002 fc2c 	bl	801038c <USBD_LL_Transmit>
 800db34:	e028      	b.n	800db88 <USBD_CDC_DataIn+0x114>
  }
  else
  {
    hcdc->TxState = 0U;
 800db36:	68ba      	ldr	r2, [r7, #8]
 800db38:	2385      	movs	r3, #133	@ 0x85
 800db3a:	009b      	lsls	r3, r3, #2
 800db3c:	2100      	movs	r1, #0
 800db3e:	50d1      	str	r1, [r2, r3]

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800db40:	687a      	ldr	r2, [r7, #4]
 800db42:	23b5      	movs	r3, #181	@ 0xb5
 800db44:	009b      	lsls	r3, r3, #2
 800db46:	58d3      	ldr	r3, [r2, r3]
 800db48:	687a      	ldr	r2, [r7, #4]
 800db4a:	33b0      	adds	r3, #176	@ 0xb0
 800db4c:	009b      	lsls	r3, r3, #2
 800db4e:	18d3      	adds	r3, r2, r3
 800db50:	3304      	adds	r3, #4
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	691b      	ldr	r3, [r3, #16]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d016      	beq.n	800db88 <USBD_CDC_DataIn+0x114>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800db5a:	687a      	ldr	r2, [r7, #4]
 800db5c:	23b5      	movs	r3, #181	@ 0xb5
 800db5e:	009b      	lsls	r3, r3, #2
 800db60:	58d3      	ldr	r3, [r2, r3]
 800db62:	687a      	ldr	r2, [r7, #4]
 800db64:	33b0      	adds	r3, #176	@ 0xb0
 800db66:	009b      	lsls	r3, r3, #2
 800db68:	18d3      	adds	r3, r2, r3
 800db6a:	3304      	adds	r3, #4
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	691c      	ldr	r4, [r3, #16]
 800db70:	68ba      	ldr	r2, [r7, #8]
 800db72:	2382      	movs	r3, #130	@ 0x82
 800db74:	009b      	lsls	r3, r3, #2
 800db76:	58d0      	ldr	r0, [r2, r3]
 800db78:	68bb      	ldr	r3, [r7, #8]
 800db7a:	2284      	movs	r2, #132	@ 0x84
 800db7c:	0092      	lsls	r2, r2, #2
 800db7e:	1899      	adds	r1, r3, r2
 800db80:	1cfb      	adds	r3, r7, #3
 800db82:	781b      	ldrb	r3, [r3, #0]
 800db84:	001a      	movs	r2, r3
 800db86:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 800db88:	2300      	movs	r3, #0
}
 800db8a:	0018      	movs	r0, r3
 800db8c:	46bd      	mov	sp, r7
 800db8e:	b005      	add	sp, #20
 800db90:	bd90      	pop	{r4, r7, pc}

0800db92 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800db92:	b580      	push	{r7, lr}
 800db94:	b084      	sub	sp, #16
 800db96:	af00      	add	r7, sp, #0
 800db98:	6078      	str	r0, [r7, #4]
 800db9a:	000a      	movs	r2, r1
 800db9c:	1cfb      	adds	r3, r7, #3
 800db9e:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dba0:	687a      	ldr	r2, [r7, #4]
 800dba2:	23b5      	movs	r3, #181	@ 0xb5
 800dba4:	009b      	lsls	r3, r3, #2
 800dba6:	58d2      	ldr	r2, [r2, r3]
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	32b0      	adds	r2, #176	@ 0xb0
 800dbac:	0092      	lsls	r2, r2, #2
 800dbae:	58d3      	ldr	r3, [r2, r3]
 800dbb0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800dbb2:	687a      	ldr	r2, [r7, #4]
 800dbb4:	23b5      	movs	r3, #181	@ 0xb5
 800dbb6:	009b      	lsls	r3, r3, #2
 800dbb8:	58d2      	ldr	r2, [r2, r3]
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	32b0      	adds	r2, #176	@ 0xb0
 800dbbe:	0092      	lsls	r2, r2, #2
 800dbc0:	58d3      	ldr	r3, [r2, r3]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d101      	bne.n	800dbca <USBD_CDC_DataOut+0x38>
  {
    return (uint8_t)USBD_FAIL;
 800dbc6:	2303      	movs	r3, #3
 800dbc8:	e022      	b.n	800dc10 <USBD_CDC_DataOut+0x7e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800dbca:	1cfb      	adds	r3, r7, #3
 800dbcc:	781a      	ldrb	r2, [r3, #0]
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	0011      	movs	r1, r2
 800dbd2:	0018      	movs	r0, r3
 800dbd4:	f002 fc3a 	bl	801044c <USBD_LL_GetRxDataSize>
 800dbd8:	0001      	movs	r1, r0
 800dbda:	68fa      	ldr	r2, [r7, #12]
 800dbdc:	2383      	movs	r3, #131	@ 0x83
 800dbde:	009b      	lsls	r3, r3, #2
 800dbe0:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800dbe2:	687a      	ldr	r2, [r7, #4]
 800dbe4:	23b5      	movs	r3, #181	@ 0xb5
 800dbe6:	009b      	lsls	r3, r3, #2
 800dbe8:	58d3      	ldr	r3, [r2, r3]
 800dbea:	687a      	ldr	r2, [r7, #4]
 800dbec:	33b0      	adds	r3, #176	@ 0xb0
 800dbee:	009b      	lsls	r3, r3, #2
 800dbf0:	18d3      	adds	r3, r2, r3
 800dbf2:	3304      	adds	r3, #4
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	68da      	ldr	r2, [r3, #12]
 800dbf8:	68f9      	ldr	r1, [r7, #12]
 800dbfa:	2381      	movs	r3, #129	@ 0x81
 800dbfc:	009b      	lsls	r3, r3, #2
 800dbfe:	58c8      	ldr	r0, [r1, r3]
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	2183      	movs	r1, #131	@ 0x83
 800dc04:	0089      	lsls	r1, r1, #2
 800dc06:	468c      	mov	ip, r1
 800dc08:	4463      	add	r3, ip
 800dc0a:	0019      	movs	r1, r3
 800dc0c:	4790      	blx	r2

  return (uint8_t)USBD_OK;
 800dc0e:	2300      	movs	r3, #0
}
 800dc10:	0018      	movs	r0, r3
 800dc12:	46bd      	mov	sp, r7
 800dc14:	b004      	add	sp, #16
 800dc16:	bd80      	pop	{r7, pc}

0800dc18 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800dc18:	b590      	push	{r4, r7, lr}
 800dc1a:	b085      	sub	sp, #20
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dc20:	687a      	ldr	r2, [r7, #4]
 800dc22:	23b5      	movs	r3, #181	@ 0xb5
 800dc24:	009b      	lsls	r3, r3, #2
 800dc26:	58d2      	ldr	r2, [r2, r3]
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	32b0      	adds	r2, #176	@ 0xb0
 800dc2c:	0092      	lsls	r2, r2, #2
 800dc2e:	58d3      	ldr	r3, [r2, r3]
 800dc30:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d101      	bne.n	800dc3c <USBD_CDC_EP0_RxReady+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800dc38:	2303      	movs	r3, #3
 800dc3a:	e02b      	b.n	800dc94 <USBD_CDC_EP0_RxReady+0x7c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800dc3c:	687a      	ldr	r2, [r7, #4]
 800dc3e:	23b5      	movs	r3, #181	@ 0xb5
 800dc40:	009b      	lsls	r3, r3, #2
 800dc42:	58d3      	ldr	r3, [r2, r3]
 800dc44:	687a      	ldr	r2, [r7, #4]
 800dc46:	33b0      	adds	r3, #176	@ 0xb0
 800dc48:	009b      	lsls	r3, r3, #2
 800dc4a:	18d3      	adds	r3, r2, r3
 800dc4c:	3304      	adds	r3, #4
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d01e      	beq.n	800dc92 <USBD_CDC_EP0_RxReady+0x7a>
 800dc54:	68fa      	ldr	r2, [r7, #12]
 800dc56:	2380      	movs	r3, #128	@ 0x80
 800dc58:	009b      	lsls	r3, r3, #2
 800dc5a:	5cd3      	ldrb	r3, [r2, r3]
 800dc5c:	2bff      	cmp	r3, #255	@ 0xff
 800dc5e:	d018      	beq.n	800dc92 <USBD_CDC_EP0_RxReady+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800dc60:	687a      	ldr	r2, [r7, #4]
 800dc62:	23b5      	movs	r3, #181	@ 0xb5
 800dc64:	009b      	lsls	r3, r3, #2
 800dc66:	58d3      	ldr	r3, [r2, r3]
 800dc68:	687a      	ldr	r2, [r7, #4]
 800dc6a:	33b0      	adds	r3, #176	@ 0xb0
 800dc6c:	009b      	lsls	r3, r3, #2
 800dc6e:	18d3      	adds	r3, r2, r3
 800dc70:	3304      	adds	r3, #4
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	689b      	ldr	r3, [r3, #8]
 800dc76:	68f9      	ldr	r1, [r7, #12]
 800dc78:	2280      	movs	r2, #128	@ 0x80
 800dc7a:	0092      	lsls	r2, r2, #2
 800dc7c:	5c88      	ldrb	r0, [r1, r2]
                                                                     (uint8_t *)hcdc->data,
 800dc7e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800dc80:	68fa      	ldr	r2, [r7, #12]
 800dc82:	4c06      	ldr	r4, [pc, #24]	@ (800dc9c <USBD_CDC_EP0_RxReady+0x84>)
 800dc84:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800dc86:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800dc88:	68fa      	ldr	r2, [r7, #12]
 800dc8a:	2380      	movs	r3, #128	@ 0x80
 800dc8c:	009b      	lsls	r3, r3, #2
 800dc8e:	21ff      	movs	r1, #255	@ 0xff
 800dc90:	54d1      	strb	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 800dc92:	2300      	movs	r3, #0
}
 800dc94:	0018      	movs	r0, r3
 800dc96:	46bd      	mov	sp, r7
 800dc98:	b005      	add	sp, #20
 800dc9a:	bd90      	pop	{r4, r7, pc}
 800dc9c:	00000201 	.word	0x00000201

0800dca0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800dca0:	b580      	push	{r7, lr}
 800dca2:	b086      	sub	sp, #24
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800dca8:	4b20      	ldr	r3, [pc, #128]	@ (800dd2c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800dcaa:	2182      	movs	r1, #130	@ 0x82
 800dcac:	0018      	movs	r0, r3
 800dcae:	f000 fdbc 	bl	800e82a <USBD_GetEpDesc>
 800dcb2:	0003      	movs	r3, r0
 800dcb4:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800dcb6:	4b1d      	ldr	r3, [pc, #116]	@ (800dd2c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800dcb8:	2101      	movs	r1, #1
 800dcba:	0018      	movs	r0, r3
 800dcbc:	f000 fdb5 	bl	800e82a <USBD_GetEpDesc>
 800dcc0:	0003      	movs	r3, r0
 800dcc2:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800dcc4:	4b19      	ldr	r3, [pc, #100]	@ (800dd2c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800dcc6:	2181      	movs	r1, #129	@ 0x81
 800dcc8:	0018      	movs	r0, r3
 800dcca:	f000 fdae 	bl	800e82a <USBD_GetEpDesc>
 800dcce:	0003      	movs	r3, r0
 800dcd0:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800dcd2:	697b      	ldr	r3, [r7, #20]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d002      	beq.n	800dcde <USBD_CDC_GetFSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800dcd8:	697b      	ldr	r3, [r7, #20]
 800dcda:	2210      	movs	r2, #16
 800dcdc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800dcde:	693b      	ldr	r3, [r7, #16]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d00b      	beq.n	800dcfc <USBD_CDC_GetFSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800dce4:	693b      	ldr	r3, [r7, #16]
 800dce6:	791a      	ldrb	r2, [r3, #4]
 800dce8:	2100      	movs	r1, #0
 800dcea:	400a      	ands	r2, r1
 800dcec:	1c11      	adds	r1, r2, #0
 800dcee:	2240      	movs	r2, #64	@ 0x40
 800dcf0:	430a      	orrs	r2, r1
 800dcf2:	711a      	strb	r2, [r3, #4]
 800dcf4:	795a      	ldrb	r2, [r3, #5]
 800dcf6:	2100      	movs	r1, #0
 800dcf8:	400a      	ands	r2, r1
 800dcfa:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d00b      	beq.n	800dd1a <USBD_CDC_GetFSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	791a      	ldrb	r2, [r3, #4]
 800dd06:	2100      	movs	r1, #0
 800dd08:	400a      	ands	r2, r1
 800dd0a:	1c11      	adds	r1, r2, #0
 800dd0c:	2240      	movs	r2, #64	@ 0x40
 800dd0e:	430a      	orrs	r2, r1
 800dd10:	711a      	strb	r2, [r3, #4]
 800dd12:	795a      	ldrb	r2, [r3, #5]
 800dd14:	2100      	movs	r1, #0
 800dd16:	400a      	ands	r2, r1
 800dd18:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	2243      	movs	r2, #67	@ 0x43
 800dd1e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800dd20:	4b02      	ldr	r3, [pc, #8]	@ (800dd2c <USBD_CDC_GetFSCfgDesc+0x8c>)
}
 800dd22:	0018      	movs	r0, r3
 800dd24:	46bd      	mov	sp, r7
 800dd26:	b006      	add	sp, #24
 800dd28:	bd80      	pop	{r7, pc}
 800dd2a:	46c0      	nop			@ (mov r8, r8)
 800dd2c:	2000006c 	.word	0x2000006c

0800dd30 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800dd30:	b580      	push	{r7, lr}
 800dd32:	b086      	sub	sp, #24
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800dd38:	4b20      	ldr	r3, [pc, #128]	@ (800ddbc <USBD_CDC_GetHSCfgDesc+0x8c>)
 800dd3a:	2182      	movs	r1, #130	@ 0x82
 800dd3c:	0018      	movs	r0, r3
 800dd3e:	f000 fd74 	bl	800e82a <USBD_GetEpDesc>
 800dd42:	0003      	movs	r3, r0
 800dd44:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800dd46:	4b1d      	ldr	r3, [pc, #116]	@ (800ddbc <USBD_CDC_GetHSCfgDesc+0x8c>)
 800dd48:	2101      	movs	r1, #1
 800dd4a:	0018      	movs	r0, r3
 800dd4c:	f000 fd6d 	bl	800e82a <USBD_GetEpDesc>
 800dd50:	0003      	movs	r3, r0
 800dd52:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800dd54:	4b19      	ldr	r3, [pc, #100]	@ (800ddbc <USBD_CDC_GetHSCfgDesc+0x8c>)
 800dd56:	2181      	movs	r1, #129	@ 0x81
 800dd58:	0018      	movs	r0, r3
 800dd5a:	f000 fd66 	bl	800e82a <USBD_GetEpDesc>
 800dd5e:	0003      	movs	r3, r0
 800dd60:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800dd62:	697b      	ldr	r3, [r7, #20]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d002      	beq.n	800dd6e <USBD_CDC_GetHSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800dd68:	697b      	ldr	r3, [r7, #20]
 800dd6a:	2210      	movs	r2, #16
 800dd6c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800dd6e:	693b      	ldr	r3, [r7, #16]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d00b      	beq.n	800dd8c <USBD_CDC_GetHSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800dd74:	693b      	ldr	r3, [r7, #16]
 800dd76:	791a      	ldrb	r2, [r3, #4]
 800dd78:	2100      	movs	r1, #0
 800dd7a:	400a      	ands	r2, r1
 800dd7c:	711a      	strb	r2, [r3, #4]
 800dd7e:	795a      	ldrb	r2, [r3, #5]
 800dd80:	2100      	movs	r1, #0
 800dd82:	400a      	ands	r2, r1
 800dd84:	1c11      	adds	r1, r2, #0
 800dd86:	2202      	movs	r2, #2
 800dd88:	430a      	orrs	r2, r1
 800dd8a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d00b      	beq.n	800ddaa <USBD_CDC_GetHSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	791a      	ldrb	r2, [r3, #4]
 800dd96:	2100      	movs	r1, #0
 800dd98:	400a      	ands	r2, r1
 800dd9a:	711a      	strb	r2, [r3, #4]
 800dd9c:	795a      	ldrb	r2, [r3, #5]
 800dd9e:	2100      	movs	r1, #0
 800dda0:	400a      	ands	r2, r1
 800dda2:	1c11      	adds	r1, r2, #0
 800dda4:	2202      	movs	r2, #2
 800dda6:	430a      	orrs	r2, r1
 800dda8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	2243      	movs	r2, #67	@ 0x43
 800ddae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ddb0:	4b02      	ldr	r3, [pc, #8]	@ (800ddbc <USBD_CDC_GetHSCfgDesc+0x8c>)
}
 800ddb2:	0018      	movs	r0, r3
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	b006      	add	sp, #24
 800ddb8:	bd80      	pop	{r7, pc}
 800ddba:	46c0      	nop			@ (mov r8, r8)
 800ddbc:	2000006c 	.word	0x2000006c

0800ddc0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	b086      	sub	sp, #24
 800ddc4:	af00      	add	r7, sp, #0
 800ddc6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ddc8:	4b20      	ldr	r3, [pc, #128]	@ (800de4c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800ddca:	2182      	movs	r1, #130	@ 0x82
 800ddcc:	0018      	movs	r0, r3
 800ddce:	f000 fd2c 	bl	800e82a <USBD_GetEpDesc>
 800ddd2:	0003      	movs	r3, r0
 800ddd4:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ddd6:	4b1d      	ldr	r3, [pc, #116]	@ (800de4c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800ddd8:	2101      	movs	r1, #1
 800ddda:	0018      	movs	r0, r3
 800dddc:	f000 fd25 	bl	800e82a <USBD_GetEpDesc>
 800dde0:	0003      	movs	r3, r0
 800dde2:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800dde4:	4b19      	ldr	r3, [pc, #100]	@ (800de4c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800dde6:	2181      	movs	r1, #129	@ 0x81
 800dde8:	0018      	movs	r0, r3
 800ddea:	f000 fd1e 	bl	800e82a <USBD_GetEpDesc>
 800ddee:	0003      	movs	r3, r0
 800ddf0:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ddf2:	697b      	ldr	r3, [r7, #20]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d002      	beq.n	800ddfe <USBD_CDC_GetOtherSpeedCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ddf8:	697b      	ldr	r3, [r7, #20]
 800ddfa:	2210      	movs	r2, #16
 800ddfc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ddfe:	693b      	ldr	r3, [r7, #16]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d00b      	beq.n	800de1c <USBD_CDC_GetOtherSpeedCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800de04:	693b      	ldr	r3, [r7, #16]
 800de06:	791a      	ldrb	r2, [r3, #4]
 800de08:	2100      	movs	r1, #0
 800de0a:	400a      	ands	r2, r1
 800de0c:	1c11      	adds	r1, r2, #0
 800de0e:	2240      	movs	r2, #64	@ 0x40
 800de10:	430a      	orrs	r2, r1
 800de12:	711a      	strb	r2, [r3, #4]
 800de14:	795a      	ldrb	r2, [r3, #5]
 800de16:	2100      	movs	r1, #0
 800de18:	400a      	ands	r2, r1
 800de1a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d00b      	beq.n	800de3a <USBD_CDC_GetOtherSpeedCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	791a      	ldrb	r2, [r3, #4]
 800de26:	2100      	movs	r1, #0
 800de28:	400a      	ands	r2, r1
 800de2a:	1c11      	adds	r1, r2, #0
 800de2c:	2240      	movs	r2, #64	@ 0x40
 800de2e:	430a      	orrs	r2, r1
 800de30:	711a      	strb	r2, [r3, #4]
 800de32:	795a      	ldrb	r2, [r3, #5]
 800de34:	2100      	movs	r1, #0
 800de36:	400a      	ands	r2, r1
 800de38:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2243      	movs	r2, #67	@ 0x43
 800de3e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800de40:	4b02      	ldr	r3, [pc, #8]	@ (800de4c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
}
 800de42:	0018      	movs	r0, r3
 800de44:	46bd      	mov	sp, r7
 800de46:	b006      	add	sp, #24
 800de48:	bd80      	pop	{r7, pc}
 800de4a:	46c0      	nop			@ (mov r8, r8)
 800de4c:	2000006c 	.word	0x2000006c

0800de50 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b082      	sub	sp, #8
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	220a      	movs	r2, #10
 800de5c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800de5e:	4b02      	ldr	r3, [pc, #8]	@ (800de68 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800de60:	0018      	movs	r0, r3
 800de62:	46bd      	mov	sp, r7
 800de64:	b002      	add	sp, #8
 800de66:	bd80      	pop	{r7, pc}
 800de68:	20000028 	.word	0x20000028

0800de6c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b082      	sub	sp, #8
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
 800de74:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d101      	bne.n	800de80 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800de7c:	2303      	movs	r3, #3
 800de7e:	e00b      	b.n	800de98 <USBD_CDC_RegisterInterface+0x2c>
  }

  pdev->pUserData[pdev->classId] = fops;
 800de80:	687a      	ldr	r2, [r7, #4]
 800de82:	23b5      	movs	r3, #181	@ 0xb5
 800de84:	009b      	lsls	r3, r3, #2
 800de86:	58d3      	ldr	r3, [r2, r3]
 800de88:	687a      	ldr	r2, [r7, #4]
 800de8a:	33b0      	adds	r3, #176	@ 0xb0
 800de8c:	009b      	lsls	r3, r3, #2
 800de8e:	18d3      	adds	r3, r2, r3
 800de90:	3304      	adds	r3, #4
 800de92:	683a      	ldr	r2, [r7, #0]
 800de94:	601a      	str	r2, [r3, #0]

  return (uint8_t)USBD_OK;
 800de96:	2300      	movs	r3, #0
}
 800de98:	0018      	movs	r0, r3
 800de9a:	46bd      	mov	sp, r7
 800de9c:	b002      	add	sp, #8
 800de9e:	bd80      	pop	{r7, pc}

0800dea0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b086      	sub	sp, #24
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	60f8      	str	r0, [r7, #12]
 800dea8:	60b9      	str	r1, [r7, #8]
 800deaa:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800deac:	68fa      	ldr	r2, [r7, #12]
 800deae:	23b5      	movs	r3, #181	@ 0xb5
 800deb0:	009b      	lsls	r3, r3, #2
 800deb2:	58d2      	ldr	r2, [r2, r3]
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	32b0      	adds	r2, #176	@ 0xb0
 800deb8:	0092      	lsls	r2, r2, #2
 800deba:	58d3      	ldr	r3, [r2, r3]
 800debc:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800debe:	697b      	ldr	r3, [r7, #20]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d101      	bne.n	800dec8 <USBD_CDC_SetTxBuffer+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800dec4:	2303      	movs	r3, #3
 800dec6:	e00a      	b.n	800dede <USBD_CDC_SetTxBuffer+0x3e>
  }

  hcdc->TxBuffer = pbuff;
 800dec8:	697a      	ldr	r2, [r7, #20]
 800deca:	2382      	movs	r3, #130	@ 0x82
 800decc:	009b      	lsls	r3, r3, #2
 800dece:	68b9      	ldr	r1, [r7, #8]
 800ded0:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800ded2:	697a      	ldr	r2, [r7, #20]
 800ded4:	2384      	movs	r3, #132	@ 0x84
 800ded6:	009b      	lsls	r3, r3, #2
 800ded8:	6879      	ldr	r1, [r7, #4]
 800deda:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800dedc:	2300      	movs	r3, #0
}
 800dede:	0018      	movs	r0, r3
 800dee0:	46bd      	mov	sp, r7
 800dee2:	b006      	add	sp, #24
 800dee4:	bd80      	pop	{r7, pc}

0800dee6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800dee6:	b580      	push	{r7, lr}
 800dee8:	b084      	sub	sp, #16
 800deea:	af00      	add	r7, sp, #0
 800deec:	6078      	str	r0, [r7, #4]
 800deee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800def0:	687a      	ldr	r2, [r7, #4]
 800def2:	23b5      	movs	r3, #181	@ 0xb5
 800def4:	009b      	lsls	r3, r3, #2
 800def6:	58d2      	ldr	r2, [r2, r3]
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	32b0      	adds	r2, #176	@ 0xb0
 800defc:	0092      	lsls	r2, r2, #2
 800defe:	58d3      	ldr	r3, [r2, r3]
 800df00:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d101      	bne.n	800df0c <USBD_CDC_SetRxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800df08:	2303      	movs	r3, #3
 800df0a:	e005      	b.n	800df18 <USBD_CDC_SetRxBuffer+0x32>
  }

  hcdc->RxBuffer = pbuff;
 800df0c:	68fa      	ldr	r2, [r7, #12]
 800df0e:	2381      	movs	r3, #129	@ 0x81
 800df10:	009b      	lsls	r3, r3, #2
 800df12:	6839      	ldr	r1, [r7, #0]
 800df14:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800df16:	2300      	movs	r3, #0
}
 800df18:	0018      	movs	r0, r3
 800df1a:	46bd      	mov	sp, r7
 800df1c:	b004      	add	sp, #16
 800df1e:	bd80      	pop	{r7, pc}

0800df20 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800df20:	b590      	push	{r4, r7, lr}
 800df22:	b085      	sub	sp, #20
 800df24:	af00      	add	r7, sp, #0
 800df26:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800df28:	687a      	ldr	r2, [r7, #4]
 800df2a:	23b5      	movs	r3, #181	@ 0xb5
 800df2c:	009b      	lsls	r3, r3, #2
 800df2e:	58d2      	ldr	r2, [r2, r3]
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	32b0      	adds	r2, #176	@ 0xb0
 800df34:	0092      	lsls	r2, r2, #2
 800df36:	58d3      	ldr	r3, [r2, r3]
 800df38:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800df3a:	230f      	movs	r3, #15
 800df3c:	18fb      	adds	r3, r7, r3
 800df3e:	2201      	movs	r2, #1
 800df40:	701a      	strb	r2, [r3, #0]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800df42:	68bb      	ldr	r3, [r7, #8]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d101      	bne.n	800df4c <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800df48:	2303      	movs	r3, #3
 800df4a:	e030      	b.n	800dfae <USBD_CDC_TransmitPacket+0x8e>
  }

  if (hcdc->TxState == 0U)
 800df4c:	68ba      	ldr	r2, [r7, #8]
 800df4e:	2385      	movs	r3, #133	@ 0x85
 800df50:	009b      	lsls	r3, r3, #2
 800df52:	58d3      	ldr	r3, [r2, r3]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d127      	bne.n	800dfa8 <USBD_CDC_TransmitPacket+0x88>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800df58:	68ba      	ldr	r2, [r7, #8]
 800df5a:	2385      	movs	r3, #133	@ 0x85
 800df5c:	009b      	lsls	r3, r3, #2
 800df5e:	2101      	movs	r1, #1
 800df60:	50d1      	str	r1, [r2, r3]

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800df62:	4b15      	ldr	r3, [pc, #84]	@ (800dfb8 <USBD_CDC_TransmitPacket+0x98>)
 800df64:	781b      	ldrb	r3, [r3, #0]
 800df66:	001a      	movs	r2, r3
 800df68:	230f      	movs	r3, #15
 800df6a:	401a      	ands	r2, r3
 800df6c:	68b9      	ldr	r1, [r7, #8]
 800df6e:	2384      	movs	r3, #132	@ 0x84
 800df70:	009b      	lsls	r3, r3, #2
 800df72:	58c9      	ldr	r1, [r1, r3]
 800df74:	6878      	ldr	r0, [r7, #4]
 800df76:	0013      	movs	r3, r2
 800df78:	009b      	lsls	r3, r3, #2
 800df7a:	189b      	adds	r3, r3, r2
 800df7c:	009b      	lsls	r3, r3, #2
 800df7e:	18c3      	adds	r3, r0, r3
 800df80:	3318      	adds	r3, #24
 800df82:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800df84:	4b0c      	ldr	r3, [pc, #48]	@ (800dfb8 <USBD_CDC_TransmitPacket+0x98>)
 800df86:	7819      	ldrb	r1, [r3, #0]
 800df88:	68ba      	ldr	r2, [r7, #8]
 800df8a:	2382      	movs	r3, #130	@ 0x82
 800df8c:	009b      	lsls	r3, r3, #2
 800df8e:	58d4      	ldr	r4, [r2, r3]
 800df90:	68ba      	ldr	r2, [r7, #8]
 800df92:	2384      	movs	r3, #132	@ 0x84
 800df94:	009b      	lsls	r3, r3, #2
 800df96:	58d3      	ldr	r3, [r2, r3]
 800df98:	6878      	ldr	r0, [r7, #4]
 800df9a:	0022      	movs	r2, r4
 800df9c:	f002 f9f6 	bl	801038c <USBD_LL_Transmit>

    ret = USBD_OK;
 800dfa0:	230f      	movs	r3, #15
 800dfa2:	18fb      	adds	r3, r7, r3
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	701a      	strb	r2, [r3, #0]
  }

  return (uint8_t)ret;
 800dfa8:	230f      	movs	r3, #15
 800dfaa:	18fb      	adds	r3, r7, r3
 800dfac:	781b      	ldrb	r3, [r3, #0]
}
 800dfae:	0018      	movs	r0, r3
 800dfb0:	46bd      	mov	sp, r7
 800dfb2:	b005      	add	sp, #20
 800dfb4:	bd90      	pop	{r4, r7, pc}
 800dfb6:	46c0      	nop			@ (mov r8, r8)
 800dfb8:	200000af 	.word	0x200000af

0800dfbc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	b084      	sub	sp, #16
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800dfc4:	687a      	ldr	r2, [r7, #4]
 800dfc6:	23b5      	movs	r3, #181	@ 0xb5
 800dfc8:	009b      	lsls	r3, r3, #2
 800dfca:	58d2      	ldr	r2, [r2, r3]
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	32b0      	adds	r2, #176	@ 0xb0
 800dfd0:	0092      	lsls	r2, r2, #2
 800dfd2:	58d3      	ldr	r3, [r2, r3]
 800dfd4:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800dfd6:	687a      	ldr	r2, [r7, #4]
 800dfd8:	23b5      	movs	r3, #181	@ 0xb5
 800dfda:	009b      	lsls	r3, r3, #2
 800dfdc:	58d2      	ldr	r2, [r2, r3]
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	32b0      	adds	r2, #176	@ 0xb0
 800dfe2:	0092      	lsls	r2, r2, #2
 800dfe4:	58d3      	ldr	r3, [r2, r3]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d101      	bne.n	800dfee <USBD_CDC_ReceivePacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800dfea:	2303      	movs	r3, #3
 800dfec:	e01a      	b.n	800e024 <USBD_CDC_ReceivePacket+0x68>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	7c1b      	ldrb	r3, [r3, #16]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d10b      	bne.n	800e00e <USBD_CDC_ReceivePacket+0x52>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800dff6:	4b0d      	ldr	r3, [pc, #52]	@ (800e02c <USBD_CDC_ReceivePacket+0x70>)
 800dff8:	7819      	ldrb	r1, [r3, #0]
 800dffa:	68fa      	ldr	r2, [r7, #12]
 800dffc:	2381      	movs	r3, #129	@ 0x81
 800dffe:	009b      	lsls	r3, r3, #2
 800e000:	58d2      	ldr	r2, [r2, r3]
 800e002:	2380      	movs	r3, #128	@ 0x80
 800e004:	009b      	lsls	r3, r3, #2
 800e006:	6878      	ldr	r0, [r7, #4]
 800e008:	f002 f9f0 	bl	80103ec <USBD_LL_PrepareReceive>
 800e00c:	e009      	b.n	800e022 <USBD_CDC_ReceivePacket+0x66>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e00e:	4b07      	ldr	r3, [pc, #28]	@ (800e02c <USBD_CDC_ReceivePacket+0x70>)
 800e010:	7819      	ldrb	r1, [r3, #0]
 800e012:	68fa      	ldr	r2, [r7, #12]
 800e014:	2381      	movs	r3, #129	@ 0x81
 800e016:	009b      	lsls	r3, r3, #2
 800e018:	58d2      	ldr	r2, [r2, r3]
 800e01a:	6878      	ldr	r0, [r7, #4]
 800e01c:	2340      	movs	r3, #64	@ 0x40
 800e01e:	f002 f9e5 	bl	80103ec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e022:	2300      	movs	r3, #0
}
 800e024:	0018      	movs	r0, r3
 800e026:	46bd      	mov	sp, r7
 800e028:	b004      	add	sp, #16
 800e02a:	bd80      	pop	{r7, pc}
 800e02c:	200000b0 	.word	0x200000b0

0800e030 <USBD_Init>:
 * @param  id: Low level core index
 * @retval None
 */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
		USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e030:	b5b0      	push	{r4, r5, r7, lr}
 800e032:	b086      	sub	sp, #24
 800e034:	af00      	add	r7, sp, #0
 800e036:	60f8      	str	r0, [r7, #12]
 800e038:	60b9      	str	r1, [r7, #8]
 800e03a:	1dfb      	adds	r3, r7, #7
 800e03c:	701a      	strb	r2, [r3, #0]
	USBD_StatusTypeDef ret;

	/* Check whether the USB Host handle is valid */
	if (pdev == NULL)
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	2b00      	cmp	r3, #0
 800e042:	d10c      	bne.n	800e05e <USBD_Init+0x2e>
	{
#if (USBD_DEBUG_LEVEL > 1U)
		USBD_ErrLog("Invalid Device handle");
 800e044:	4b1d      	ldr	r3, [pc, #116]	@ (800e0bc <USBD_Init+0x8c>)
 800e046:	0018      	movs	r0, r3
 800e048:	f002 ffc8 	bl	8010fdc <iprintf>
 800e04c:	4b1c      	ldr	r3, [pc, #112]	@ (800e0c0 <USBD_Init+0x90>)
 800e04e:	0018      	movs	r0, r3
 800e050:	f002 ffc4 	bl	8010fdc <iprintf>
 800e054:	200a      	movs	r0, #10
 800e056:	f002 ffd1 	bl	8010ffc <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
		return USBD_FAIL;
 800e05a:	2303      	movs	r3, #3
 800e05c:	e029      	b.n	800e0b2 <USBD_Init+0x82>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
	/* Unlink previous class*/
	pdev->pClass[0] = NULL;
 800e05e:	68fa      	ldr	r2, [r7, #12]
 800e060:	23ae      	movs	r3, #174	@ 0xae
 800e062:	009b      	lsls	r3, r3, #2
 800e064:	2100      	movs	r1, #0
 800e066:	50d1      	str	r1, [r2, r3]
	pdev->pUserData[0] = NULL;
 800e068:	68fa      	ldr	r2, [r7, #12]
 800e06a:	23b1      	movs	r3, #177	@ 0xb1
 800e06c:	009b      	lsls	r3, r3, #2
 800e06e:	2100      	movs	r1, #0
 800e070:	50d1      	str	r1, [r2, r3]
#endif /* USE_USBD_COMPOSITE */

	pdev->pConfDesc = NULL;
 800e072:	68fa      	ldr	r2, [r7, #12]
 800e074:	23b4      	movs	r3, #180	@ 0xb4
 800e076:	009b      	lsls	r3, r3, #2
 800e078:	2100      	movs	r1, #0
 800e07a:	50d1      	str	r1, [r2, r3]

	/* Assign USBD Descriptors */
	if (pdesc != NULL)
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d004      	beq.n	800e08c <USBD_Init+0x5c>
	{
		pdev->pDesc = pdesc;
 800e082:	68fa      	ldr	r2, [r7, #12]
 800e084:	23ad      	movs	r3, #173	@ 0xad
 800e086:	009b      	lsls	r3, r3, #2
 800e088:	68b9      	ldr	r1, [r7, #8]
 800e08a:	50d1      	str	r1, [r2, r3]
	}

	/* Set Device initial State */
	pdev->dev_state = USBD_STATE_DEFAULT;
 800e08c:	68fa      	ldr	r2, [r7, #12]
 800e08e:	23a7      	movs	r3, #167	@ 0xa7
 800e090:	009b      	lsls	r3, r3, #2
 800e092:	2101      	movs	r1, #1
 800e094:	54d1      	strb	r1, [r2, r3]
	pdev->id = id;
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	1dfa      	adds	r2, r7, #7
 800e09a:	7812      	ldrb	r2, [r2, #0]
 800e09c:	701a      	strb	r2, [r3, #0]

	/* Initialize low level driver */
	ret = USBD_LL_Init(pdev);
 800e09e:	2517      	movs	r5, #23
 800e0a0:	197c      	adds	r4, r7, r5
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	0018      	movs	r0, r3
 800e0a6:	f001 ffc7 	bl	8010038 <USBD_LL_Init>
 800e0aa:	0003      	movs	r3, r0
 800e0ac:	7023      	strb	r3, [r4, #0]

	return ret;
 800e0ae:	197b      	adds	r3, r7, r5
 800e0b0:	781b      	ldrb	r3, [r3, #0]
}
 800e0b2:	0018      	movs	r0, r3
 800e0b4:	46bd      	mov	sp, r7
 800e0b6:	b006      	add	sp, #24
 800e0b8:	bdb0      	pop	{r4, r5, r7, pc}
 800e0ba:	46c0      	nop			@ (mov r8, r8)
 800e0bc:	08013734 	.word	0x08013734
 800e0c0:	0801373c 	.word	0x0801373c

0800e0c4 <USBD_RegisterClass>:
 * @param  pclass: Class handle
 * @retval USBD Status
 */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev,
		USBD_ClassTypeDef *pclass)
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b084      	sub	sp, #16
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]
 800e0cc:	6039      	str	r1, [r7, #0]
	uint16_t len = 0U;
 800e0ce:	230e      	movs	r3, #14
 800e0d0:	18fb      	adds	r3, r7, r3
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	801a      	strh	r2, [r3, #0]

	if (pclass == NULL)
 800e0d6:	683b      	ldr	r3, [r7, #0]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d10c      	bne.n	800e0f6 <USBD_RegisterClass+0x32>
	{
#if (USBD_DEBUG_LEVEL > 1U)
		USBD_ErrLog("Invalid Class handle");
 800e0dc:	4b1e      	ldr	r3, [pc, #120]	@ (800e158 <USBD_RegisterClass+0x94>)
 800e0de:	0018      	movs	r0, r3
 800e0e0:	f002 ff7c 	bl	8010fdc <iprintf>
 800e0e4:	4b1d      	ldr	r3, [pc, #116]	@ (800e15c <USBD_RegisterClass+0x98>)
 800e0e6:	0018      	movs	r0, r3
 800e0e8:	f002 ff78 	bl	8010fdc <iprintf>
 800e0ec:	200a      	movs	r0, #10
 800e0ee:	f002 ff85 	bl	8010ffc <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
		return USBD_FAIL;
 800e0f2:	2303      	movs	r3, #3
 800e0f4:	e02b      	b.n	800e14e <USBD_RegisterClass+0x8a>
	}

	/* link the class to the USB Device handle */
	pdev->pClass[0] = pclass;
 800e0f6:	687a      	ldr	r2, [r7, #4]
 800e0f8:	23ae      	movs	r3, #174	@ 0xae
 800e0fa:	009b      	lsls	r3, r3, #2
 800e0fc:	6839      	ldr	r1, [r7, #0]
 800e0fe:	50d1      	str	r1, [r2, r3]
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
	if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800e100:	687a      	ldr	r2, [r7, #4]
 800e102:	23b5      	movs	r3, #181	@ 0xb5
 800e104:	009b      	lsls	r3, r3, #2
 800e106:	58d2      	ldr	r2, [r2, r3]
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	32ae      	adds	r2, #174	@ 0xae
 800e10c:	0092      	lsls	r2, r2, #2
 800e10e:	58d3      	ldr	r3, [r2, r3]
 800e110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e112:	2b00      	cmp	r3, #0
 800e114:	d011      	beq.n	800e13a <USBD_RegisterClass+0x76>
	{
		pdev->pConfDesc =
				(void*) pdev->pClass[pdev->classId]->GetFSConfigDescriptor(
 800e116:	687a      	ldr	r2, [r7, #4]
 800e118:	23b5      	movs	r3, #181	@ 0xb5
 800e11a:	009b      	lsls	r3, r3, #2
 800e11c:	58d2      	ldr	r2, [r2, r3]
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	32ae      	adds	r2, #174	@ 0xae
 800e122:	0092      	lsls	r2, r2, #2
 800e124:	58d3      	ldr	r3, [r2, r3]
 800e126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e128:	220e      	movs	r2, #14
 800e12a:	18ba      	adds	r2, r7, r2
 800e12c:	0010      	movs	r0, r2
 800e12e:	4798      	blx	r3
 800e130:	0001      	movs	r1, r0
		pdev->pConfDesc =
 800e132:	687a      	ldr	r2, [r7, #4]
 800e134:	23b4      	movs	r3, #180	@ 0xb4
 800e136:	009b      	lsls	r3, r3, #2
 800e138:	50d1      	str	r1, [r2, r3]
						&len);
	}
#endif /* USE_USB_FS */

	/* Increment the NumClasses */
	pdev->NumClasses++;
 800e13a:	687a      	ldr	r2, [r7, #4]
 800e13c:	23b6      	movs	r3, #182	@ 0xb6
 800e13e:	009b      	lsls	r3, r3, #2
 800e140:	58d3      	ldr	r3, [r2, r3]
 800e142:	1c59      	adds	r1, r3, #1
 800e144:	687a      	ldr	r2, [r7, #4]
 800e146:	23b6      	movs	r3, #182	@ 0xb6
 800e148:	009b      	lsls	r3, r3, #2
 800e14a:	50d1      	str	r1, [r2, r3]

	return USBD_OK;
 800e14c:	2300      	movs	r3, #0
}
 800e14e:	0018      	movs	r0, r3
 800e150:	46bd      	mov	sp, r7
 800e152:	b004      	add	sp, #16
 800e154:	bd80      	pop	{r7, pc}
 800e156:	46c0      	nop			@ (mov r8, r8)
 800e158:	08013734 	.word	0x08013734
 800e15c:	08013754 	.word	0x08013754

0800e160 <USBD_Start>:
 *         Start the USB Device Core.
 * @param  pdev: Device Handle
 * @retval USBD Status
 */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b082      	sub	sp, #8
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

	/* Start the low level driver  */
	return USBD_LL_Start(pdev);
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	0018      	movs	r0, r3
 800e16c:	f001 ffd6 	bl	801011c <USBD_LL_Start>
 800e170:	0003      	movs	r3, r0
}
 800e172:	0018      	movs	r0, r3
 800e174:	46bd      	mov	sp, r7
 800e176:	b002      	add	sp, #8
 800e178:	bd80      	pop	{r7, pc}

0800e17a <USBD_RunTestMode>:
 *         Launch test mode process
 * @param  pdev: device instance
 * @retval status
 */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800e17a:	b580      	push	{r7, lr}
 800e17c:	b082      	sub	sp, #8
 800e17e:	af00      	add	r7, sp, #0
 800e180:	6078      	str	r0, [r7, #4]
  return ret;
#else
	/* Prevent unused argument compilation warning */
	UNUSED(pdev);

	return USBD_OK;
 800e182:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800e184:	0018      	movs	r0, r3
 800e186:	46bd      	mov	sp, r7
 800e188:	b002      	add	sp, #8
 800e18a:	bd80      	pop	{r7, pc}

0800e18c <USBD_SetClassConfig>:
 * @param  cfgidx: configuration index
 * @retval status
 */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e18c:	b590      	push	{r4, r7, lr}
 800e18e:	b085      	sub	sp, #20
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
 800e194:	000a      	movs	r2, r1
 800e196:	1cfb      	adds	r3, r7, #3
 800e198:	701a      	strb	r2, [r3, #0]
	USBD_StatusTypeDef ret = USBD_OK;
 800e19a:	210f      	movs	r1, #15
 800e19c:	187b      	adds	r3, r7, r1
 800e19e:	2200      	movs	r2, #0
 800e1a0:	701a      	strb	r2, [r3, #0]
        }
      }
    }
  }
#else
	if (pdev->pClass[0] != NULL)
 800e1a2:	687a      	ldr	r2, [r7, #4]
 800e1a4:	23ae      	movs	r3, #174	@ 0xae
 800e1a6:	009b      	lsls	r3, r3, #2
 800e1a8:	58d3      	ldr	r3, [r2, r3]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d00c      	beq.n	800e1c8 <USBD_SetClassConfig+0x3c>
	{
		/* Set configuration and Start the Class */
		ret = (USBD_StatusTypeDef) pdev->pClass[0]->Init(pdev, cfgidx);
 800e1ae:	687a      	ldr	r2, [r7, #4]
 800e1b0:	23ae      	movs	r3, #174	@ 0xae
 800e1b2:	009b      	lsls	r3, r3, #2
 800e1b4:	58d3      	ldr	r3, [r2, r3]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	187c      	adds	r4, r7, r1
 800e1ba:	1cfa      	adds	r2, r7, #3
 800e1bc:	7811      	ldrb	r1, [r2, #0]
 800e1be:	687a      	ldr	r2, [r7, #4]
 800e1c0:	0010      	movs	r0, r2
 800e1c2:	4798      	blx	r3
 800e1c4:	0003      	movs	r3, r0
 800e1c6:	7023      	strb	r3, [r4, #0]
	}
#endif /* USE_USBD_COMPOSITE */

	return ret;
 800e1c8:	230f      	movs	r3, #15
 800e1ca:	18fb      	adds	r3, r7, r3
 800e1cc:	781b      	ldrb	r3, [r3, #0]
}
 800e1ce:	0018      	movs	r0, r3
 800e1d0:	46bd      	mov	sp, r7
 800e1d2:	b005      	add	sp, #20
 800e1d4:	bd90      	pop	{r4, r7, pc}

0800e1d6 <USBD_ClrClassConfig>:
 * @param  pdev: device instance
 * @param  cfgidx: configuration index
 * @retval status: USBD_StatusTypeDef
 */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e1d6:	b590      	push	{r4, r7, lr}
 800e1d8:	b085      	sub	sp, #20
 800e1da:	af00      	add	r7, sp, #0
 800e1dc:	6078      	str	r0, [r7, #4]
 800e1de:	000a      	movs	r2, r1
 800e1e0:	1cfb      	adds	r3, r7, #3
 800e1e2:	701a      	strb	r2, [r3, #0]
	USBD_StatusTypeDef ret = USBD_OK;
 800e1e4:	240f      	movs	r4, #15
 800e1e6:	193b      	adds	r3, r7, r4
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#else
	/* Clear configuration  and De-initialize the Class process */
	if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800e1ec:	687a      	ldr	r2, [r7, #4]
 800e1ee:	23ae      	movs	r3, #174	@ 0xae
 800e1f0:	009b      	lsls	r3, r3, #2
 800e1f2:	58d3      	ldr	r3, [r2, r3]
 800e1f4:	685b      	ldr	r3, [r3, #4]
 800e1f6:	1cfa      	adds	r2, r7, #3
 800e1f8:	7811      	ldrb	r1, [r2, #0]
 800e1fa:	687a      	ldr	r2, [r7, #4]
 800e1fc:	0010      	movs	r0, r2
 800e1fe:	4798      	blx	r3
 800e200:	1e03      	subs	r3, r0, #0
 800e202:	d002      	beq.n	800e20a <USBD_ClrClassConfig+0x34>
	{
		ret = USBD_FAIL;
 800e204:	193b      	adds	r3, r7, r4
 800e206:	2203      	movs	r2, #3
 800e208:	701a      	strb	r2, [r3, #0]
	}
#endif /* USE_USBD_COMPOSITE */

	return ret;
 800e20a:	230f      	movs	r3, #15
 800e20c:	18fb      	adds	r3, r7, r3
 800e20e:	781b      	ldrb	r3, [r3, #0]
}
 800e210:	0018      	movs	r0, r3
 800e212:	46bd      	mov	sp, r7
 800e214:	b005      	add	sp, #20
 800e216:	bd90      	pop	{r4, r7, pc}

0800e218 <USBD_LL_SetupStage>:
 *         Handle the setup stage
 * @param  pdev: device instance
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e218:	b590      	push	{r4, r7, lr}
 800e21a:	b085      	sub	sp, #20
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
 800e220:	6039      	str	r1, [r7, #0]
	USBD_StatusTypeDef ret;

	USBD_ParseSetupRequest(&pdev->request, psetup);
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	4a30      	ldr	r2, [pc, #192]	@ (800e2e8 <USBD_LL_SetupStage+0xd0>)
 800e226:	4694      	mov	ip, r2
 800e228:	4463      	add	r3, ip
 800e22a:	683a      	ldr	r2, [r7, #0]
 800e22c:	0011      	movs	r1, r2
 800e22e:	0018      	movs	r0, r3
 800e230:	f001 fa5d 	bl	800f6ee <USBD_ParseSetupRequest>

	pdev->ep0_state = USBD_EP0_SETUP;
 800e234:	687a      	ldr	r2, [r7, #4]
 800e236:	23a5      	movs	r3, #165	@ 0xa5
 800e238:	009b      	lsls	r3, r3, #2
 800e23a:	2101      	movs	r1, #1
 800e23c:	50d1      	str	r1, [r2, r3]

	pdev->ep0_data_len = pdev->request.wLength;
 800e23e:	687a      	ldr	r2, [r7, #4]
 800e240:	23ac      	movs	r3, #172	@ 0xac
 800e242:	009b      	lsls	r3, r3, #2
 800e244:	5ad3      	ldrh	r3, [r2, r3]
 800e246:	0019      	movs	r1, r3
 800e248:	687a      	ldr	r2, [r7, #4]
 800e24a:	23a6      	movs	r3, #166	@ 0xa6
 800e24c:	009b      	lsls	r3, r3, #2
 800e24e:	50d1      	str	r1, [r2, r3]

	switch (pdev->request.bmRequest & 0x1FU)
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	4a25      	ldr	r2, [pc, #148]	@ (800e2e8 <USBD_LL_SetupStage+0xd0>)
 800e254:	5c9b      	ldrb	r3, [r3, r2]
 800e256:	001a      	movs	r2, r3
 800e258:	231f      	movs	r3, #31
 800e25a:	4013      	ands	r3, r2
 800e25c:	2b02      	cmp	r3, #2
 800e25e:	d01f      	beq.n	800e2a0 <USBD_LL_SetupStage+0x88>
 800e260:	d82b      	bhi.n	800e2ba <USBD_LL_SetupStage+0xa2>
 800e262:	2b00      	cmp	r3, #0
 800e264:	d002      	beq.n	800e26c <USBD_LL_SetupStage+0x54>
 800e266:	2b01      	cmp	r3, #1
 800e268:	d00d      	beq.n	800e286 <USBD_LL_SetupStage+0x6e>
 800e26a:	e026      	b.n	800e2ba <USBD_LL_SetupStage+0xa2>
	{
	case USB_REQ_RECIPIENT_DEVICE:
		ret = USBD_StdDevReq(pdev, &pdev->request);
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	4a1e      	ldr	r2, [pc, #120]	@ (800e2e8 <USBD_LL_SetupStage+0xd0>)
 800e270:	189a      	adds	r2, r3, r2
 800e272:	230f      	movs	r3, #15
 800e274:	18fc      	adds	r4, r7, r3
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	0011      	movs	r1, r2
 800e27a:	0018      	movs	r0, r3
 800e27c:	f000 fb5c 	bl	800e938 <USBD_StdDevReq>
 800e280:	0003      	movs	r3, r0
 800e282:	7023      	strb	r3, [r4, #0]
		break;
 800e284:	e029      	b.n	800e2da <USBD_LL_SetupStage+0xc2>

	case USB_REQ_RECIPIENT_INTERFACE:
		ret = USBD_StdItfReq(pdev, &pdev->request);
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	4a17      	ldr	r2, [pc, #92]	@ (800e2e8 <USBD_LL_SetupStage+0xd0>)
 800e28a:	189a      	adds	r2, r3, r2
 800e28c:	230f      	movs	r3, #15
 800e28e:	18fc      	adds	r4, r7, r3
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	0011      	movs	r1, r2
 800e294:	0018      	movs	r0, r3
 800e296:	f000 fbcd 	bl	800ea34 <USBD_StdItfReq>
 800e29a:	0003      	movs	r3, r0
 800e29c:	7023      	strb	r3, [r4, #0]
		break;
 800e29e:	e01c      	b.n	800e2da <USBD_LL_SetupStage+0xc2>

	case USB_REQ_RECIPIENT_ENDPOINT:
		ret = USBD_StdEPReq(pdev, &pdev->request);
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	4a11      	ldr	r2, [pc, #68]	@ (800e2e8 <USBD_LL_SetupStage+0xd0>)
 800e2a4:	189a      	adds	r2, r3, r2
 800e2a6:	230f      	movs	r3, #15
 800e2a8:	18fc      	adds	r4, r7, r3
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	0011      	movs	r1, r2
 800e2ae:	0018      	movs	r0, r3
 800e2b0:	f000 fc4d 	bl	800eb4e <USBD_StdEPReq>
 800e2b4:	0003      	movs	r3, r0
 800e2b6:	7023      	strb	r3, [r4, #0]
		break;
 800e2b8:	e00f      	b.n	800e2da <USBD_LL_SetupStage+0xc2>

	default:
		ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	4a0a      	ldr	r2, [pc, #40]	@ (800e2e8 <USBD_LL_SetupStage+0xd0>)
 800e2be:	5c9b      	ldrb	r3, [r3, r2]
 800e2c0:	227f      	movs	r2, #127	@ 0x7f
 800e2c2:	4393      	bics	r3, r2
 800e2c4:	b2da      	uxtb	r2, r3
 800e2c6:	230f      	movs	r3, #15
 800e2c8:	18fc      	adds	r4, r7, r3
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	0011      	movs	r1, r2
 800e2ce:	0018      	movs	r0, r3
 800e2d0:	f001 ffab 	bl	801022a <USBD_LL_StallEP>
 800e2d4:	0003      	movs	r3, r0
 800e2d6:	7023      	strb	r3, [r4, #0]
		break;
 800e2d8:	46c0      	nop			@ (mov r8, r8)
	}

	return ret;
 800e2da:	230f      	movs	r3, #15
 800e2dc:	18fb      	adds	r3, r7, r3
 800e2de:	781b      	ldrb	r3, [r3, #0]
}
 800e2e0:	0018      	movs	r0, r3
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	b005      	add	sp, #20
 800e2e6:	bd90      	pop	{r4, r7, pc}
 800e2e8:	000002aa 	.word	0x000002aa

0800e2ec <USBD_LL_DataOutStage>:
 * @param  pdata: data pointer
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
		uint8_t *pdata)
{
 800e2ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2ee:	b087      	sub	sp, #28
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	60f8      	str	r0, [r7, #12]
 800e2f4:	607a      	str	r2, [r7, #4]
 800e2f6:	200b      	movs	r0, #11
 800e2f8:	183b      	adds	r3, r7, r0
 800e2fa:	1c0a      	adds	r2, r1, #0
 800e2fc:	701a      	strb	r2, [r3, #0]
	USBD_EndpointTypeDef *pep;
	USBD_StatusTypeDef ret = USBD_OK;
 800e2fe:	2317      	movs	r3, #23
 800e300:	18fb      	adds	r3, r7, r3
 800e302:	2200      	movs	r2, #0
 800e304:	701a      	strb	r2, [r3, #0]
	uint8_t idx;

	if (epnum == 0U)
 800e306:	183b      	adds	r3, r7, r0
 800e308:	781b      	ldrb	r3, [r3, #0]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d000      	beq.n	800e310 <USBD_LL_DataOutStage+0x24>
 800e30e:	e084      	b.n	800e41a <USBD_LL_DataOutStage+0x12e>
	{
		pep = &pdev->ep_out[0];
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	3355      	adds	r3, #85	@ 0x55
 800e314:	33ff      	adds	r3, #255	@ 0xff
 800e316:	613b      	str	r3, [r7, #16]

		if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e318:	68fa      	ldr	r2, [r7, #12]
 800e31a:	23a5      	movs	r3, #165	@ 0xa5
 800e31c:	009b      	lsls	r3, r3, #2
 800e31e:	58d3      	ldr	r3, [r2, r3]
 800e320:	2b03      	cmp	r3, #3
 800e322:	d000      	beq.n	800e326 <USBD_LL_DataOutStage+0x3a>
 800e324:	e0c0      	b.n	800e4a8 <USBD_LL_DataOutStage+0x1bc>
		{
			if (pep->rem_length > pep->maxpacket)
 800e326:	693b      	ldr	r3, [r7, #16]
 800e328:	689a      	ldr	r2, [r3, #8]
 800e32a:	693b      	ldr	r3, [r7, #16]
 800e32c:	68db      	ldr	r3, [r3, #12]
 800e32e:	429a      	cmp	r2, r3
 800e330:	d914      	bls.n	800e35c <USBD_LL_DataOutStage+0x70>
			{
				pep->rem_length -= pep->maxpacket;
 800e332:	693b      	ldr	r3, [r7, #16]
 800e334:	689a      	ldr	r2, [r3, #8]
 800e336:	693b      	ldr	r3, [r7, #16]
 800e338:	68db      	ldr	r3, [r3, #12]
 800e33a:	1ad2      	subs	r2, r2, r3
 800e33c:	693b      	ldr	r3, [r7, #16]
 800e33e:	609a      	str	r2, [r3, #8]

				(void) USBD_CtlContinueRx(pdev, pdata,
						MIN(pep->rem_length, pep->maxpacket));
 800e340:	693b      	ldr	r3, [r7, #16]
 800e342:	68d9      	ldr	r1, [r3, #12]
 800e344:	693b      	ldr	r3, [r7, #16]
 800e346:	689a      	ldr	r2, [r3, #8]
				(void) USBD_CtlContinueRx(pdev, pdata,
 800e348:	000b      	movs	r3, r1
 800e34a:	4293      	cmp	r3, r2
 800e34c:	d900      	bls.n	800e350 <USBD_LL_DataOutStage+0x64>
 800e34e:	0013      	movs	r3, r2
 800e350:	6879      	ldr	r1, [r7, #4]
 800e352:	68f8      	ldr	r0, [r7, #12]
 800e354:	001a      	movs	r2, r3
 800e356:	f001 fadc 	bl	800f912 <USBD_CtlContinueRx>
 800e35a:	e0a5      	b.n	800e4a8 <USBD_LL_DataOutStage+0x1bc>
			}
			else
			{
				/* Find the class ID relative to the current request */
				switch (pdev->request.bmRequest & 0x1FU)
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	4a55      	ldr	r2, [pc, #340]	@ (800e4b4 <USBD_LL_DataOutStage+0x1c8>)
 800e360:	5c9b      	ldrb	r3, [r3, r2]
 800e362:	001a      	movs	r2, r3
 800e364:	231f      	movs	r3, #31
 800e366:	4013      	ands	r3, r2
 800e368:	2b02      	cmp	r3, #2
 800e36a:	d018      	beq.n	800e39e <USBD_LL_DataOutStage+0xb2>
 800e36c:	d825      	bhi.n	800e3ba <USBD_LL_DataOutStage+0xce>
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d002      	beq.n	800e378 <USBD_LL_DataOutStage+0x8c>
 800e372:	2b01      	cmp	r3, #1
 800e374:	d005      	beq.n	800e382 <USBD_LL_DataOutStage+0x96>
 800e376:	e020      	b.n	800e3ba <USBD_LL_DataOutStage+0xce>
				{
				case USB_REQ_RECIPIENT_DEVICE:
					/* Device requests must be managed by the first instantiated class
					 (or duplicated by all classes for simplicity) */
					idx = 0U;
 800e378:	2316      	movs	r3, #22
 800e37a:	18fb      	adds	r3, r7, r3
 800e37c:	2200      	movs	r2, #0
 800e37e:	701a      	strb	r2, [r3, #0]
					break;
 800e380:	e020      	b.n	800e3c4 <USBD_LL_DataOutStage+0xd8>

				case USB_REQ_RECIPIENT_INTERFACE:
					idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	4a4c      	ldr	r2, [pc, #304]	@ (800e4b8 <USBD_LL_DataOutStage+0x1cc>)
 800e386:	5a9b      	ldrh	r3, [r3, r2]
 800e388:	b2da      	uxtb	r2, r3
 800e38a:	2316      	movs	r3, #22
 800e38c:	18fc      	adds	r4, r7, r3
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	0011      	movs	r1, r2
 800e392:	0018      	movs	r0, r3
 800e394:	f000 fa31 	bl	800e7fa <USBD_CoreFindIF>
 800e398:	0003      	movs	r3, r0
 800e39a:	7023      	strb	r3, [r4, #0]
					break;
 800e39c:	e012      	b.n	800e3c4 <USBD_LL_DataOutStage+0xd8>

				case USB_REQ_RECIPIENT_ENDPOINT:
					idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	4a45      	ldr	r2, [pc, #276]	@ (800e4b8 <USBD_LL_DataOutStage+0x1cc>)
 800e3a2:	5a9b      	ldrh	r3, [r3, r2]
 800e3a4:	b2da      	uxtb	r2, r3
 800e3a6:	2316      	movs	r3, #22
 800e3a8:	18fc      	adds	r4, r7, r3
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	0011      	movs	r1, r2
 800e3ae:	0018      	movs	r0, r3
 800e3b0:	f000 fa2f 	bl	800e812 <USBD_CoreFindEP>
 800e3b4:	0003      	movs	r3, r0
 800e3b6:	7023      	strb	r3, [r4, #0]
					break;
 800e3b8:	e004      	b.n	800e3c4 <USBD_LL_DataOutStage+0xd8>

				default:
					/* Back to the first class in case of doubt */
					idx = 0U;
 800e3ba:	2316      	movs	r3, #22
 800e3bc:	18fb      	adds	r3, r7, r3
 800e3be:	2200      	movs	r2, #0
 800e3c0:	701a      	strb	r2, [r3, #0]
					break;
 800e3c2:	46c0      	nop			@ (mov r8, r8)
				}

				if (idx < USBD_MAX_SUPPORTED_CLASS)
 800e3c4:	2116      	movs	r1, #22
 800e3c6:	187b      	adds	r3, r7, r1
 800e3c8:	781b      	ldrb	r3, [r3, #0]
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d120      	bne.n	800e410 <USBD_LL_DataOutStage+0x124>
				{
					/* Setup the class ID and route the request to the relative class function */
					if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3ce:	68fa      	ldr	r2, [r7, #12]
 800e3d0:	23a7      	movs	r3, #167	@ 0xa7
 800e3d2:	009b      	lsls	r3, r3, #2
 800e3d4:	5cd3      	ldrb	r3, [r2, r3]
 800e3d6:	b2db      	uxtb	r3, r3
 800e3d8:	2b03      	cmp	r3, #3
 800e3da:	d119      	bne.n	800e410 <USBD_LL_DataOutStage+0x124>
					{
						if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800e3dc:	187b      	adds	r3, r7, r1
 800e3de:	781a      	ldrb	r2, [r3, #0]
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	32ae      	adds	r2, #174	@ 0xae
 800e3e4:	0092      	lsls	r2, r2, #2
 800e3e6:	58d3      	ldr	r3, [r2, r3]
 800e3e8:	691b      	ldr	r3, [r3, #16]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d010      	beq.n	800e410 <USBD_LL_DataOutStage+0x124>
						{
							pdev->classId = idx;
 800e3ee:	0008      	movs	r0, r1
 800e3f0:	187b      	adds	r3, r7, r1
 800e3f2:	7819      	ldrb	r1, [r3, #0]
 800e3f4:	68fa      	ldr	r2, [r7, #12]
 800e3f6:	23b5      	movs	r3, #181	@ 0xb5
 800e3f8:	009b      	lsls	r3, r3, #2
 800e3fa:	50d1      	str	r1, [r2, r3]
							pdev->pClass[idx]->EP0_RxReady(pdev);
 800e3fc:	183b      	adds	r3, r7, r0
 800e3fe:	781a      	ldrb	r2, [r3, #0]
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	32ae      	adds	r2, #174	@ 0xae
 800e404:	0092      	lsls	r2, r2, #2
 800e406:	58d3      	ldr	r3, [r2, r3]
 800e408:	691b      	ldr	r3, [r3, #16]
 800e40a:	68fa      	ldr	r2, [r7, #12]
 800e40c:	0010      	movs	r0, r2
 800e40e:	4798      	blx	r3
						}
					}
				}

				(void) USBD_CtlSendStatus(pdev);
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	0018      	movs	r0, r3
 800e414:	f001 fa8e 	bl	800f934 <USBD_CtlSendStatus>
 800e418:	e046      	b.n	800e4a8 <USBD_LL_DataOutStage+0x1bc>
		}
	}
	else
	{
		/* Get the class index relative to this interface */
		idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800e41a:	260b      	movs	r6, #11
 800e41c:	19bb      	adds	r3, r7, r6
 800e41e:	781b      	ldrb	r3, [r3, #0]
 800e420:	227f      	movs	r2, #127	@ 0x7f
 800e422:	4013      	ands	r3, r2
 800e424:	b2da      	uxtb	r2, r3
 800e426:	2516      	movs	r5, #22
 800e428:	197c      	adds	r4, r7, r5
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	0011      	movs	r1, r2
 800e42e:	0018      	movs	r0, r3
 800e430:	f000 f9ef 	bl	800e812 <USBD_CoreFindEP>
 800e434:	0003      	movs	r3, r0
 800e436:	7023      	strb	r3, [r4, #0]

		if (((uint16_t) idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e438:	0029      	movs	r1, r5
 800e43a:	187b      	adds	r3, r7, r1
 800e43c:	781b      	ldrb	r3, [r3, #0]
 800e43e:	2bff      	cmp	r3, #255	@ 0xff
 800e440:	d032      	beq.n	800e4a8 <USBD_LL_DataOutStage+0x1bc>
 800e442:	187b      	adds	r3, r7, r1
 800e444:	781b      	ldrb	r3, [r3, #0]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d12e      	bne.n	800e4a8 <USBD_LL_DataOutStage+0x1bc>
		{
			/* Call the class data out function to manage the request */
			if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e44a:	68fa      	ldr	r2, [r7, #12]
 800e44c:	23a7      	movs	r3, #167	@ 0xa7
 800e44e:	009b      	lsls	r3, r3, #2
 800e450:	5cd3      	ldrb	r3, [r2, r3]
 800e452:	b2db      	uxtb	r3, r3
 800e454:	2b03      	cmp	r3, #3
 800e456:	d11f      	bne.n	800e498 <USBD_LL_DataOutStage+0x1ac>
			{
				if (pdev->pClass[idx]->DataOut != NULL)
 800e458:	187b      	adds	r3, r7, r1
 800e45a:	781a      	ldrb	r2, [r3, #0]
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	32ae      	adds	r2, #174	@ 0xae
 800e460:	0092      	lsls	r2, r2, #2
 800e462:	58d3      	ldr	r3, [r2, r3]
 800e464:	699b      	ldr	r3, [r3, #24]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d016      	beq.n	800e498 <USBD_LL_DataOutStage+0x1ac>
				{
					pdev->classId = idx;
 800e46a:	0008      	movs	r0, r1
 800e46c:	187b      	adds	r3, r7, r1
 800e46e:	7819      	ldrb	r1, [r3, #0]
 800e470:	68fa      	ldr	r2, [r7, #12]
 800e472:	23b5      	movs	r3, #181	@ 0xb5
 800e474:	009b      	lsls	r3, r3, #2
 800e476:	50d1      	str	r1, [r2, r3]
					ret = (USBD_StatusTypeDef) pdev->pClass[idx]->DataOut(pdev,
 800e478:	183b      	adds	r3, r7, r0
 800e47a:	781a      	ldrb	r2, [r3, #0]
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	32ae      	adds	r2, #174	@ 0xae
 800e480:	0092      	lsls	r2, r2, #2
 800e482:	58d3      	ldr	r3, [r2, r3]
 800e484:	699b      	ldr	r3, [r3, #24]
 800e486:	2217      	movs	r2, #23
 800e488:	18bc      	adds	r4, r7, r2
 800e48a:	19ba      	adds	r2, r7, r6
 800e48c:	7811      	ldrb	r1, [r2, #0]
 800e48e:	68fa      	ldr	r2, [r7, #12]
 800e490:	0010      	movs	r0, r2
 800e492:	4798      	blx	r3
 800e494:	0003      	movs	r3, r0
 800e496:	7023      	strb	r3, [r4, #0]
							epnum);
				}
			}
			if (ret != USBD_OK)
 800e498:	2217      	movs	r2, #23
 800e49a:	18bb      	adds	r3, r7, r2
 800e49c:	781b      	ldrb	r3, [r3, #0]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d002      	beq.n	800e4a8 <USBD_LL_DataOutStage+0x1bc>
			{
				return ret;
 800e4a2:	18bb      	adds	r3, r7, r2
 800e4a4:	781b      	ldrb	r3, [r3, #0]
 800e4a6:	e000      	b.n	800e4aa <USBD_LL_DataOutStage+0x1be>
			}
		}
	}

	return USBD_OK;
 800e4a8:	2300      	movs	r3, #0
}
 800e4aa:	0018      	movs	r0, r3
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	b007      	add	sp, #28
 800e4b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4b2:	46c0      	nop			@ (mov r8, r8)
 800e4b4:	000002aa 	.word	0x000002aa
 800e4b8:	000002ae 	.word	0x000002ae

0800e4bc <USBD_LL_DataInStage>:
 * @param  epnum: endpoint index
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
		uint8_t *pdata)
{
 800e4bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e4be:	b087      	sub	sp, #28
 800e4c0:	af00      	add	r7, sp, #0
 800e4c2:	60f8      	str	r0, [r7, #12]
 800e4c4:	607a      	str	r2, [r7, #4]
 800e4c6:	200b      	movs	r0, #11
 800e4c8:	183b      	adds	r3, r7, r0
 800e4ca:	1c0a      	adds	r2, r1, #0
 800e4cc:	701a      	strb	r2, [r3, #0]
	USBD_EndpointTypeDef *pep;
	USBD_StatusTypeDef ret;
	uint8_t idx;

	if (epnum == 0U)
 800e4ce:	183b      	adds	r3, r7, r0
 800e4d0:	781b      	ldrb	r3, [r3, #0]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d000      	beq.n	800e4d8 <USBD_LL_DataInStage+0x1c>
 800e4d6:	e07d      	b.n	800e5d4 <USBD_LL_DataInStage+0x118>
	{
		pep = &pdev->ep_in[0];
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	3314      	adds	r3, #20
 800e4dc:	613b      	str	r3, [r7, #16]

		if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e4de:	68fa      	ldr	r2, [r7, #12]
 800e4e0:	23a5      	movs	r3, #165	@ 0xa5
 800e4e2:	009b      	lsls	r3, r3, #2
 800e4e4:	58d3      	ldr	r3, [r2, r3]
 800e4e6:	2b02      	cmp	r3, #2
 800e4e8:	d164      	bne.n	800e5b4 <USBD_LL_DataInStage+0xf8>
		{
			if (pep->rem_length > pep->maxpacket)
 800e4ea:	693b      	ldr	r3, [r7, #16]
 800e4ec:	689a      	ldr	r2, [r3, #8]
 800e4ee:	693b      	ldr	r3, [r7, #16]
 800e4f0:	68db      	ldr	r3, [r3, #12]
 800e4f2:	429a      	cmp	r2, r3
 800e4f4:	d914      	bls.n	800e520 <USBD_LL_DataInStage+0x64>
			{
				pep->rem_length -= pep->maxpacket;
 800e4f6:	693b      	ldr	r3, [r7, #16]
 800e4f8:	689a      	ldr	r2, [r3, #8]
 800e4fa:	693b      	ldr	r3, [r7, #16]
 800e4fc:	68db      	ldr	r3, [r3, #12]
 800e4fe:	1ad2      	subs	r2, r2, r3
 800e500:	693b      	ldr	r3, [r7, #16]
 800e502:	609a      	str	r2, [r3, #8]

				(void) USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e504:	693b      	ldr	r3, [r7, #16]
 800e506:	689a      	ldr	r2, [r3, #8]
 800e508:	6879      	ldr	r1, [r7, #4]
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	0018      	movs	r0, r3
 800e50e:	f001 f9cf 	bl	800f8b0 <USBD_CtlContinueSendData>

				/* Prepare endpoint for premature end of transfer */
				(void) USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e512:	68f8      	ldr	r0, [r7, #12]
 800e514:	2300      	movs	r3, #0
 800e516:	2200      	movs	r2, #0
 800e518:	2100      	movs	r1, #0
 800e51a:	f001 ff67 	bl	80103ec <USBD_LL_PrepareReceive>
 800e51e:	e049      	b.n	800e5b4 <USBD_LL_DataInStage+0xf8>
			}
			else
			{
				/* last packet is MPS multiple, so send ZLP packet */
				if ((pep->maxpacket == pep->rem_length)
 800e520:	693b      	ldr	r3, [r7, #16]
 800e522:	68da      	ldr	r2, [r3, #12]
 800e524:	693b      	ldr	r3, [r7, #16]
 800e526:	689b      	ldr	r3, [r3, #8]
 800e528:	429a      	cmp	r2, r3
 800e52a:	d11f      	bne.n	800e56c <USBD_LL_DataInStage+0xb0>
						&& (pep->total_length >= pep->maxpacket)
 800e52c:	693b      	ldr	r3, [r7, #16]
 800e52e:	685a      	ldr	r2, [r3, #4]
 800e530:	693b      	ldr	r3, [r7, #16]
 800e532:	68db      	ldr	r3, [r3, #12]
 800e534:	429a      	cmp	r2, r3
 800e536:	d319      	bcc.n	800e56c <USBD_LL_DataInStage+0xb0>
						&& (pep->total_length < pdev->ep0_data_len))
 800e538:	693b      	ldr	r3, [r7, #16]
 800e53a:	685a      	ldr	r2, [r3, #4]
 800e53c:	68f9      	ldr	r1, [r7, #12]
 800e53e:	23a6      	movs	r3, #166	@ 0xa6
 800e540:	009b      	lsls	r3, r3, #2
 800e542:	58cb      	ldr	r3, [r1, r3]
 800e544:	429a      	cmp	r2, r3
 800e546:	d211      	bcs.n	800e56c <USBD_LL_DataInStage+0xb0>
				{
					(void) USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	2200      	movs	r2, #0
 800e54c:	2100      	movs	r1, #0
 800e54e:	0018      	movs	r0, r3
 800e550:	f001 f9ae 	bl	800f8b0 <USBD_CtlContinueSendData>
					pdev->ep0_data_len = 0U;
 800e554:	68fa      	ldr	r2, [r7, #12]
 800e556:	23a6      	movs	r3, #166	@ 0xa6
 800e558:	009b      	lsls	r3, r3, #2
 800e55a:	2100      	movs	r1, #0
 800e55c:	50d1      	str	r1, [r2, r3]

					/* Prepare endpoint for premature end of transfer */
					(void) USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e55e:	68f8      	ldr	r0, [r7, #12]
 800e560:	2300      	movs	r3, #0
 800e562:	2200      	movs	r2, #0
 800e564:	2100      	movs	r1, #0
 800e566:	f001 ff41 	bl	80103ec <USBD_LL_PrepareReceive>
 800e56a:	e023      	b.n	800e5b4 <USBD_LL_DataInStage+0xf8>
				}
				else
				{
					if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e56c:	68fa      	ldr	r2, [r7, #12]
 800e56e:	23a7      	movs	r3, #167	@ 0xa7
 800e570:	009b      	lsls	r3, r3, #2
 800e572:	5cd3      	ldrb	r3, [r2, r3]
 800e574:	b2db      	uxtb	r3, r3
 800e576:	2b03      	cmp	r3, #3
 800e578:	d113      	bne.n	800e5a2 <USBD_LL_DataInStage+0xe6>
					{
						if (pdev->pClass[0]->EP0_TxSent != NULL)
 800e57a:	68fa      	ldr	r2, [r7, #12]
 800e57c:	23ae      	movs	r3, #174	@ 0xae
 800e57e:	009b      	lsls	r3, r3, #2
 800e580:	58d3      	ldr	r3, [r2, r3]
 800e582:	68db      	ldr	r3, [r3, #12]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d00c      	beq.n	800e5a2 <USBD_LL_DataInStage+0xe6>
						{
							pdev->classId = 0U;
 800e588:	68fa      	ldr	r2, [r7, #12]
 800e58a:	23b5      	movs	r3, #181	@ 0xb5
 800e58c:	009b      	lsls	r3, r3, #2
 800e58e:	2100      	movs	r1, #0
 800e590:	50d1      	str	r1, [r2, r3]
							pdev->pClass[0]->EP0_TxSent(pdev);
 800e592:	68fa      	ldr	r2, [r7, #12]
 800e594:	23ae      	movs	r3, #174	@ 0xae
 800e596:	009b      	lsls	r3, r3, #2
 800e598:	58d3      	ldr	r3, [r2, r3]
 800e59a:	68db      	ldr	r3, [r3, #12]
 800e59c:	68fa      	ldr	r2, [r7, #12]
 800e59e:	0010      	movs	r0, r2
 800e5a0:	4798      	blx	r3
						}
					}
					(void) USBD_LL_StallEP(pdev, 0x80U);
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	2180      	movs	r1, #128	@ 0x80
 800e5a6:	0018      	movs	r0, r3
 800e5a8:	f001 fe3f 	bl	801022a <USBD_LL_StallEP>
					(void) USBD_CtlReceiveStatus(pdev);
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	0018      	movs	r0, r3
 800e5b0:	f001 f9d4 	bl	800f95c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
		}

		if (pdev->dev_test_mode != 0U)
 800e5b4:	68fa      	ldr	r2, [r7, #12]
 800e5b6:	23a8      	movs	r3, #168	@ 0xa8
 800e5b8:	009b      	lsls	r3, r3, #2
 800e5ba:	5cd3      	ldrb	r3, [r2, r3]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d050      	beq.n	800e662 <USBD_LL_DataInStage+0x1a6>
		{
			(void) USBD_RunTestMode(pdev);
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	0018      	movs	r0, r3
 800e5c4:	f7ff fdd9 	bl	800e17a <USBD_RunTestMode>
			pdev->dev_test_mode = 0U;
 800e5c8:	68fa      	ldr	r2, [r7, #12]
 800e5ca:	23a8      	movs	r3, #168	@ 0xa8
 800e5cc:	009b      	lsls	r3, r3, #2
 800e5ce:	2100      	movs	r1, #0
 800e5d0:	54d1      	strb	r1, [r2, r3]
 800e5d2:	e046      	b.n	800e662 <USBD_LL_DataInStage+0x1a6>
		}
	}
	else
	{
		/* Get the class index relative to this interface */
		idx = USBD_CoreFindEP(pdev, ((uint8_t) epnum | 0x80U));
 800e5d4:	260b      	movs	r6, #11
 800e5d6:	19bb      	adds	r3, r7, r6
 800e5d8:	781b      	ldrb	r3, [r3, #0]
 800e5da:	2280      	movs	r2, #128	@ 0x80
 800e5dc:	4252      	negs	r2, r2
 800e5de:	4313      	orrs	r3, r2
 800e5e0:	b2da      	uxtb	r2, r3
 800e5e2:	2517      	movs	r5, #23
 800e5e4:	197c      	adds	r4, r7, r5
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	0011      	movs	r1, r2
 800e5ea:	0018      	movs	r0, r3
 800e5ec:	f000 f911 	bl	800e812 <USBD_CoreFindEP>
 800e5f0:	0003      	movs	r3, r0
 800e5f2:	7023      	strb	r3, [r4, #0]

		if (((uint16_t) idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e5f4:	0029      	movs	r1, r5
 800e5f6:	187b      	adds	r3, r7, r1
 800e5f8:	781b      	ldrb	r3, [r3, #0]
 800e5fa:	2bff      	cmp	r3, #255	@ 0xff
 800e5fc:	d031      	beq.n	800e662 <USBD_LL_DataInStage+0x1a6>
 800e5fe:	187b      	adds	r3, r7, r1
 800e600:	781b      	ldrb	r3, [r3, #0]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d12d      	bne.n	800e662 <USBD_LL_DataInStage+0x1a6>
		{
			/* Call the class data out function to manage the request */
			if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e606:	68fa      	ldr	r2, [r7, #12]
 800e608:	23a7      	movs	r3, #167	@ 0xa7
 800e60a:	009b      	lsls	r3, r3, #2
 800e60c:	5cd3      	ldrb	r3, [r2, r3]
 800e60e:	b2db      	uxtb	r3, r3
 800e610:	2b03      	cmp	r3, #3
 800e612:	d126      	bne.n	800e662 <USBD_LL_DataInStage+0x1a6>
			{
				if (pdev->pClass[idx]->DataIn != NULL)
 800e614:	187b      	adds	r3, r7, r1
 800e616:	781a      	ldrb	r2, [r3, #0]
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	32ae      	adds	r2, #174	@ 0xae
 800e61c:	0092      	lsls	r2, r2, #2
 800e61e:	58d3      	ldr	r3, [r2, r3]
 800e620:	695b      	ldr	r3, [r3, #20]
 800e622:	2b00      	cmp	r3, #0
 800e624:	d01d      	beq.n	800e662 <USBD_LL_DataInStage+0x1a6>
				{
					pdev->classId = idx;
 800e626:	0008      	movs	r0, r1
 800e628:	187b      	adds	r3, r7, r1
 800e62a:	7819      	ldrb	r1, [r3, #0]
 800e62c:	68fa      	ldr	r2, [r7, #12]
 800e62e:	23b5      	movs	r3, #181	@ 0xb5
 800e630:	009b      	lsls	r3, r3, #2
 800e632:	50d1      	str	r1, [r2, r3]
					ret = (USBD_StatusTypeDef) pdev->pClass[idx]->DataIn(pdev,
 800e634:	183b      	adds	r3, r7, r0
 800e636:	781a      	ldrb	r2, [r3, #0]
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	32ae      	adds	r2, #174	@ 0xae
 800e63c:	0092      	lsls	r2, r2, #2
 800e63e:	58d3      	ldr	r3, [r2, r3]
 800e640:	695b      	ldr	r3, [r3, #20]
 800e642:	2516      	movs	r5, #22
 800e644:	197c      	adds	r4, r7, r5
 800e646:	19ba      	adds	r2, r7, r6
 800e648:	7811      	ldrb	r1, [r2, #0]
 800e64a:	68fa      	ldr	r2, [r7, #12]
 800e64c:	0010      	movs	r0, r2
 800e64e:	4798      	blx	r3
 800e650:	0003      	movs	r3, r0
 800e652:	7023      	strb	r3, [r4, #0]
							epnum);

					if (ret != USBD_OK)
 800e654:	197b      	adds	r3, r7, r5
 800e656:	781b      	ldrb	r3, [r3, #0]
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d002      	beq.n	800e662 <USBD_LL_DataInStage+0x1a6>
					{
						return ret;
 800e65c:	197b      	adds	r3, r7, r5
 800e65e:	781b      	ldrb	r3, [r3, #0]
 800e660:	e000      	b.n	800e664 <USBD_LL_DataInStage+0x1a8>
				}
			}
		}
	}

	return USBD_OK;
 800e662:	2300      	movs	r3, #0
}
 800e664:	0018      	movs	r0, r3
 800e666:	46bd      	mov	sp, r7
 800e668:	b007      	add	sp, #28
 800e66a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e66c <USBD_LL_Reset>:
 * @param  pdev: device instance
 * @retval status
 */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e66c:	b590      	push	{r4, r7, lr}
 800e66e:	b085      	sub	sp, #20
 800e670:	af00      	add	r7, sp, #0
 800e672:	6078      	str	r0, [r7, #4]
	USBD_StatusTypeDef ret = USBD_OK;
 800e674:	240f      	movs	r4, #15
 800e676:	193b      	adds	r3, r7, r4
 800e678:	2200      	movs	r2, #0
 800e67a:	701a      	strb	r2, [r3, #0]

	/* Upon Reset call user call back */
	pdev->dev_state = USBD_STATE_DEFAULT;
 800e67c:	687a      	ldr	r2, [r7, #4]
 800e67e:	23a7      	movs	r3, #167	@ 0xa7
 800e680:	009b      	lsls	r3, r3, #2
 800e682:	2101      	movs	r1, #1
 800e684:	54d1      	strb	r1, [r2, r3]
	pdev->ep0_state = USBD_EP0_IDLE;
 800e686:	687a      	ldr	r2, [r7, #4]
 800e688:	23a5      	movs	r3, #165	@ 0xa5
 800e68a:	009b      	lsls	r3, r3, #2
 800e68c:	2100      	movs	r1, #0
 800e68e:	50d1      	str	r1, [r2, r3]
	pdev->dev_config = 0U;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	2200      	movs	r2, #0
 800e694:	605a      	str	r2, [r3, #4]
	pdev->dev_remote_wakeup = 0U;
 800e696:	687a      	ldr	r2, [r7, #4]
 800e698:	23a9      	movs	r3, #169	@ 0xa9
 800e69a:	009b      	lsls	r3, r3, #2
 800e69c:	2100      	movs	r1, #0
 800e69e:	50d1      	str	r1, [r2, r3]
	pdev->dev_test_mode = 0U;
 800e6a0:	687a      	ldr	r2, [r7, #4]
 800e6a2:	23a8      	movs	r3, #168	@ 0xa8
 800e6a4:	009b      	lsls	r3, r3, #2
 800e6a6:	2100      	movs	r1, #0
 800e6a8:	54d1      	strb	r1, [r2, r3]
      }
    }
  }
#else

	if (pdev->pClass[0] != NULL)
 800e6aa:	687a      	ldr	r2, [r7, #4]
 800e6ac:	23ae      	movs	r3, #174	@ 0xae
 800e6ae:	009b      	lsls	r3, r3, #2
 800e6b0:	58d3      	ldr	r3, [r2, r3]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d016      	beq.n	800e6e4 <USBD_LL_Reset+0x78>
	{
		if (pdev->pClass[0]->DeInit != NULL)
 800e6b6:	687a      	ldr	r2, [r7, #4]
 800e6b8:	23ae      	movs	r3, #174	@ 0xae
 800e6ba:	009b      	lsls	r3, r3, #2
 800e6bc:	58d3      	ldr	r3, [r2, r3]
 800e6be:	685b      	ldr	r3, [r3, #4]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d00f      	beq.n	800e6e4 <USBD_LL_Reset+0x78>
		{
			if (pdev->pClass[0]->DeInit(pdev, (uint8_t) pdev->dev_config)
 800e6c4:	687a      	ldr	r2, [r7, #4]
 800e6c6:	23ae      	movs	r3, #174	@ 0xae
 800e6c8:	009b      	lsls	r3, r3, #2
 800e6ca:	58d3      	ldr	r3, [r2, r3]
 800e6cc:	685a      	ldr	r2, [r3, #4]
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	685b      	ldr	r3, [r3, #4]
 800e6d2:	b2d9      	uxtb	r1, r3
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	0018      	movs	r0, r3
 800e6d8:	4790      	blx	r2
 800e6da:	1e03      	subs	r3, r0, #0
 800e6dc:	d002      	beq.n	800e6e4 <USBD_LL_Reset+0x78>
					!= USBD_OK)
			{
				ret = USBD_FAIL;
 800e6de:	193b      	adds	r3, r7, r4
 800e6e0:	2203      	movs	r2, #3
 800e6e2:	701a      	strb	r2, [r3, #0]
		}
	}
#endif /* USE_USBD_COMPOSITE */

	/* Open EP0 OUT */
	(void) USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e6e4:	6878      	ldr	r0, [r7, #4]
 800e6e6:	2340      	movs	r3, #64	@ 0x40
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	2100      	movs	r1, #0
 800e6ec:	f001 fd3b 	bl	8010166 <USBD_LL_OpenEP>
	pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e6f0:	687a      	ldr	r2, [r7, #4]
 800e6f2:	23b2      	movs	r3, #178	@ 0xb2
 800e6f4:	005b      	lsls	r3, r3, #1
 800e6f6:	2101      	movs	r1, #1
 800e6f8:	52d1      	strh	r1, [r2, r3]

	pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e6fa:	687a      	ldr	r2, [r7, #4]
 800e6fc:	23b0      	movs	r3, #176	@ 0xb0
 800e6fe:	005b      	lsls	r3, r3, #1
 800e700:	2140      	movs	r1, #64	@ 0x40
 800e702:	50d1      	str	r1, [r2, r3]

	/* Open EP0 IN */
	(void) USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e704:	6878      	ldr	r0, [r7, #4]
 800e706:	2340      	movs	r3, #64	@ 0x40
 800e708:	2200      	movs	r2, #0
 800e70a:	2180      	movs	r1, #128	@ 0x80
 800e70c:	f001 fd2b 	bl	8010166 <USBD_LL_OpenEP>
	pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	2201      	movs	r2, #1
 800e714:	849a      	strh	r2, [r3, #36]	@ 0x24

	pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	2240      	movs	r2, #64	@ 0x40
 800e71a:	621a      	str	r2, [r3, #32]

	return ret;
 800e71c:	230f      	movs	r3, #15
 800e71e:	18fb      	adds	r3, r7, r3
 800e720:	781b      	ldrb	r3, [r3, #0]
}
 800e722:	0018      	movs	r0, r3
 800e724:	46bd      	mov	sp, r7
 800e726:	b005      	add	sp, #20
 800e728:	bd90      	pop	{r4, r7, pc}

0800e72a <USBD_LL_SetSpeed>:
 * @param  pdev: device instance
 * @retval status
 */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
		USBD_SpeedTypeDef speed)
{
 800e72a:	b580      	push	{r7, lr}
 800e72c:	b082      	sub	sp, #8
 800e72e:	af00      	add	r7, sp, #0
 800e730:	6078      	str	r0, [r7, #4]
 800e732:	000a      	movs	r2, r1
 800e734:	1cfb      	adds	r3, r7, #3
 800e736:	701a      	strb	r2, [r3, #0]
	pdev->dev_speed = speed;
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	1cfa      	adds	r2, r7, #3
 800e73c:	7812      	ldrb	r2, [r2, #0]
 800e73e:	741a      	strb	r2, [r3, #16]

	return USBD_OK;
 800e740:	2300      	movs	r3, #0
}
 800e742:	0018      	movs	r0, r3
 800e744:	46bd      	mov	sp, r7
 800e746:	b002      	add	sp, #8
 800e748:	bd80      	pop	{r7, pc}
	...

0800e74c <USBD_LL_Suspend>:
 * @param  pdev: device instance
 * @retval status
 */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b082      	sub	sp, #8
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
	pdev->dev_old_state = pdev->dev_state;
 800e754:	687a      	ldr	r2, [r7, #4]
 800e756:	23a7      	movs	r3, #167	@ 0xa7
 800e758:	009b      	lsls	r3, r3, #2
 800e75a:	5cd3      	ldrb	r3, [r2, r3]
 800e75c:	b2d9      	uxtb	r1, r3
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	4a05      	ldr	r2, [pc, #20]	@ (800e778 <USBD_LL_Suspend+0x2c>)
 800e762:	5499      	strb	r1, [r3, r2]
	pdev->dev_state = USBD_STATE_SUSPENDED;
 800e764:	687a      	ldr	r2, [r7, #4]
 800e766:	23a7      	movs	r3, #167	@ 0xa7
 800e768:	009b      	lsls	r3, r3, #2
 800e76a:	2104      	movs	r1, #4
 800e76c:	54d1      	strb	r1, [r2, r3]

	return USBD_OK;
 800e76e:	2300      	movs	r3, #0
}
 800e770:	0018      	movs	r0, r3
 800e772:	46bd      	mov	sp, r7
 800e774:	b002      	add	sp, #8
 800e776:	bd80      	pop	{r7, pc}
 800e778:	0000029d 	.word	0x0000029d

0800e77c <USBD_LL_Resume>:
 * @param  pdev: device instance
 * @retval status
 */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e77c:	b580      	push	{r7, lr}
 800e77e:	b082      	sub	sp, #8
 800e780:	af00      	add	r7, sp, #0
 800e782:	6078      	str	r0, [r7, #4]
	if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e784:	687a      	ldr	r2, [r7, #4]
 800e786:	23a7      	movs	r3, #167	@ 0xa7
 800e788:	009b      	lsls	r3, r3, #2
 800e78a:	5cd3      	ldrb	r3, [r2, r3]
 800e78c:	b2db      	uxtb	r3, r3
 800e78e:	2b04      	cmp	r3, #4
 800e790:	d107      	bne.n	800e7a2 <USBD_LL_Resume+0x26>
	{
		pdev->dev_state = pdev->dev_old_state;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	4a05      	ldr	r2, [pc, #20]	@ (800e7ac <USBD_LL_Resume+0x30>)
 800e796:	5c9b      	ldrb	r3, [r3, r2]
 800e798:	b2d9      	uxtb	r1, r3
 800e79a:	687a      	ldr	r2, [r7, #4]
 800e79c:	23a7      	movs	r3, #167	@ 0xa7
 800e79e:	009b      	lsls	r3, r3, #2
 800e7a0:	54d1      	strb	r1, [r2, r3]
	}

	return USBD_OK;
 800e7a2:	2300      	movs	r3, #0
}
 800e7a4:	0018      	movs	r0, r3
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	b002      	add	sp, #8
 800e7aa:	bd80      	pop	{r7, pc}
 800e7ac:	0000029d 	.word	0x0000029d

0800e7b0 <USBD_LL_SOF>:
 * @param  pdev: device instance
 * @retval status
 */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b082      	sub	sp, #8
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
	/* The SOF event can be distributed for all classes that support it */
	if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7b8:	687a      	ldr	r2, [r7, #4]
 800e7ba:	23a7      	movs	r3, #167	@ 0xa7
 800e7bc:	009b      	lsls	r3, r3, #2
 800e7be:	5cd3      	ldrb	r3, [r2, r3]
 800e7c0:	b2db      	uxtb	r3, r3
 800e7c2:	2b03      	cmp	r3, #3
 800e7c4:	d114      	bne.n	800e7f0 <USBD_LL_SOF+0x40>
          }
        }
      }
    }
#else
		if (pdev->pClass[0] != NULL)
 800e7c6:	687a      	ldr	r2, [r7, #4]
 800e7c8:	23ae      	movs	r3, #174	@ 0xae
 800e7ca:	009b      	lsls	r3, r3, #2
 800e7cc:	58d3      	ldr	r3, [r2, r3]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d00e      	beq.n	800e7f0 <USBD_LL_SOF+0x40>
		{
			if (pdev->pClass[0]->SOF != NULL)
 800e7d2:	687a      	ldr	r2, [r7, #4]
 800e7d4:	23ae      	movs	r3, #174	@ 0xae
 800e7d6:	009b      	lsls	r3, r3, #2
 800e7d8:	58d3      	ldr	r3, [r2, r3]
 800e7da:	69db      	ldr	r3, [r3, #28]
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d007      	beq.n	800e7f0 <USBD_LL_SOF+0x40>
			{
				(void) pdev->pClass[0]->SOF(pdev);
 800e7e0:	687a      	ldr	r2, [r7, #4]
 800e7e2:	23ae      	movs	r3, #174	@ 0xae
 800e7e4:	009b      	lsls	r3, r3, #2
 800e7e6:	58d3      	ldr	r3, [r2, r3]
 800e7e8:	69db      	ldr	r3, [r3, #28]
 800e7ea:	687a      	ldr	r2, [r7, #4]
 800e7ec:	0010      	movs	r0, r2
 800e7ee:	4798      	blx	r3
			}
		}
#endif /* USE_USBD_COMPOSITE */
	}

	return USBD_OK;
 800e7f0:	2300      	movs	r3, #0
}
 800e7f2:	0018      	movs	r0, r3
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	b002      	add	sp, #8
 800e7f8:	bd80      	pop	{r7, pc}

0800e7fa <USBD_CoreFindIF>:
 * @param  pdev: device instance
 * @param  index : selected interface number
 * @retval index of the class using the selected interface number. OxFF if no class found.
 */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e7fa:	b580      	push	{r7, lr}
 800e7fc:	b082      	sub	sp, #8
 800e7fe:	af00      	add	r7, sp, #0
 800e800:	6078      	str	r0, [r7, #4]
 800e802:	000a      	movs	r2, r1
 800e804:	1cfb      	adds	r3, r7, #3
 800e806:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
	UNUSED(pdev);
	UNUSED(index);

	return 0x00U;
 800e808:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e80a:	0018      	movs	r0, r3
 800e80c:	46bd      	mov	sp, r7
 800e80e:	b002      	add	sp, #8
 800e810:	bd80      	pop	{r7, pc}

0800e812 <USBD_CoreFindEP>:
 * @param  pdev: device instance
 * @param  index : selected endpoint number
 * @retval index of the class using the selected endpoint number. 0xFF if no class found.
 */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e812:	b580      	push	{r7, lr}
 800e814:	b082      	sub	sp, #8
 800e816:	af00      	add	r7, sp, #0
 800e818:	6078      	str	r0, [r7, #4]
 800e81a:	000a      	movs	r2, r1
 800e81c:	1cfb      	adds	r3, r7, #3
 800e81e:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
	UNUSED(pdev);
	UNUSED(index);

	return 0x00U;
 800e820:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e822:	0018      	movs	r0, r3
 800e824:	46bd      	mov	sp, r7
 800e826:	b002      	add	sp, #8
 800e828:	bd80      	pop	{r7, pc}

0800e82a <USBD_GetEpDesc>:
 * @param  pConfDesc:  pointer to Bos descriptor
 * @param  EpAddr:  endpoint address
 * @retval pointer to video endpoint descriptor
 */
void* USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800e82a:	b580      	push	{r7, lr}
 800e82c:	b086      	sub	sp, #24
 800e82e:	af00      	add	r7, sp, #0
 800e830:	6078      	str	r0, [r7, #4]
 800e832:	000a      	movs	r2, r1
 800e834:	1cfb      	adds	r3, r7, #3
 800e836:	701a      	strb	r2, [r3, #0]
	USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef*) (void*) pConfDesc;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	617b      	str	r3, [r7, #20]
	USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef*) (void*) pConfDesc;
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	60fb      	str	r3, [r7, #12]
	USBD_EpDescTypeDef *pEpDesc = NULL;
 800e840:	2300      	movs	r3, #0
 800e842:	613b      	str	r3, [r7, #16]
	uint16_t ptr;

	if (desc->wTotalLength > desc->bLength)
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	789a      	ldrb	r2, [r3, #2]
 800e848:	78db      	ldrb	r3, [r3, #3]
 800e84a:	021b      	lsls	r3, r3, #8
 800e84c:	4313      	orrs	r3, r2
 800e84e:	b29b      	uxth	r3, r3
 800e850:	68fa      	ldr	r2, [r7, #12]
 800e852:	7812      	ldrb	r2, [r2, #0]
 800e854:	4293      	cmp	r3, r2
 800e856:	d92a      	bls.n	800e8ae <USBD_GetEpDesc+0x84>
	{
		ptr = desc->bLength;
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	781b      	ldrb	r3, [r3, #0]
 800e85c:	001a      	movs	r2, r3
 800e85e:	230a      	movs	r3, #10
 800e860:	18fb      	adds	r3, r7, r3
 800e862:	801a      	strh	r2, [r3, #0]

		while (ptr < desc->wTotalLength)
 800e864:	e016      	b.n	800e894 <USBD_GetEpDesc+0x6a>
		{
			pdesc = USBD_GetNextDesc((uint8_t*) pdesc, &ptr);
 800e866:	230a      	movs	r3, #10
 800e868:	18fa      	adds	r2, r7, r3
 800e86a:	697b      	ldr	r3, [r7, #20]
 800e86c:	0011      	movs	r1, r2
 800e86e:	0018      	movs	r0, r3
 800e870:	f000 f822 	bl	800e8b8 <USBD_GetNextDesc>
 800e874:	0003      	movs	r3, r0
 800e876:	617b      	str	r3, [r7, #20]

			if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	785b      	ldrb	r3, [r3, #1]
 800e87c:	2b05      	cmp	r3, #5
 800e87e:	d109      	bne.n	800e894 <USBD_GetEpDesc+0x6a>
			{
				pEpDesc = (USBD_EpDescTypeDef*) (void*) pdesc;
 800e880:	697b      	ldr	r3, [r7, #20]
 800e882:	613b      	str	r3, [r7, #16]

				if (pEpDesc->bEndpointAddress == EpAddr)
 800e884:	693b      	ldr	r3, [r7, #16]
 800e886:	789b      	ldrb	r3, [r3, #2]
 800e888:	1cfa      	adds	r2, r7, #3
 800e88a:	7812      	ldrb	r2, [r2, #0]
 800e88c:	429a      	cmp	r2, r3
 800e88e:	d00d      	beq.n	800e8ac <USBD_GetEpDesc+0x82>
				{
					break;
				}
				else
				{
					pEpDesc = NULL;
 800e890:	2300      	movs	r3, #0
 800e892:	613b      	str	r3, [r7, #16]
		while (ptr < desc->wTotalLength)
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	789a      	ldrb	r2, [r3, #2]
 800e898:	78db      	ldrb	r3, [r3, #3]
 800e89a:	021b      	lsls	r3, r3, #8
 800e89c:	4313      	orrs	r3, r2
 800e89e:	b29a      	uxth	r2, r3
 800e8a0:	230a      	movs	r3, #10
 800e8a2:	18fb      	adds	r3, r7, r3
 800e8a4:	881b      	ldrh	r3, [r3, #0]
 800e8a6:	429a      	cmp	r2, r3
 800e8a8:	d8dd      	bhi.n	800e866 <USBD_GetEpDesc+0x3c>
 800e8aa:	e000      	b.n	800e8ae <USBD_GetEpDesc+0x84>
					break;
 800e8ac:	46c0      	nop			@ (mov r8, r8)
				}
			}
		}
	}

	return (void*) pEpDesc;
 800e8ae:	693b      	ldr	r3, [r7, #16]
}
 800e8b0:	0018      	movs	r0, r3
 800e8b2:	46bd      	mov	sp, r7
 800e8b4:	b006      	add	sp, #24
 800e8b6:	bd80      	pop	{r7, pc}

0800e8b8 <USBD_GetNextDesc>:
 * @param  buf: Buffer where the descriptor is available
 * @param  ptr: data pointer inside the descriptor
 * @retval next header
 */
USBD_DescHeaderTypeDef* USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800e8b8:	b580      	push	{r7, lr}
 800e8ba:	b084      	sub	sp, #16
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	6078      	str	r0, [r7, #4]
 800e8c0:	6039      	str	r1, [r7, #0]
	USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef*) (void*) pbuf;
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	60fb      	str	r3, [r7, #12]

	*ptr += pnext->bLength;
 800e8c6:	683b      	ldr	r3, [r7, #0]
 800e8c8:	881b      	ldrh	r3, [r3, #0]
 800e8ca:	68fa      	ldr	r2, [r7, #12]
 800e8cc:	7812      	ldrb	r2, [r2, #0]
 800e8ce:	189b      	adds	r3, r3, r2
 800e8d0:	b29a      	uxth	r2, r3
 800e8d2:	683b      	ldr	r3, [r7, #0]
 800e8d4:	801a      	strh	r2, [r3, #0]
	pnext = (USBD_DescHeaderTypeDef*) (void*) (pbuf + pnext->bLength);
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	781b      	ldrb	r3, [r3, #0]
 800e8da:	001a      	movs	r2, r3
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	189b      	adds	r3, r3, r2
 800e8e0:	60fb      	str	r3, [r7, #12]

	return (pnext);
 800e8e2:	68fb      	ldr	r3, [r7, #12]
}
 800e8e4:	0018      	movs	r0, r3
 800e8e6:	46bd      	mov	sp, r7
 800e8e8:	b004      	add	sp, #16
 800e8ea:	bd80      	pop	{r7, pc}

0800e8ec <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e8ec:	b580      	push	{r7, lr}
 800e8ee:	b086      	sub	sp, #24
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	781a      	ldrb	r2, [r3, #0]
 800e8fc:	2112      	movs	r1, #18
 800e8fe:	187b      	adds	r3, r7, r1
 800e900:	801a      	strh	r2, [r3, #0]
  _pbuff++;
 800e902:	697b      	ldr	r3, [r7, #20]
 800e904:	3301      	adds	r3, #1
 800e906:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e908:	697b      	ldr	r3, [r7, #20]
 800e90a:	781a      	ldrb	r2, [r3, #0]
 800e90c:	2010      	movs	r0, #16
 800e90e:	183b      	adds	r3, r7, r0
 800e910:	801a      	strh	r2, [r3, #0]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e912:	183b      	adds	r3, r7, r0
 800e914:	881b      	ldrh	r3, [r3, #0]
 800e916:	021b      	lsls	r3, r3, #8
 800e918:	b21a      	sxth	r2, r3
 800e91a:	187b      	adds	r3, r7, r1
 800e91c:	2100      	movs	r1, #0
 800e91e:	5e5b      	ldrsh	r3, [r3, r1]
 800e920:	4313      	orrs	r3, r2
 800e922:	b21a      	sxth	r2, r3
 800e924:	210e      	movs	r1, #14
 800e926:	187b      	adds	r3, r7, r1
 800e928:	801a      	strh	r2, [r3, #0]

  return _SwapVal;
 800e92a:	187b      	adds	r3, r7, r1
 800e92c:	881b      	ldrh	r3, [r3, #0]
}
 800e92e:	0018      	movs	r0, r3
 800e930:	46bd      	mov	sp, r7
 800e932:	b006      	add	sp, #24
 800e934:	bd80      	pop	{r7, pc}
	...

0800e938 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e938:	b590      	push	{r4, r7, lr}
 800e93a:	b085      	sub	sp, #20
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	6078      	str	r0, [r7, #4]
 800e940:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e942:	230f      	movs	r3, #15
 800e944:	18fb      	adds	r3, r7, r3
 800e946:	2200      	movs	r2, #0
 800e948:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e94a:	683b      	ldr	r3, [r7, #0]
 800e94c:	781b      	ldrb	r3, [r3, #0]
 800e94e:	001a      	movs	r2, r3
 800e950:	2360      	movs	r3, #96	@ 0x60
 800e952:	4013      	ands	r3, r2
 800e954:	2b40      	cmp	r3, #64	@ 0x40
 800e956:	d004      	beq.n	800e962 <USBD_StdDevReq+0x2a>
 800e958:	d85b      	bhi.n	800ea12 <USBD_StdDevReq+0xda>
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d013      	beq.n	800e986 <USBD_StdDevReq+0x4e>
 800e95e:	2b20      	cmp	r3, #32
 800e960:	d157      	bne.n	800ea12 <USBD_StdDevReq+0xda>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800e962:	687a      	ldr	r2, [r7, #4]
 800e964:	23b5      	movs	r3, #181	@ 0xb5
 800e966:	009b      	lsls	r3, r3, #2
 800e968:	58d2      	ldr	r2, [r2, r3]
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	32ae      	adds	r2, #174	@ 0xae
 800e96e:	0092      	lsls	r2, r2, #2
 800e970:	58d3      	ldr	r3, [r2, r3]
 800e972:	689b      	ldr	r3, [r3, #8]
 800e974:	220f      	movs	r2, #15
 800e976:	18bc      	adds	r4, r7, r2
 800e978:	6839      	ldr	r1, [r7, #0]
 800e97a:	687a      	ldr	r2, [r7, #4]
 800e97c:	0010      	movs	r0, r2
 800e97e:	4798      	blx	r3
 800e980:	0003      	movs	r3, r0
 800e982:	7023      	strb	r3, [r4, #0]
      break;
 800e984:	e04c      	b.n	800ea20 <USBD_StdDevReq+0xe8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e986:	683b      	ldr	r3, [r7, #0]
 800e988:	785b      	ldrb	r3, [r3, #1]
 800e98a:	2b09      	cmp	r3, #9
 800e98c:	d839      	bhi.n	800ea02 <USBD_StdDevReq+0xca>
 800e98e:	009a      	lsls	r2, r3, #2
 800e990:	4b27      	ldr	r3, [pc, #156]	@ (800ea30 <USBD_StdDevReq+0xf8>)
 800e992:	18d3      	adds	r3, r2, r3
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e998:	683a      	ldr	r2, [r7, #0]
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	0011      	movs	r1, r2
 800e99e:	0018      	movs	r0, r3
 800e9a0:	f000 fada 	bl	800ef58 <USBD_GetDescriptor>
          break;
 800e9a4:	e034      	b.n	800ea10 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e9a6:	683a      	ldr	r2, [r7, #0]
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	0011      	movs	r1, r2
 800e9ac:	0018      	movs	r0, r3
 800e9ae:	f000 fcad 	bl	800f30c <USBD_SetAddress>
          break;
 800e9b2:	e02d      	b.n	800ea10 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e9b4:	230f      	movs	r3, #15
 800e9b6:	18fc      	adds	r4, r7, r3
 800e9b8:	683a      	ldr	r2, [r7, #0]
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	0011      	movs	r1, r2
 800e9be:	0018      	movs	r0, r3
 800e9c0:	f000 fcfa 	bl	800f3b8 <USBD_SetConfig>
 800e9c4:	0003      	movs	r3, r0
 800e9c6:	7023      	strb	r3, [r4, #0]
          break;
 800e9c8:	e022      	b.n	800ea10 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e9ca:	683a      	ldr	r2, [r7, #0]
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	0011      	movs	r1, r2
 800e9d0:	0018      	movs	r0, r3
 800e9d2:	f000 fdbf 	bl	800f554 <USBD_GetConfig>
          break;
 800e9d6:	e01b      	b.n	800ea10 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e9d8:	683a      	ldr	r2, [r7, #0]
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	0011      	movs	r1, r2
 800e9de:	0018      	movs	r0, r3
 800e9e0:	f000 fdf4 	bl	800f5cc <USBD_GetStatus>
          break;
 800e9e4:	e014      	b.n	800ea10 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e9e6:	683a      	ldr	r2, [r7, #0]
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	0011      	movs	r1, r2
 800e9ec:	0018      	movs	r0, r3
 800e9ee:	f000 fe28 	bl	800f642 <USBD_SetFeature>
          break;
 800e9f2:	e00d      	b.n	800ea10 <USBD_StdDevReq+0xd8>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e9f4:	683a      	ldr	r2, [r7, #0]
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	0011      	movs	r1, r2
 800e9fa:	0018      	movs	r0, r3
 800e9fc:	f000 fe50 	bl	800f6a0 <USBD_ClrFeature>
          break;
 800ea00:	e006      	b.n	800ea10 <USBD_StdDevReq+0xd8>

        default:
          USBD_CtlError(pdev, req);
 800ea02:	683a      	ldr	r2, [r7, #0]
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	0011      	movs	r1, r2
 800ea08:	0018      	movs	r0, r3
 800ea0a:	f000 fead 	bl	800f768 <USBD_CtlError>
          break;
 800ea0e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800ea10:	e006      	b.n	800ea20 <USBD_StdDevReq+0xe8>

    default:
      USBD_CtlError(pdev, req);
 800ea12:	683a      	ldr	r2, [r7, #0]
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	0011      	movs	r1, r2
 800ea18:	0018      	movs	r0, r3
 800ea1a:	f000 fea5 	bl	800f768 <USBD_CtlError>
      break;
 800ea1e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800ea20:	230f      	movs	r3, #15
 800ea22:	18fb      	adds	r3, r7, r3
 800ea24:	781b      	ldrb	r3, [r3, #0]
}
 800ea26:	0018      	movs	r0, r3
 800ea28:	46bd      	mov	sp, r7
 800ea2a:	b005      	add	sp, #20
 800ea2c:	bd90      	pop	{r4, r7, pc}
 800ea2e:	46c0      	nop			@ (mov r8, r8)
 800ea30:	080139ac 	.word	0x080139ac

0800ea34 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea34:	b5b0      	push	{r4, r5, r7, lr}
 800ea36:	b084      	sub	sp, #16
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	6078      	str	r0, [r7, #4]
 800ea3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ea3e:	230f      	movs	r3, #15
 800ea40:	18fb      	adds	r3, r7, r3
 800ea42:	2200      	movs	r2, #0
 800ea44:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ea46:	683b      	ldr	r3, [r7, #0]
 800ea48:	781b      	ldrb	r3, [r3, #0]
 800ea4a:	001a      	movs	r2, r3
 800ea4c:	2360      	movs	r3, #96	@ 0x60
 800ea4e:	4013      	ands	r3, r2
 800ea50:	2b40      	cmp	r3, #64	@ 0x40
 800ea52:	d005      	beq.n	800ea60 <USBD_StdItfReq+0x2c>
 800ea54:	d900      	bls.n	800ea58 <USBD_StdItfReq+0x24>
 800ea56:	e06c      	b.n	800eb32 <USBD_StdItfReq+0xfe>
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d001      	beq.n	800ea60 <USBD_StdItfReq+0x2c>
 800ea5c:	2b20      	cmp	r3, #32
 800ea5e:	d168      	bne.n	800eb32 <USBD_StdItfReq+0xfe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ea60:	687a      	ldr	r2, [r7, #4]
 800ea62:	23a7      	movs	r3, #167	@ 0xa7
 800ea64:	009b      	lsls	r3, r3, #2
 800ea66:	5cd3      	ldrb	r3, [r2, r3]
 800ea68:	b2db      	uxtb	r3, r3
 800ea6a:	3b01      	subs	r3, #1
 800ea6c:	2b02      	cmp	r3, #2
 800ea6e:	d857      	bhi.n	800eb20 <USBD_StdItfReq+0xec>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ea70:	683b      	ldr	r3, [r7, #0]
 800ea72:	889b      	ldrh	r3, [r3, #4]
 800ea74:	b2db      	uxtb	r3, r3
 800ea76:	2b01      	cmp	r3, #1
 800ea78:	d84b      	bhi.n	800eb12 <USBD_StdItfReq+0xde>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	889b      	ldrh	r3, [r3, #4]
 800ea7e:	b2da      	uxtb	r2, r3
 800ea80:	250e      	movs	r5, #14
 800ea82:	197c      	adds	r4, r7, r5
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	0011      	movs	r1, r2
 800ea88:	0018      	movs	r0, r3
 800ea8a:	f7ff feb6 	bl	800e7fa <USBD_CoreFindIF>
 800ea8e:	0003      	movs	r3, r0
 800ea90:	7023      	strb	r3, [r4, #0]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ea92:	0029      	movs	r1, r5
 800ea94:	187b      	adds	r3, r7, r1
 800ea96:	781b      	ldrb	r3, [r3, #0]
 800ea98:	2bff      	cmp	r3, #255	@ 0xff
 800ea9a:	d028      	beq.n	800eaee <USBD_StdItfReq+0xba>
 800ea9c:	187b      	adds	r3, r7, r1
 800ea9e:	781b      	ldrb	r3, [r3, #0]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d124      	bne.n	800eaee <USBD_StdItfReq+0xba>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800eaa4:	187b      	adds	r3, r7, r1
 800eaa6:	781a      	ldrb	r2, [r3, #0]
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	32ae      	adds	r2, #174	@ 0xae
 800eaac:	0092      	lsls	r2, r2, #2
 800eaae:	58d3      	ldr	r3, [r2, r3]
 800eab0:	689b      	ldr	r3, [r3, #8]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d016      	beq.n	800eae4 <USBD_StdItfReq+0xb0>
              {
                pdev->classId = idx;
 800eab6:	0008      	movs	r0, r1
 800eab8:	187b      	adds	r3, r7, r1
 800eaba:	7819      	ldrb	r1, [r3, #0]
 800eabc:	687a      	ldr	r2, [r7, #4]
 800eabe:	23b5      	movs	r3, #181	@ 0xb5
 800eac0:	009b      	lsls	r3, r3, #2
 800eac2:	50d1      	str	r1, [r2, r3]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800eac4:	183b      	adds	r3, r7, r0
 800eac6:	781a      	ldrb	r2, [r3, #0]
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	32ae      	adds	r2, #174	@ 0xae
 800eacc:	0092      	lsls	r2, r2, #2
 800eace:	58d3      	ldr	r3, [r2, r3]
 800ead0:	689b      	ldr	r3, [r3, #8]
 800ead2:	220f      	movs	r2, #15
 800ead4:	18bc      	adds	r4, r7, r2
 800ead6:	6839      	ldr	r1, [r7, #0]
 800ead8:	687a      	ldr	r2, [r7, #4]
 800eada:	0010      	movs	r0, r2
 800eadc:	4798      	blx	r3
 800eade:	0003      	movs	r3, r0
 800eae0:	7023      	strb	r3, [r4, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800eae2:	e008      	b.n	800eaf6 <USBD_StdItfReq+0xc2>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800eae4:	230f      	movs	r3, #15
 800eae6:	18fb      	adds	r3, r7, r3
 800eae8:	2203      	movs	r2, #3
 800eaea:	701a      	strb	r2, [r3, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800eaec:	e003      	b.n	800eaf6 <USBD_StdItfReq+0xc2>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800eaee:	230f      	movs	r3, #15
 800eaf0:	18fb      	adds	r3, r7, r3
 800eaf2:	2203      	movs	r2, #3
 800eaf4:	701a      	strb	r2, [r3, #0]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	88db      	ldrh	r3, [r3, #6]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d117      	bne.n	800eb2e <USBD_StdItfReq+0xfa>
 800eafe:	230f      	movs	r3, #15
 800eb00:	18fb      	adds	r3, r7, r3
 800eb02:	781b      	ldrb	r3, [r3, #0]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d112      	bne.n	800eb2e <USBD_StdItfReq+0xfa>
            {
              (void)USBD_CtlSendStatus(pdev);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	0018      	movs	r0, r3
 800eb0c:	f000 ff12 	bl	800f934 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800eb10:	e00d      	b.n	800eb2e <USBD_StdItfReq+0xfa>
            USBD_CtlError(pdev, req);
 800eb12:	683a      	ldr	r2, [r7, #0]
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	0011      	movs	r1, r2
 800eb18:	0018      	movs	r0, r3
 800eb1a:	f000 fe25 	bl	800f768 <USBD_CtlError>
          break;
 800eb1e:	e006      	b.n	800eb2e <USBD_StdItfReq+0xfa>

        default:
          USBD_CtlError(pdev, req);
 800eb20:	683a      	ldr	r2, [r7, #0]
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	0011      	movs	r1, r2
 800eb26:	0018      	movs	r0, r3
 800eb28:	f000 fe1e 	bl	800f768 <USBD_CtlError>
          break;
 800eb2c:	e000      	b.n	800eb30 <USBD_StdItfReq+0xfc>
          break;
 800eb2e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800eb30:	e006      	b.n	800eb40 <USBD_StdItfReq+0x10c>

    default:
      USBD_CtlError(pdev, req);
 800eb32:	683a      	ldr	r2, [r7, #0]
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	0011      	movs	r1, r2
 800eb38:	0018      	movs	r0, r3
 800eb3a:	f000 fe15 	bl	800f768 <USBD_CtlError>
      break;
 800eb3e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800eb40:	230f      	movs	r3, #15
 800eb42:	18fb      	adds	r3, r7, r3
 800eb44:	781b      	ldrb	r3, [r3, #0]
}
 800eb46:	0018      	movs	r0, r3
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	b004      	add	sp, #16
 800eb4c:	bdb0      	pop	{r4, r5, r7, pc}

0800eb4e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb4e:	b5b0      	push	{r4, r5, r7, lr}
 800eb50:	b084      	sub	sp, #16
 800eb52:	af00      	add	r7, sp, #0
 800eb54:	6078      	str	r0, [r7, #4]
 800eb56:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800eb58:	230f      	movs	r3, #15
 800eb5a:	18fb      	adds	r3, r7, r3
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	701a      	strb	r2, [r3, #0]

  ep_addr = LOBYTE(req->wIndex);
 800eb60:	683b      	ldr	r3, [r7, #0]
 800eb62:	889a      	ldrh	r2, [r3, #4]
 800eb64:	230e      	movs	r3, #14
 800eb66:	18fb      	adds	r3, r7, r3
 800eb68:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eb6a:	683b      	ldr	r3, [r7, #0]
 800eb6c:	781b      	ldrb	r3, [r3, #0]
 800eb6e:	001a      	movs	r2, r3
 800eb70:	2360      	movs	r3, #96	@ 0x60
 800eb72:	4013      	ands	r3, r2
 800eb74:	2b40      	cmp	r3, #64	@ 0x40
 800eb76:	d006      	beq.n	800eb86 <USBD_StdEPReq+0x38>
 800eb78:	d900      	bls.n	800eb7c <USBD_StdEPReq+0x2e>
 800eb7a:	e1de      	b.n	800ef3a <USBD_StdEPReq+0x3ec>
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d039      	beq.n	800ebf4 <USBD_StdEPReq+0xa6>
 800eb80:	2b20      	cmp	r3, #32
 800eb82:	d000      	beq.n	800eb86 <USBD_StdEPReq+0x38>
 800eb84:	e1d9      	b.n	800ef3a <USBD_StdEPReq+0x3ec>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800eb86:	250d      	movs	r5, #13
 800eb88:	197c      	adds	r4, r7, r5
 800eb8a:	230e      	movs	r3, #14
 800eb8c:	18fb      	adds	r3, r7, r3
 800eb8e:	781a      	ldrb	r2, [r3, #0]
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	0011      	movs	r1, r2
 800eb94:	0018      	movs	r0, r3
 800eb96:	f7ff fe3c 	bl	800e812 <USBD_CoreFindEP>
 800eb9a:	0003      	movs	r3, r0
 800eb9c:	7023      	strb	r3, [r4, #0]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800eb9e:	197b      	adds	r3, r7, r5
 800eba0:	781b      	ldrb	r3, [r3, #0]
 800eba2:	2bff      	cmp	r3, #255	@ 0xff
 800eba4:	d100      	bne.n	800eba8 <USBD_StdEPReq+0x5a>
 800eba6:	e1cf      	b.n	800ef48 <USBD_StdEPReq+0x3fa>
 800eba8:	197b      	adds	r3, r7, r5
 800ebaa:	781b      	ldrb	r3, [r3, #0]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d000      	beq.n	800ebb2 <USBD_StdEPReq+0x64>
 800ebb0:	e1ca      	b.n	800ef48 <USBD_StdEPReq+0x3fa>
      {
        pdev->classId = idx;
 800ebb2:	197b      	adds	r3, r7, r5
 800ebb4:	7819      	ldrb	r1, [r3, #0]
 800ebb6:	687a      	ldr	r2, [r7, #4]
 800ebb8:	23b5      	movs	r3, #181	@ 0xb5
 800ebba:	009b      	lsls	r3, r3, #2
 800ebbc:	50d1      	str	r1, [r2, r3]
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ebbe:	0029      	movs	r1, r5
 800ebc0:	187b      	adds	r3, r7, r1
 800ebc2:	781a      	ldrb	r2, [r3, #0]
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	32ae      	adds	r2, #174	@ 0xae
 800ebc8:	0092      	lsls	r2, r2, #2
 800ebca:	58d3      	ldr	r3, [r2, r3]
 800ebcc:	689b      	ldr	r3, [r3, #8]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d100      	bne.n	800ebd4 <USBD_StdEPReq+0x86>
 800ebd2:	e1b9      	b.n	800ef48 <USBD_StdEPReq+0x3fa>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ebd4:	187b      	adds	r3, r7, r1
 800ebd6:	781a      	ldrb	r2, [r3, #0]
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	32ae      	adds	r2, #174	@ 0xae
 800ebdc:	0092      	lsls	r2, r2, #2
 800ebde:	58d3      	ldr	r3, [r2, r3]
 800ebe0:	689b      	ldr	r3, [r3, #8]
 800ebe2:	220f      	movs	r2, #15
 800ebe4:	18bc      	adds	r4, r7, r2
 800ebe6:	6839      	ldr	r1, [r7, #0]
 800ebe8:	687a      	ldr	r2, [r7, #4]
 800ebea:	0010      	movs	r0, r2
 800ebec:	4798      	blx	r3
 800ebee:	0003      	movs	r3, r0
 800ebf0:	7023      	strb	r3, [r4, #0]
        }
      }
      break;
 800ebf2:	e1a9      	b.n	800ef48 <USBD_StdEPReq+0x3fa>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	785b      	ldrb	r3, [r3, #1]
 800ebf8:	2b03      	cmp	r3, #3
 800ebfa:	d007      	beq.n	800ec0c <USBD_StdEPReq+0xbe>
 800ebfc:	dd00      	ble.n	800ec00 <USBD_StdEPReq+0xb2>
 800ebfe:	e194      	b.n	800ef2a <USBD_StdEPReq+0x3dc>
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d100      	bne.n	800ec06 <USBD_StdEPReq+0xb8>
 800ec04:	e0c9      	b.n	800ed9a <USBD_StdEPReq+0x24c>
 800ec06:	2b01      	cmp	r3, #1
 800ec08:	d04d      	beq.n	800eca6 <USBD_StdEPReq+0x158>
 800ec0a:	e18e      	b.n	800ef2a <USBD_StdEPReq+0x3dc>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ec0c:	687a      	ldr	r2, [r7, #4]
 800ec0e:	23a7      	movs	r3, #167	@ 0xa7
 800ec10:	009b      	lsls	r3, r3, #2
 800ec12:	5cd3      	ldrb	r3, [r2, r3]
 800ec14:	b2db      	uxtb	r3, r3
 800ec16:	2b02      	cmp	r3, #2
 800ec18:	d002      	beq.n	800ec20 <USBD_StdEPReq+0xd2>
 800ec1a:	2b03      	cmp	r3, #3
 800ec1c:	d01e      	beq.n	800ec5c <USBD_StdEPReq+0x10e>
 800ec1e:	e03a      	b.n	800ec96 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ec20:	220e      	movs	r2, #14
 800ec22:	18bb      	adds	r3, r7, r2
 800ec24:	781b      	ldrb	r3, [r3, #0]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d011      	beq.n	800ec4e <USBD_StdEPReq+0x100>
 800ec2a:	18bb      	adds	r3, r7, r2
 800ec2c:	781b      	ldrb	r3, [r3, #0]
 800ec2e:	2b80      	cmp	r3, #128	@ 0x80
 800ec30:	d00d      	beq.n	800ec4e <USBD_StdEPReq+0x100>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ec32:	18bb      	adds	r3, r7, r2
 800ec34:	781a      	ldrb	r2, [r3, #0]
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	0011      	movs	r1, r2
 800ec3a:	0018      	movs	r0, r3
 800ec3c:	f001 faf5 	bl	801022a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	2180      	movs	r1, #128	@ 0x80
 800ec44:	0018      	movs	r0, r3
 800ec46:	f001 faf0 	bl	801022a <USBD_LL_StallEP>
 800ec4a:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ec4c:	e02a      	b.n	800eca4 <USBD_StdEPReq+0x156>
                USBD_CtlError(pdev, req);
 800ec4e:	683a      	ldr	r2, [r7, #0]
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	0011      	movs	r1, r2
 800ec54:	0018      	movs	r0, r3
 800ec56:	f000 fd87 	bl	800f768 <USBD_CtlError>
              break;
 800ec5a:	e023      	b.n	800eca4 <USBD_StdEPReq+0x156>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ec5c:	683b      	ldr	r3, [r7, #0]
 800ec5e:	885b      	ldrh	r3, [r3, #2]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d113      	bne.n	800ec8c <USBD_StdEPReq+0x13e>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ec64:	220e      	movs	r2, #14
 800ec66:	18bb      	adds	r3, r7, r2
 800ec68:	781b      	ldrb	r3, [r3, #0]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d00e      	beq.n	800ec8c <USBD_StdEPReq+0x13e>
 800ec6e:	18bb      	adds	r3, r7, r2
 800ec70:	781b      	ldrb	r3, [r3, #0]
 800ec72:	2b80      	cmp	r3, #128	@ 0x80
 800ec74:	d00a      	beq.n	800ec8c <USBD_StdEPReq+0x13e>
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	88db      	ldrh	r3, [r3, #6]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d106      	bne.n	800ec8c <USBD_StdEPReq+0x13e>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ec7e:	18bb      	adds	r3, r7, r2
 800ec80:	781a      	ldrb	r2, [r3, #0]
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	0011      	movs	r1, r2
 800ec86:	0018      	movs	r0, r3
 800ec88:	f001 facf 	bl	801022a <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	0018      	movs	r0, r3
 800ec90:	f000 fe50 	bl	800f934 <USBD_CtlSendStatus>

              break;
 800ec94:	e006      	b.n	800eca4 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800ec96:	683a      	ldr	r2, [r7, #0]
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	0011      	movs	r1, r2
 800ec9c:	0018      	movs	r0, r3
 800ec9e:	f000 fd63 	bl	800f768 <USBD_CtlError>
              break;
 800eca2:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800eca4:	e148      	b.n	800ef38 <USBD_StdEPReq+0x3ea>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800eca6:	687a      	ldr	r2, [r7, #4]
 800eca8:	23a7      	movs	r3, #167	@ 0xa7
 800ecaa:	009b      	lsls	r3, r3, #2
 800ecac:	5cd3      	ldrb	r3, [r2, r3]
 800ecae:	b2db      	uxtb	r3, r3
 800ecb0:	2b02      	cmp	r3, #2
 800ecb2:	d002      	beq.n	800ecba <USBD_StdEPReq+0x16c>
 800ecb4:	2b03      	cmp	r3, #3
 800ecb6:	d01e      	beq.n	800ecf6 <USBD_StdEPReq+0x1a8>
 800ecb8:	e066      	b.n	800ed88 <USBD_StdEPReq+0x23a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ecba:	220e      	movs	r2, #14
 800ecbc:	18bb      	adds	r3, r7, r2
 800ecbe:	781b      	ldrb	r3, [r3, #0]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d011      	beq.n	800ece8 <USBD_StdEPReq+0x19a>
 800ecc4:	18bb      	adds	r3, r7, r2
 800ecc6:	781b      	ldrb	r3, [r3, #0]
 800ecc8:	2b80      	cmp	r3, #128	@ 0x80
 800ecca:	d00d      	beq.n	800ece8 <USBD_StdEPReq+0x19a>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800eccc:	18bb      	adds	r3, r7, r2
 800ecce:	781a      	ldrb	r2, [r3, #0]
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	0011      	movs	r1, r2
 800ecd4:	0018      	movs	r0, r3
 800ecd6:	f001 faa8 	bl	801022a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2180      	movs	r1, #128	@ 0x80
 800ecde:	0018      	movs	r0, r3
 800ece0:	f001 faa3 	bl	801022a <USBD_LL_StallEP>
 800ece4:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ece6:	e057      	b.n	800ed98 <USBD_StdEPReq+0x24a>
                USBD_CtlError(pdev, req);
 800ece8:	683a      	ldr	r2, [r7, #0]
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	0011      	movs	r1, r2
 800ecee:	0018      	movs	r0, r3
 800ecf0:	f000 fd3a 	bl	800f768 <USBD_CtlError>
              break;
 800ecf4:	e050      	b.n	800ed98 <USBD_StdEPReq+0x24a>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ecf6:	683b      	ldr	r3, [r7, #0]
 800ecf8:	885b      	ldrh	r3, [r3, #2]
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d14b      	bne.n	800ed96 <USBD_StdEPReq+0x248>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ecfe:	210e      	movs	r1, #14
 800ed00:	187b      	adds	r3, r7, r1
 800ed02:	781b      	ldrb	r3, [r3, #0]
 800ed04:	227f      	movs	r2, #127	@ 0x7f
 800ed06:	4013      	ands	r3, r2
 800ed08:	d006      	beq.n	800ed18 <USBD_StdEPReq+0x1ca>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ed0a:	187b      	adds	r3, r7, r1
 800ed0c:	781a      	ldrb	r2, [r3, #0]
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	0011      	movs	r1, r2
 800ed12:	0018      	movs	r0, r3
 800ed14:	f001 fab4 	bl	8010280 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	0018      	movs	r0, r3
 800ed1c:	f000 fe0a 	bl	800f934 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ed20:	250d      	movs	r5, #13
 800ed22:	197c      	adds	r4, r7, r5
 800ed24:	230e      	movs	r3, #14
 800ed26:	18fb      	adds	r3, r7, r3
 800ed28:	781a      	ldrb	r2, [r3, #0]
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	0011      	movs	r1, r2
 800ed2e:	0018      	movs	r0, r3
 800ed30:	f7ff fd6f 	bl	800e812 <USBD_CoreFindEP>
 800ed34:	0003      	movs	r3, r0
 800ed36:	7023      	strb	r3, [r4, #0]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ed38:	197b      	adds	r3, r7, r5
 800ed3a:	781b      	ldrb	r3, [r3, #0]
 800ed3c:	2bff      	cmp	r3, #255	@ 0xff
 800ed3e:	d02a      	beq.n	800ed96 <USBD_StdEPReq+0x248>
 800ed40:	197b      	adds	r3, r7, r5
 800ed42:	781b      	ldrb	r3, [r3, #0]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d126      	bne.n	800ed96 <USBD_StdEPReq+0x248>
                {
                  pdev->classId = idx;
 800ed48:	197b      	adds	r3, r7, r5
 800ed4a:	7819      	ldrb	r1, [r3, #0]
 800ed4c:	687a      	ldr	r2, [r7, #4]
 800ed4e:	23b5      	movs	r3, #181	@ 0xb5
 800ed50:	009b      	lsls	r3, r3, #2
 800ed52:	50d1      	str	r1, [r2, r3]
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ed54:	0029      	movs	r1, r5
 800ed56:	187b      	adds	r3, r7, r1
 800ed58:	781a      	ldrb	r2, [r3, #0]
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	32ae      	adds	r2, #174	@ 0xae
 800ed5e:	0092      	lsls	r2, r2, #2
 800ed60:	58d3      	ldr	r3, [r2, r3]
 800ed62:	689b      	ldr	r3, [r3, #8]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d016      	beq.n	800ed96 <USBD_StdEPReq+0x248>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ed68:	187b      	adds	r3, r7, r1
 800ed6a:	781a      	ldrb	r2, [r3, #0]
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	32ae      	adds	r2, #174	@ 0xae
 800ed70:	0092      	lsls	r2, r2, #2
 800ed72:	58d3      	ldr	r3, [r2, r3]
 800ed74:	689b      	ldr	r3, [r3, #8]
 800ed76:	220f      	movs	r2, #15
 800ed78:	18bc      	adds	r4, r7, r2
 800ed7a:	6839      	ldr	r1, [r7, #0]
 800ed7c:	687a      	ldr	r2, [r7, #4]
 800ed7e:	0010      	movs	r0, r2
 800ed80:	4798      	blx	r3
 800ed82:	0003      	movs	r3, r0
 800ed84:	7023      	strb	r3, [r4, #0]
                  }
                }
              }
              break;
 800ed86:	e006      	b.n	800ed96 <USBD_StdEPReq+0x248>

            default:
              USBD_CtlError(pdev, req);
 800ed88:	683a      	ldr	r2, [r7, #0]
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	0011      	movs	r1, r2
 800ed8e:	0018      	movs	r0, r3
 800ed90:	f000 fcea 	bl	800f768 <USBD_CtlError>
              break;
 800ed94:	e000      	b.n	800ed98 <USBD_StdEPReq+0x24a>
              break;
 800ed96:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800ed98:	e0ce      	b.n	800ef38 <USBD_StdEPReq+0x3ea>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ed9a:	687a      	ldr	r2, [r7, #4]
 800ed9c:	23a7      	movs	r3, #167	@ 0xa7
 800ed9e:	009b      	lsls	r3, r3, #2
 800eda0:	5cd3      	ldrb	r3, [r2, r3]
 800eda2:	b2db      	uxtb	r3, r3
 800eda4:	2b02      	cmp	r3, #2
 800eda6:	d002      	beq.n	800edae <USBD_StdEPReq+0x260>
 800eda8:	2b03      	cmp	r3, #3
 800edaa:	d03c      	beq.n	800ee26 <USBD_StdEPReq+0x2d8>
 800edac:	e0b5      	b.n	800ef1a <USBD_StdEPReq+0x3cc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800edae:	220e      	movs	r2, #14
 800edb0:	18bb      	adds	r3, r7, r2
 800edb2:	781b      	ldrb	r3, [r3, #0]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d00a      	beq.n	800edce <USBD_StdEPReq+0x280>
 800edb8:	18bb      	adds	r3, r7, r2
 800edba:	781b      	ldrb	r3, [r3, #0]
 800edbc:	2b80      	cmp	r3, #128	@ 0x80
 800edbe:	d006      	beq.n	800edce <USBD_StdEPReq+0x280>
              {
                USBD_CtlError(pdev, req);
 800edc0:	683a      	ldr	r2, [r7, #0]
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	0011      	movs	r1, r2
 800edc6:	0018      	movs	r0, r3
 800edc8:	f000 fcce 	bl	800f768 <USBD_CtlError>
                break;
 800edcc:	e0ac      	b.n	800ef28 <USBD_StdEPReq+0x3da>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800edce:	220e      	movs	r2, #14
 800edd0:	18bb      	adds	r3, r7, r2
 800edd2:	781b      	ldrb	r3, [r3, #0]
 800edd4:	b25b      	sxtb	r3, r3
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	da0c      	bge.n	800edf4 <USBD_StdEPReq+0x2a6>
 800edda:	18bb      	adds	r3, r7, r2
 800eddc:	781b      	ldrb	r3, [r3, #0]
 800edde:	227f      	movs	r2, #127	@ 0x7f
 800ede0:	401a      	ands	r2, r3
 800ede2:	0013      	movs	r3, r2
 800ede4:	009b      	lsls	r3, r3, #2
 800ede6:	189b      	adds	r3, r3, r2
 800ede8:	009b      	lsls	r3, r3, #2
 800edea:	3310      	adds	r3, #16
 800edec:	687a      	ldr	r2, [r7, #4]
 800edee:	18d3      	adds	r3, r2, r3
 800edf0:	3304      	adds	r3, #4
 800edf2:	e00d      	b.n	800ee10 <USBD_StdEPReq+0x2c2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800edf4:	230e      	movs	r3, #14
 800edf6:	18fb      	adds	r3, r7, r3
 800edf8:	781b      	ldrb	r3, [r3, #0]
 800edfa:	227f      	movs	r2, #127	@ 0x7f
 800edfc:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800edfe:	0013      	movs	r3, r2
 800ee00:	009b      	lsls	r3, r3, #2
 800ee02:	189b      	adds	r3, r3, r2
 800ee04:	009b      	lsls	r3, r3, #2
 800ee06:	3351      	adds	r3, #81	@ 0x51
 800ee08:	33ff      	adds	r3, #255	@ 0xff
 800ee0a:	687a      	ldr	r2, [r7, #4]
 800ee0c:	18d3      	adds	r3, r2, r3
 800ee0e:	3304      	adds	r3, #4
 800ee10:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ee12:	68bb      	ldr	r3, [r7, #8]
 800ee14:	2200      	movs	r2, #0
 800ee16:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ee18:	68b9      	ldr	r1, [r7, #8]
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	2202      	movs	r2, #2
 800ee1e:	0018      	movs	r0, r3
 800ee20:	f000 fd2a 	bl	800f878 <USBD_CtlSendData>
              break;
 800ee24:	e080      	b.n	800ef28 <USBD_StdEPReq+0x3da>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ee26:	220e      	movs	r2, #14
 800ee28:	18bb      	adds	r3, r7, r2
 800ee2a:	781b      	ldrb	r3, [r3, #0]
 800ee2c:	b25b      	sxtb	r3, r3
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	da14      	bge.n	800ee5c <USBD_StdEPReq+0x30e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ee32:	18bb      	adds	r3, r7, r2
 800ee34:	781b      	ldrb	r3, [r3, #0]
 800ee36:	220f      	movs	r2, #15
 800ee38:	401a      	ands	r2, r3
 800ee3a:	6879      	ldr	r1, [r7, #4]
 800ee3c:	0013      	movs	r3, r2
 800ee3e:	009b      	lsls	r3, r3, #2
 800ee40:	189b      	adds	r3, r3, r2
 800ee42:	009b      	lsls	r3, r3, #2
 800ee44:	18cb      	adds	r3, r1, r3
 800ee46:	3324      	adds	r3, #36	@ 0x24
 800ee48:	881b      	ldrh	r3, [r3, #0]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d11e      	bne.n	800ee8c <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800ee4e:	683a      	ldr	r2, [r7, #0]
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	0011      	movs	r1, r2
 800ee54:	0018      	movs	r0, r3
 800ee56:	f000 fc87 	bl	800f768 <USBD_CtlError>
                  break;
 800ee5a:	e065      	b.n	800ef28 <USBD_StdEPReq+0x3da>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ee5c:	230e      	movs	r3, #14
 800ee5e:	18fb      	adds	r3, r7, r3
 800ee60:	781b      	ldrb	r3, [r3, #0]
 800ee62:	220f      	movs	r2, #15
 800ee64:	401a      	ands	r2, r3
 800ee66:	6878      	ldr	r0, [r7, #4]
 800ee68:	23b2      	movs	r3, #178	@ 0xb2
 800ee6a:	0059      	lsls	r1, r3, #1
 800ee6c:	0013      	movs	r3, r2
 800ee6e:	009b      	lsls	r3, r3, #2
 800ee70:	189b      	adds	r3, r3, r2
 800ee72:	009b      	lsls	r3, r3, #2
 800ee74:	18c3      	adds	r3, r0, r3
 800ee76:	185b      	adds	r3, r3, r1
 800ee78:	881b      	ldrh	r3, [r3, #0]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d106      	bne.n	800ee8c <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800ee7e:	683a      	ldr	r2, [r7, #0]
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	0011      	movs	r1, r2
 800ee84:	0018      	movs	r0, r3
 800ee86:	f000 fc6f 	bl	800f768 <USBD_CtlError>
                  break;
 800ee8a:	e04d      	b.n	800ef28 <USBD_StdEPReq+0x3da>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ee8c:	220e      	movs	r2, #14
 800ee8e:	18bb      	adds	r3, r7, r2
 800ee90:	781b      	ldrb	r3, [r3, #0]
 800ee92:	b25b      	sxtb	r3, r3
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	da0c      	bge.n	800eeb2 <USBD_StdEPReq+0x364>
 800ee98:	18bb      	adds	r3, r7, r2
 800ee9a:	781b      	ldrb	r3, [r3, #0]
 800ee9c:	227f      	movs	r2, #127	@ 0x7f
 800ee9e:	401a      	ands	r2, r3
 800eea0:	0013      	movs	r3, r2
 800eea2:	009b      	lsls	r3, r3, #2
 800eea4:	189b      	adds	r3, r3, r2
 800eea6:	009b      	lsls	r3, r3, #2
 800eea8:	3310      	adds	r3, #16
 800eeaa:	687a      	ldr	r2, [r7, #4]
 800eeac:	18d3      	adds	r3, r2, r3
 800eeae:	3304      	adds	r3, #4
 800eeb0:	e00d      	b.n	800eece <USBD_StdEPReq+0x380>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800eeb2:	230e      	movs	r3, #14
 800eeb4:	18fb      	adds	r3, r7, r3
 800eeb6:	781b      	ldrb	r3, [r3, #0]
 800eeb8:	227f      	movs	r2, #127	@ 0x7f
 800eeba:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eebc:	0013      	movs	r3, r2
 800eebe:	009b      	lsls	r3, r3, #2
 800eec0:	189b      	adds	r3, r3, r2
 800eec2:	009b      	lsls	r3, r3, #2
 800eec4:	3351      	adds	r3, #81	@ 0x51
 800eec6:	33ff      	adds	r3, #255	@ 0xff
 800eec8:	687a      	ldr	r2, [r7, #4]
 800eeca:	18d3      	adds	r3, r2, r3
 800eecc:	3304      	adds	r3, #4
 800eece:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800eed0:	220e      	movs	r2, #14
 800eed2:	18bb      	adds	r3, r7, r2
 800eed4:	781b      	ldrb	r3, [r3, #0]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d003      	beq.n	800eee2 <USBD_StdEPReq+0x394>
 800eeda:	18bb      	adds	r3, r7, r2
 800eedc:	781b      	ldrb	r3, [r3, #0]
 800eede:	2b80      	cmp	r3, #128	@ 0x80
 800eee0:	d103      	bne.n	800eeea <USBD_StdEPReq+0x39c>
              {
                pep->status = 0x0000U;
 800eee2:	68bb      	ldr	r3, [r7, #8]
 800eee4:	2200      	movs	r2, #0
 800eee6:	601a      	str	r2, [r3, #0]
 800eee8:	e010      	b.n	800ef0c <USBD_StdEPReq+0x3be>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800eeea:	230e      	movs	r3, #14
 800eeec:	18fb      	adds	r3, r7, r3
 800eeee:	781a      	ldrb	r2, [r3, #0]
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	0011      	movs	r1, r2
 800eef4:	0018      	movs	r0, r3
 800eef6:	f001 f9ee 	bl	80102d6 <USBD_LL_IsStallEP>
 800eefa:	1e03      	subs	r3, r0, #0
 800eefc:	d003      	beq.n	800ef06 <USBD_StdEPReq+0x3b8>
              {
                pep->status = 0x0001U;
 800eefe:	68bb      	ldr	r3, [r7, #8]
 800ef00:	2201      	movs	r2, #1
 800ef02:	601a      	str	r2, [r3, #0]
 800ef04:	e002      	b.n	800ef0c <USBD_StdEPReq+0x3be>
              }
              else
              {
                pep->status = 0x0000U;
 800ef06:	68bb      	ldr	r3, [r7, #8]
 800ef08:	2200      	movs	r2, #0
 800ef0a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ef0c:	68b9      	ldr	r1, [r7, #8]
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	2202      	movs	r2, #2
 800ef12:	0018      	movs	r0, r3
 800ef14:	f000 fcb0 	bl	800f878 <USBD_CtlSendData>
              break;
 800ef18:	e006      	b.n	800ef28 <USBD_StdEPReq+0x3da>

            default:
              USBD_CtlError(pdev, req);
 800ef1a:	683a      	ldr	r2, [r7, #0]
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	0011      	movs	r1, r2
 800ef20:	0018      	movs	r0, r3
 800ef22:	f000 fc21 	bl	800f768 <USBD_CtlError>
              break;
 800ef26:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800ef28:	e006      	b.n	800ef38 <USBD_StdEPReq+0x3ea>

        default:
          USBD_CtlError(pdev, req);
 800ef2a:	683a      	ldr	r2, [r7, #0]
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	0011      	movs	r1, r2
 800ef30:	0018      	movs	r0, r3
 800ef32:	f000 fc19 	bl	800f768 <USBD_CtlError>
          break;
 800ef36:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800ef38:	e007      	b.n	800ef4a <USBD_StdEPReq+0x3fc>

    default:
      USBD_CtlError(pdev, req);
 800ef3a:	683a      	ldr	r2, [r7, #0]
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	0011      	movs	r1, r2
 800ef40:	0018      	movs	r0, r3
 800ef42:	f000 fc11 	bl	800f768 <USBD_CtlError>
      break;
 800ef46:	e000      	b.n	800ef4a <USBD_StdEPReq+0x3fc>
      break;
 800ef48:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800ef4a:	230f      	movs	r3, #15
 800ef4c:	18fb      	adds	r3, r7, r3
 800ef4e:	781b      	ldrb	r3, [r3, #0]
}
 800ef50:	0018      	movs	r0, r3
 800ef52:	46bd      	mov	sp, r7
 800ef54:	b004      	add	sp, #16
 800ef56:	bdb0      	pop	{r4, r5, r7, pc}

0800ef58 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ef58:	b580      	push	{r7, lr}
 800ef5a:	b084      	sub	sp, #16
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
 800ef60:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ef62:	2308      	movs	r3, #8
 800ef64:	18fb      	adds	r3, r7, r3
 800ef66:	2200      	movs	r2, #0
 800ef68:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ef6e:	230b      	movs	r3, #11
 800ef70:	18fb      	adds	r3, r7, r3
 800ef72:	2200      	movs	r2, #0
 800ef74:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	885b      	ldrh	r3, [r3, #2]
 800ef7a:	0a1b      	lsrs	r3, r3, #8
 800ef7c:	b29b      	uxth	r3, r3
 800ef7e:	2b0f      	cmp	r3, #15
 800ef80:	d900      	bls.n	800ef84 <USBD_GetDescriptor+0x2c>
 800ef82:	e17b      	b.n	800f27c <USBD_GetDescriptor+0x324>
 800ef84:	009a      	lsls	r2, r3, #2
 800ef86:	4bdd      	ldr	r3, [pc, #884]	@ (800f2fc <USBD_GetDescriptor+0x3a4>)
 800ef88:	18d3      	adds	r3, r2, r3
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	469f      	mov	pc, r3
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ef8e:	687a      	ldr	r2, [r7, #4]
 800ef90:	23ad      	movs	r3, #173	@ 0xad
 800ef92:	009b      	lsls	r3, r3, #2
 800ef94:	58d3      	ldr	r3, [r2, r3]
 800ef96:	69db      	ldr	r3, [r3, #28]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d00d      	beq.n	800efb8 <USBD_GetDescriptor+0x60>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ef9c:	687a      	ldr	r2, [r7, #4]
 800ef9e:	23ad      	movs	r3, #173	@ 0xad
 800efa0:	009b      	lsls	r3, r3, #2
 800efa2:	58d3      	ldr	r3, [r2, r3]
 800efa4:	69db      	ldr	r3, [r3, #28]
 800efa6:	687a      	ldr	r2, [r7, #4]
 800efa8:	7c12      	ldrb	r2, [r2, #16]
 800efaa:	2108      	movs	r1, #8
 800efac:	1879      	adds	r1, r7, r1
 800efae:	0010      	movs	r0, r2
 800efb0:	4798      	blx	r3
 800efb2:	0003      	movs	r3, r0
 800efb4:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800efb6:	e16e      	b.n	800f296 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800efb8:	683a      	ldr	r2, [r7, #0]
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	0011      	movs	r1, r2
 800efbe:	0018      	movs	r0, r3
 800efc0:	f000 fbd2 	bl	800f768 <USBD_CtlError>
        err++;
 800efc4:	210b      	movs	r1, #11
 800efc6:	187b      	adds	r3, r7, r1
 800efc8:	781a      	ldrb	r2, [r3, #0]
 800efca:	187b      	adds	r3, r7, r1
 800efcc:	3201      	adds	r2, #1
 800efce:	701a      	strb	r2, [r3, #0]
      break;
 800efd0:	e161      	b.n	800f296 <USBD_GetDescriptor+0x33e>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800efd2:	687a      	ldr	r2, [r7, #4]
 800efd4:	23ad      	movs	r3, #173	@ 0xad
 800efd6:	009b      	lsls	r3, r3, #2
 800efd8:	58d3      	ldr	r3, [r2, r3]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	687a      	ldr	r2, [r7, #4]
 800efde:	7c12      	ldrb	r2, [r2, #16]
 800efe0:	2108      	movs	r1, #8
 800efe2:	1879      	adds	r1, r7, r1
 800efe4:	0010      	movs	r0, r2
 800efe6:	4798      	blx	r3
 800efe8:	0003      	movs	r3, r0
 800efea:	60fb      	str	r3, [r7, #12]
      break;
 800efec:	e153      	b.n	800f296 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	7c1b      	ldrb	r3, [r3, #16]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d10f      	bne.n	800f016 <USBD_GetDescriptor+0xbe>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800eff6:	687a      	ldr	r2, [r7, #4]
 800eff8:	23ae      	movs	r3, #174	@ 0xae
 800effa:	009b      	lsls	r3, r3, #2
 800effc:	58d3      	ldr	r3, [r2, r3]
 800effe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f000:	2208      	movs	r2, #8
 800f002:	18ba      	adds	r2, r7, r2
 800f004:	0010      	movs	r0, r2
 800f006:	4798      	blx	r3
 800f008:	0003      	movs	r3, r0
 800f00a:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	3301      	adds	r3, #1
 800f010:	2202      	movs	r2, #2
 800f012:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f014:	e13f      	b.n	800f296 <USBD_GetDescriptor+0x33e>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f016:	687a      	ldr	r2, [r7, #4]
 800f018:	23ae      	movs	r3, #174	@ 0xae
 800f01a:	009b      	lsls	r3, r3, #2
 800f01c:	58d3      	ldr	r3, [r2, r3]
 800f01e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f020:	2208      	movs	r2, #8
 800f022:	18ba      	adds	r2, r7, r2
 800f024:	0010      	movs	r0, r2
 800f026:	4798      	blx	r3
 800f028:	0003      	movs	r3, r0
 800f02a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	3301      	adds	r3, #1
 800f030:	2202      	movs	r2, #2
 800f032:	701a      	strb	r2, [r3, #0]
      break;
 800f034:	e12f      	b.n	800f296 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f036:	683b      	ldr	r3, [r7, #0]
 800f038:	885b      	ldrh	r3, [r3, #2]
 800f03a:	b2db      	uxtb	r3, r3
 800f03c:	2b05      	cmp	r3, #5
 800f03e:	d900      	bls.n	800f042 <USBD_GetDescriptor+0xea>
 800f040:	e0d0      	b.n	800f1e4 <USBD_GetDescriptor+0x28c>
 800f042:	009a      	lsls	r2, r3, #2
 800f044:	4bae      	ldr	r3, [pc, #696]	@ (800f300 <USBD_GetDescriptor+0x3a8>)
 800f046:	18d3      	adds	r3, r2, r3
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f04c:	687a      	ldr	r2, [r7, #4]
 800f04e:	23ad      	movs	r3, #173	@ 0xad
 800f050:	009b      	lsls	r3, r3, #2
 800f052:	58d3      	ldr	r3, [r2, r3]
 800f054:	685b      	ldr	r3, [r3, #4]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d00d      	beq.n	800f076 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f05a:	687a      	ldr	r2, [r7, #4]
 800f05c:	23ad      	movs	r3, #173	@ 0xad
 800f05e:	009b      	lsls	r3, r3, #2
 800f060:	58d3      	ldr	r3, [r2, r3]
 800f062:	685b      	ldr	r3, [r3, #4]
 800f064:	687a      	ldr	r2, [r7, #4]
 800f066:	7c12      	ldrb	r2, [r2, #16]
 800f068:	2108      	movs	r1, #8
 800f06a:	1879      	adds	r1, r7, r1
 800f06c:	0010      	movs	r0, r2
 800f06e:	4798      	blx	r3
 800f070:	0003      	movs	r3, r0
 800f072:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f074:	e0c3      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800f076:	683a      	ldr	r2, [r7, #0]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	0011      	movs	r1, r2
 800f07c:	0018      	movs	r0, r3
 800f07e:	f000 fb73 	bl	800f768 <USBD_CtlError>
            err++;
 800f082:	210b      	movs	r1, #11
 800f084:	187b      	adds	r3, r7, r1
 800f086:	781a      	ldrb	r2, [r3, #0]
 800f088:	187b      	adds	r3, r7, r1
 800f08a:	3201      	adds	r2, #1
 800f08c:	701a      	strb	r2, [r3, #0]
          break;
 800f08e:	e0b6      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f090:	687a      	ldr	r2, [r7, #4]
 800f092:	23ad      	movs	r3, #173	@ 0xad
 800f094:	009b      	lsls	r3, r3, #2
 800f096:	58d3      	ldr	r3, [r2, r3]
 800f098:	689b      	ldr	r3, [r3, #8]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d00d      	beq.n	800f0ba <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f09e:	687a      	ldr	r2, [r7, #4]
 800f0a0:	23ad      	movs	r3, #173	@ 0xad
 800f0a2:	009b      	lsls	r3, r3, #2
 800f0a4:	58d3      	ldr	r3, [r2, r3]
 800f0a6:	689b      	ldr	r3, [r3, #8]
 800f0a8:	687a      	ldr	r2, [r7, #4]
 800f0aa:	7c12      	ldrb	r2, [r2, #16]
 800f0ac:	2108      	movs	r1, #8
 800f0ae:	1879      	adds	r1, r7, r1
 800f0b0:	0010      	movs	r0, r2
 800f0b2:	4798      	blx	r3
 800f0b4:	0003      	movs	r3, r0
 800f0b6:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f0b8:	e0a1      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800f0ba:	683a      	ldr	r2, [r7, #0]
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	0011      	movs	r1, r2
 800f0c0:	0018      	movs	r0, r3
 800f0c2:	f000 fb51 	bl	800f768 <USBD_CtlError>
            err++;
 800f0c6:	210b      	movs	r1, #11
 800f0c8:	187b      	adds	r3, r7, r1
 800f0ca:	781a      	ldrb	r2, [r3, #0]
 800f0cc:	187b      	adds	r3, r7, r1
 800f0ce:	3201      	adds	r2, #1
 800f0d0:	701a      	strb	r2, [r3, #0]
          break;
 800f0d2:	e094      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f0d4:	687a      	ldr	r2, [r7, #4]
 800f0d6:	23ad      	movs	r3, #173	@ 0xad
 800f0d8:	009b      	lsls	r3, r3, #2
 800f0da:	58d3      	ldr	r3, [r2, r3]
 800f0dc:	68db      	ldr	r3, [r3, #12]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d00d      	beq.n	800f0fe <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f0e2:	687a      	ldr	r2, [r7, #4]
 800f0e4:	23ad      	movs	r3, #173	@ 0xad
 800f0e6:	009b      	lsls	r3, r3, #2
 800f0e8:	58d3      	ldr	r3, [r2, r3]
 800f0ea:	68db      	ldr	r3, [r3, #12]
 800f0ec:	687a      	ldr	r2, [r7, #4]
 800f0ee:	7c12      	ldrb	r2, [r2, #16]
 800f0f0:	2108      	movs	r1, #8
 800f0f2:	1879      	adds	r1, r7, r1
 800f0f4:	0010      	movs	r0, r2
 800f0f6:	4798      	blx	r3
 800f0f8:	0003      	movs	r3, r0
 800f0fa:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f0fc:	e07f      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800f0fe:	683a      	ldr	r2, [r7, #0]
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	0011      	movs	r1, r2
 800f104:	0018      	movs	r0, r3
 800f106:	f000 fb2f 	bl	800f768 <USBD_CtlError>
            err++;
 800f10a:	210b      	movs	r1, #11
 800f10c:	187b      	adds	r3, r7, r1
 800f10e:	781a      	ldrb	r2, [r3, #0]
 800f110:	187b      	adds	r3, r7, r1
 800f112:	3201      	adds	r2, #1
 800f114:	701a      	strb	r2, [r3, #0]
          break;
 800f116:	e072      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f118:	687a      	ldr	r2, [r7, #4]
 800f11a:	23ad      	movs	r3, #173	@ 0xad
 800f11c:	009b      	lsls	r3, r3, #2
 800f11e:	58d3      	ldr	r3, [r2, r3]
 800f120:	691b      	ldr	r3, [r3, #16]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d00d      	beq.n	800f142 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f126:	687a      	ldr	r2, [r7, #4]
 800f128:	23ad      	movs	r3, #173	@ 0xad
 800f12a:	009b      	lsls	r3, r3, #2
 800f12c:	58d3      	ldr	r3, [r2, r3]
 800f12e:	691b      	ldr	r3, [r3, #16]
 800f130:	687a      	ldr	r2, [r7, #4]
 800f132:	7c12      	ldrb	r2, [r2, #16]
 800f134:	2108      	movs	r1, #8
 800f136:	1879      	adds	r1, r7, r1
 800f138:	0010      	movs	r0, r2
 800f13a:	4798      	blx	r3
 800f13c:	0003      	movs	r3, r0
 800f13e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f140:	e05d      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800f142:	683a      	ldr	r2, [r7, #0]
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	0011      	movs	r1, r2
 800f148:	0018      	movs	r0, r3
 800f14a:	f000 fb0d 	bl	800f768 <USBD_CtlError>
            err++;
 800f14e:	210b      	movs	r1, #11
 800f150:	187b      	adds	r3, r7, r1
 800f152:	781a      	ldrb	r2, [r3, #0]
 800f154:	187b      	adds	r3, r7, r1
 800f156:	3201      	adds	r2, #1
 800f158:	701a      	strb	r2, [r3, #0]
          break;
 800f15a:	e050      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f15c:	687a      	ldr	r2, [r7, #4]
 800f15e:	23ad      	movs	r3, #173	@ 0xad
 800f160:	009b      	lsls	r3, r3, #2
 800f162:	58d3      	ldr	r3, [r2, r3]
 800f164:	695b      	ldr	r3, [r3, #20]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d00d      	beq.n	800f186 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f16a:	687a      	ldr	r2, [r7, #4]
 800f16c:	23ad      	movs	r3, #173	@ 0xad
 800f16e:	009b      	lsls	r3, r3, #2
 800f170:	58d3      	ldr	r3, [r2, r3]
 800f172:	695b      	ldr	r3, [r3, #20]
 800f174:	687a      	ldr	r2, [r7, #4]
 800f176:	7c12      	ldrb	r2, [r2, #16]
 800f178:	2108      	movs	r1, #8
 800f17a:	1879      	adds	r1, r7, r1
 800f17c:	0010      	movs	r0, r2
 800f17e:	4798      	blx	r3
 800f180:	0003      	movs	r3, r0
 800f182:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f184:	e03b      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800f186:	683a      	ldr	r2, [r7, #0]
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	0011      	movs	r1, r2
 800f18c:	0018      	movs	r0, r3
 800f18e:	f000 faeb 	bl	800f768 <USBD_CtlError>
            err++;
 800f192:	210b      	movs	r1, #11
 800f194:	187b      	adds	r3, r7, r1
 800f196:	781a      	ldrb	r2, [r3, #0]
 800f198:	187b      	adds	r3, r7, r1
 800f19a:	3201      	adds	r2, #1
 800f19c:	701a      	strb	r2, [r3, #0]
          break;
 800f19e:	e02e      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f1a0:	687a      	ldr	r2, [r7, #4]
 800f1a2:	23ad      	movs	r3, #173	@ 0xad
 800f1a4:	009b      	lsls	r3, r3, #2
 800f1a6:	58d3      	ldr	r3, [r2, r3]
 800f1a8:	699b      	ldr	r3, [r3, #24]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d00d      	beq.n	800f1ca <USBD_GetDescriptor+0x272>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f1ae:	687a      	ldr	r2, [r7, #4]
 800f1b0:	23ad      	movs	r3, #173	@ 0xad
 800f1b2:	009b      	lsls	r3, r3, #2
 800f1b4:	58d3      	ldr	r3, [r2, r3]
 800f1b6:	699b      	ldr	r3, [r3, #24]
 800f1b8:	687a      	ldr	r2, [r7, #4]
 800f1ba:	7c12      	ldrb	r2, [r2, #16]
 800f1bc:	2108      	movs	r1, #8
 800f1be:	1879      	adds	r1, r7, r1
 800f1c0:	0010      	movs	r0, r2
 800f1c2:	4798      	blx	r3
 800f1c4:	0003      	movs	r3, r0
 800f1c6:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f1c8:	e019      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800f1ca:	683a      	ldr	r2, [r7, #0]
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	0011      	movs	r1, r2
 800f1d0:	0018      	movs	r0, r3
 800f1d2:	f000 fac9 	bl	800f768 <USBD_CtlError>
            err++;
 800f1d6:	210b      	movs	r1, #11
 800f1d8:	187b      	adds	r3, r7, r1
 800f1da:	781a      	ldrb	r2, [r3, #0]
 800f1dc:	187b      	adds	r3, r7, r1
 800f1de:	3201      	adds	r2, #1
 800f1e0:	701a      	strb	r2, [r3, #0]
          break;
 800f1e2:	e00c      	b.n	800f1fe <USBD_GetDescriptor+0x2a6>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f1e4:	683a      	ldr	r2, [r7, #0]
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	0011      	movs	r1, r2
 800f1ea:	0018      	movs	r0, r3
 800f1ec:	f000 fabc 	bl	800f768 <USBD_CtlError>
          err++;
 800f1f0:	210b      	movs	r1, #11
 800f1f2:	187b      	adds	r3, r7, r1
 800f1f4:	781a      	ldrb	r2, [r3, #0]
 800f1f6:	187b      	adds	r3, r7, r1
 800f1f8:	3201      	adds	r2, #1
 800f1fa:	701a      	strb	r2, [r3, #0]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800f1fc:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800f1fe:	e04a      	b.n	800f296 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	7c1b      	ldrb	r3, [r3, #16]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d10b      	bne.n	800f220 <USBD_GetDescriptor+0x2c8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f208:	687a      	ldr	r2, [r7, #4]
 800f20a:	23ae      	movs	r3, #174	@ 0xae
 800f20c:	009b      	lsls	r3, r3, #2
 800f20e:	58d3      	ldr	r3, [r2, r3]
 800f210:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f212:	2208      	movs	r2, #8
 800f214:	18ba      	adds	r2, r7, r2
 800f216:	0010      	movs	r0, r2
 800f218:	4798      	blx	r3
 800f21a:	0003      	movs	r3, r0
 800f21c:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f21e:	e03a      	b.n	800f296 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800f220:	683a      	ldr	r2, [r7, #0]
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	0011      	movs	r1, r2
 800f226:	0018      	movs	r0, r3
 800f228:	f000 fa9e 	bl	800f768 <USBD_CtlError>
        err++;
 800f22c:	210b      	movs	r1, #11
 800f22e:	187b      	adds	r3, r7, r1
 800f230:	781a      	ldrb	r2, [r3, #0]
 800f232:	187b      	adds	r3, r7, r1
 800f234:	3201      	adds	r2, #1
 800f236:	701a      	strb	r2, [r3, #0]
      break;
 800f238:	e02d      	b.n	800f296 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	7c1b      	ldrb	r3, [r3, #16]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d10f      	bne.n	800f262 <USBD_GetDescriptor+0x30a>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f242:	687a      	ldr	r2, [r7, #4]
 800f244:	23ae      	movs	r3, #174	@ 0xae
 800f246:	009b      	lsls	r3, r3, #2
 800f248:	58d3      	ldr	r3, [r2, r3]
 800f24a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f24c:	2208      	movs	r2, #8
 800f24e:	18ba      	adds	r2, r7, r2
 800f250:	0010      	movs	r0, r2
 800f252:	4798      	blx	r3
 800f254:	0003      	movs	r3, r0
 800f256:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	3301      	adds	r3, #1
 800f25c:	2207      	movs	r2, #7
 800f25e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f260:	e019      	b.n	800f296 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800f262:	683a      	ldr	r2, [r7, #0]
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	0011      	movs	r1, r2
 800f268:	0018      	movs	r0, r3
 800f26a:	f000 fa7d 	bl	800f768 <USBD_CtlError>
        err++;
 800f26e:	210b      	movs	r1, #11
 800f270:	187b      	adds	r3, r7, r1
 800f272:	781a      	ldrb	r2, [r3, #0]
 800f274:	187b      	adds	r3, r7, r1
 800f276:	3201      	adds	r2, #1
 800f278:	701a      	strb	r2, [r3, #0]
      break;
 800f27a:	e00c      	b.n	800f296 <USBD_GetDescriptor+0x33e>

    default:
      USBD_CtlError(pdev, req);
 800f27c:	683a      	ldr	r2, [r7, #0]
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	0011      	movs	r1, r2
 800f282:	0018      	movs	r0, r3
 800f284:	f000 fa70 	bl	800f768 <USBD_CtlError>
      err++;
 800f288:	210b      	movs	r1, #11
 800f28a:	187b      	adds	r3, r7, r1
 800f28c:	781a      	ldrb	r2, [r3, #0]
 800f28e:	187b      	adds	r3, r7, r1
 800f290:	3201      	adds	r2, #1
 800f292:	701a      	strb	r2, [r3, #0]
      break;
 800f294:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800f296:	230b      	movs	r3, #11
 800f298:	18fb      	adds	r3, r7, r3
 800f29a:	781b      	ldrb	r3, [r3, #0]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d131      	bne.n	800f304 <USBD_GetDescriptor+0x3ac>
  {
    return;
  }

  if (req->wLength != 0U)
 800f2a0:	683b      	ldr	r3, [r7, #0]
 800f2a2:	88db      	ldrh	r3, [r3, #6]
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d023      	beq.n	800f2f0 <USBD_GetDescriptor+0x398>
  {
    if (len != 0U)
 800f2a8:	2108      	movs	r1, #8
 800f2aa:	187b      	adds	r3, r7, r1
 800f2ac:	881b      	ldrh	r3, [r3, #0]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d017      	beq.n	800f2e2 <USBD_GetDescriptor+0x38a>
    {
      len = MIN(len, req->wLength);
 800f2b2:	683b      	ldr	r3, [r7, #0]
 800f2b4:	88da      	ldrh	r2, [r3, #6]
 800f2b6:	187b      	adds	r3, r7, r1
 800f2b8:	881b      	ldrh	r3, [r3, #0]
 800f2ba:	1c18      	adds	r0, r3, #0
 800f2bc:	1c11      	adds	r1, r2, #0
 800f2be:	b28a      	uxth	r2, r1
 800f2c0:	b283      	uxth	r3, r0
 800f2c2:	429a      	cmp	r2, r3
 800f2c4:	d900      	bls.n	800f2c8 <USBD_GetDescriptor+0x370>
 800f2c6:	1c01      	adds	r1, r0, #0
 800f2c8:	b28a      	uxth	r2, r1
 800f2ca:	2108      	movs	r1, #8
 800f2cc:	187b      	adds	r3, r7, r1
 800f2ce:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f2d0:	187b      	adds	r3, r7, r1
 800f2d2:	881b      	ldrh	r3, [r3, #0]
 800f2d4:	001a      	movs	r2, r3
 800f2d6:	68f9      	ldr	r1, [r7, #12]
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	0018      	movs	r0, r3
 800f2dc:	f000 facc 	bl	800f878 <USBD_CtlSendData>
 800f2e0:	e011      	b.n	800f306 <USBD_GetDescriptor+0x3ae>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f2e2:	683a      	ldr	r2, [r7, #0]
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	0011      	movs	r1, r2
 800f2e8:	0018      	movs	r0, r3
 800f2ea:	f000 fa3d 	bl	800f768 <USBD_CtlError>
 800f2ee:	e00a      	b.n	800f306 <USBD_GetDescriptor+0x3ae>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	0018      	movs	r0, r3
 800f2f4:	f000 fb1e 	bl	800f934 <USBD_CtlSendStatus>
 800f2f8:	e005      	b.n	800f306 <USBD_GetDescriptor+0x3ae>
 800f2fa:	46c0      	nop			@ (mov r8, r8)
 800f2fc:	080139d4 	.word	0x080139d4
 800f300:	08013a14 	.word	0x08013a14
    return;
 800f304:	46c0      	nop			@ (mov r8, r8)
  }
}
 800f306:	46bd      	mov	sp, r7
 800f308:	b004      	add	sp, #16
 800f30a:	bd80      	pop	{r7, pc}

0800f30c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f30c:	b590      	push	{r4, r7, lr}
 800f30e:	b085      	sub	sp, #20
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
 800f314:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f316:	683b      	ldr	r3, [r7, #0]
 800f318:	889b      	ldrh	r3, [r3, #4]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d13e      	bne.n	800f39c <USBD_SetAddress+0x90>
 800f31e:	683b      	ldr	r3, [r7, #0]
 800f320:	88db      	ldrh	r3, [r3, #6]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d13a      	bne.n	800f39c <USBD_SetAddress+0x90>
 800f326:	683b      	ldr	r3, [r7, #0]
 800f328:	885b      	ldrh	r3, [r3, #2]
 800f32a:	2b7f      	cmp	r3, #127	@ 0x7f
 800f32c:	d836      	bhi.n	800f39c <USBD_SetAddress+0x90>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f32e:	683b      	ldr	r3, [r7, #0]
 800f330:	885b      	ldrh	r3, [r3, #2]
 800f332:	b2da      	uxtb	r2, r3
 800f334:	230f      	movs	r3, #15
 800f336:	18fb      	adds	r3, r7, r3
 800f338:	217f      	movs	r1, #127	@ 0x7f
 800f33a:	400a      	ands	r2, r1
 800f33c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f33e:	687a      	ldr	r2, [r7, #4]
 800f340:	23a7      	movs	r3, #167	@ 0xa7
 800f342:	009b      	lsls	r3, r3, #2
 800f344:	5cd3      	ldrb	r3, [r2, r3]
 800f346:	b2db      	uxtb	r3, r3
 800f348:	2b03      	cmp	r3, #3
 800f34a:	d106      	bne.n	800f35a <USBD_SetAddress+0x4e>
    {
      USBD_CtlError(pdev, req);
 800f34c:	683a      	ldr	r2, [r7, #0]
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	0011      	movs	r1, r2
 800f352:	0018      	movs	r0, r3
 800f354:	f000 fa08 	bl	800f768 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f358:	e027      	b.n	800f3aa <USBD_SetAddress+0x9e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	240f      	movs	r4, #15
 800f35e:	193a      	adds	r2, r7, r4
 800f360:	4914      	ldr	r1, [pc, #80]	@ (800f3b4 <USBD_SetAddress+0xa8>)
 800f362:	7812      	ldrb	r2, [r2, #0]
 800f364:	545a      	strb	r2, [r3, r1]
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f366:	193b      	adds	r3, r7, r4
 800f368:	781a      	ldrb	r2, [r3, #0]
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	0011      	movs	r1, r2
 800f36e:	0018      	movs	r0, r3
 800f370:	f000 ffe1 	bl	8010336 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	0018      	movs	r0, r3
 800f378:	f000 fadc 	bl	800f934 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f37c:	193b      	adds	r3, r7, r4
 800f37e:	781b      	ldrb	r3, [r3, #0]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d005      	beq.n	800f390 <USBD_SetAddress+0x84>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f384:	687a      	ldr	r2, [r7, #4]
 800f386:	23a7      	movs	r3, #167	@ 0xa7
 800f388:	009b      	lsls	r3, r3, #2
 800f38a:	2102      	movs	r1, #2
 800f38c:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f38e:	e00c      	b.n	800f3aa <USBD_SetAddress+0x9e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f390:	687a      	ldr	r2, [r7, #4]
 800f392:	23a7      	movs	r3, #167	@ 0xa7
 800f394:	009b      	lsls	r3, r3, #2
 800f396:	2101      	movs	r1, #1
 800f398:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f39a:	e006      	b.n	800f3aa <USBD_SetAddress+0x9e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f39c:	683a      	ldr	r2, [r7, #0]
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	0011      	movs	r1, r2
 800f3a2:	0018      	movs	r0, r3
 800f3a4:	f000 f9e0 	bl	800f768 <USBD_CtlError>
  }
}
 800f3a8:	46c0      	nop			@ (mov r8, r8)
 800f3aa:	46c0      	nop			@ (mov r8, r8)
 800f3ac:	46bd      	mov	sp, r7
 800f3ae:	b005      	add	sp, #20
 800f3b0:	bd90      	pop	{r4, r7, pc}
 800f3b2:	46c0      	nop			@ (mov r8, r8)
 800f3b4:	0000029e 	.word	0x0000029e

0800f3b8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f3b8:	b5b0      	push	{r4, r5, r7, lr}
 800f3ba:	b084      	sub	sp, #16
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	6078      	str	r0, [r7, #4]
 800f3c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f3c2:	230f      	movs	r3, #15
 800f3c4:	18fb      	adds	r3, r7, r3
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	701a      	strb	r2, [r3, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f3ca:	683b      	ldr	r3, [r7, #0]
 800f3cc:	885b      	ldrh	r3, [r3, #2]
 800f3ce:	b2da      	uxtb	r2, r3
 800f3d0:	4b5f      	ldr	r3, [pc, #380]	@ (800f550 <USBD_SetConfig+0x198>)
 800f3d2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f3d4:	4b5e      	ldr	r3, [pc, #376]	@ (800f550 <USBD_SetConfig+0x198>)
 800f3d6:	781b      	ldrb	r3, [r3, #0]
 800f3d8:	2b01      	cmp	r3, #1
 800f3da:	d907      	bls.n	800f3ec <USBD_SetConfig+0x34>
  {
    USBD_CtlError(pdev, req);
 800f3dc:	683a      	ldr	r2, [r7, #0]
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	0011      	movs	r1, r2
 800f3e2:	0018      	movs	r0, r3
 800f3e4:	f000 f9c0 	bl	800f768 <USBD_CtlError>
    return USBD_FAIL;
 800f3e8:	2303      	movs	r3, #3
 800f3ea:	e0ac      	b.n	800f546 <USBD_SetConfig+0x18e>
  }

  switch (pdev->dev_state)
 800f3ec:	687a      	ldr	r2, [r7, #4]
 800f3ee:	23a7      	movs	r3, #167	@ 0xa7
 800f3f0:	009b      	lsls	r3, r3, #2
 800f3f2:	5cd3      	ldrb	r3, [r2, r3]
 800f3f4:	b2db      	uxtb	r3, r3
 800f3f6:	2b02      	cmp	r3, #2
 800f3f8:	d002      	beq.n	800f400 <USBD_SetConfig+0x48>
 800f3fa:	2b03      	cmp	r3, #3
 800f3fc:	d033      	beq.n	800f466 <USBD_SetConfig+0xae>
 800f3fe:	e08d      	b.n	800f51c <USBD_SetConfig+0x164>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f400:	4b53      	ldr	r3, [pc, #332]	@ (800f550 <USBD_SetConfig+0x198>)
 800f402:	781b      	ldrb	r3, [r3, #0]
 800f404:	2b00      	cmp	r3, #0
 800f406:	d029      	beq.n	800f45c <USBD_SetConfig+0xa4>
      {
        pdev->dev_config = cfgidx;
 800f408:	4b51      	ldr	r3, [pc, #324]	@ (800f550 <USBD_SetConfig+0x198>)
 800f40a:	781b      	ldrb	r3, [r3, #0]
 800f40c:	001a      	movs	r2, r3
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f412:	4b4f      	ldr	r3, [pc, #316]	@ (800f550 <USBD_SetConfig+0x198>)
 800f414:	781a      	ldrb	r2, [r3, #0]
 800f416:	250f      	movs	r5, #15
 800f418:	197c      	adds	r4, r7, r5
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	0011      	movs	r1, r2
 800f41e:	0018      	movs	r0, r3
 800f420:	f7fe feb4 	bl	800e18c <USBD_SetClassConfig>
 800f424:	0003      	movs	r3, r0
 800f426:	7023      	strb	r3, [r4, #0]

        if (ret != USBD_OK)
 800f428:	197b      	adds	r3, r7, r5
 800f42a:	781b      	ldrb	r3, [r3, #0]
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d00b      	beq.n	800f448 <USBD_SetConfig+0x90>
        {
          USBD_CtlError(pdev, req);
 800f430:	683a      	ldr	r2, [r7, #0]
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	0011      	movs	r1, r2
 800f436:	0018      	movs	r0, r3
 800f438:	f000 f996 	bl	800f768 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f43c:	687a      	ldr	r2, [r7, #4]
 800f43e:	23a7      	movs	r3, #167	@ 0xa7
 800f440:	009b      	lsls	r3, r3, #2
 800f442:	2102      	movs	r1, #2
 800f444:	54d1      	strb	r1, [r2, r3]
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f446:	e07b      	b.n	800f540 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	0018      	movs	r0, r3
 800f44c:	f000 fa72 	bl	800f934 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f450:	687a      	ldr	r2, [r7, #4]
 800f452:	23a7      	movs	r3, #167	@ 0xa7
 800f454:	009b      	lsls	r3, r3, #2
 800f456:	2103      	movs	r1, #3
 800f458:	54d1      	strb	r1, [r2, r3]
      break;
 800f45a:	e071      	b.n	800f540 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	0018      	movs	r0, r3
 800f460:	f000 fa68 	bl	800f934 <USBD_CtlSendStatus>
      break;
 800f464:	e06c      	b.n	800f540 <USBD_SetConfig+0x188>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f466:	4b3a      	ldr	r3, [pc, #232]	@ (800f550 <USBD_SetConfig+0x198>)
 800f468:	781b      	ldrb	r3, [r3, #0]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d115      	bne.n	800f49a <USBD_SetConfig+0xe2>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f46e:	687a      	ldr	r2, [r7, #4]
 800f470:	23a7      	movs	r3, #167	@ 0xa7
 800f472:	009b      	lsls	r3, r3, #2
 800f474:	2102      	movs	r1, #2
 800f476:	54d1      	strb	r1, [r2, r3]
        pdev->dev_config = cfgidx;
 800f478:	4b35      	ldr	r3, [pc, #212]	@ (800f550 <USBD_SetConfig+0x198>)
 800f47a:	781b      	ldrb	r3, [r3, #0]
 800f47c:	001a      	movs	r2, r3
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f482:	4b33      	ldr	r3, [pc, #204]	@ (800f550 <USBD_SetConfig+0x198>)
 800f484:	781a      	ldrb	r2, [r3, #0]
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	0011      	movs	r1, r2
 800f48a:	0018      	movs	r0, r3
 800f48c:	f7fe fea3 	bl	800e1d6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	0018      	movs	r0, r3
 800f494:	f000 fa4e 	bl	800f934 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f498:	e052      	b.n	800f540 <USBD_SetConfig+0x188>
      else if (cfgidx != pdev->dev_config)
 800f49a:	4b2d      	ldr	r3, [pc, #180]	@ (800f550 <USBD_SetConfig+0x198>)
 800f49c:	781b      	ldrb	r3, [r3, #0]
 800f49e:	001a      	movs	r2, r3
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	685b      	ldr	r3, [r3, #4]
 800f4a4:	429a      	cmp	r2, r3
 800f4a6:	d034      	beq.n	800f512 <USBD_SetConfig+0x15a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	685b      	ldr	r3, [r3, #4]
 800f4ac:	b2da      	uxtb	r2, r3
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	0011      	movs	r1, r2
 800f4b2:	0018      	movs	r0, r3
 800f4b4:	f7fe fe8f 	bl	800e1d6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f4b8:	4b25      	ldr	r3, [pc, #148]	@ (800f550 <USBD_SetConfig+0x198>)
 800f4ba:	781b      	ldrb	r3, [r3, #0]
 800f4bc:	001a      	movs	r2, r3
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f4c2:	4b23      	ldr	r3, [pc, #140]	@ (800f550 <USBD_SetConfig+0x198>)
 800f4c4:	781a      	ldrb	r2, [r3, #0]
 800f4c6:	250f      	movs	r5, #15
 800f4c8:	197c      	adds	r4, r7, r5
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	0011      	movs	r1, r2
 800f4ce:	0018      	movs	r0, r3
 800f4d0:	f7fe fe5c 	bl	800e18c <USBD_SetClassConfig>
 800f4d4:	0003      	movs	r3, r0
 800f4d6:	7023      	strb	r3, [r4, #0]
        if (ret != USBD_OK)
 800f4d8:	197b      	adds	r3, r7, r5
 800f4da:	781b      	ldrb	r3, [r3, #0]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d013      	beq.n	800f508 <USBD_SetConfig+0x150>
          USBD_CtlError(pdev, req);
 800f4e0:	683a      	ldr	r2, [r7, #0]
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	0011      	movs	r1, r2
 800f4e6:	0018      	movs	r0, r3
 800f4e8:	f000 f93e 	bl	800f768 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	685b      	ldr	r3, [r3, #4]
 800f4f0:	b2da      	uxtb	r2, r3
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	0011      	movs	r1, r2
 800f4f6:	0018      	movs	r0, r3
 800f4f8:	f7fe fe6d 	bl	800e1d6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f4fc:	687a      	ldr	r2, [r7, #4]
 800f4fe:	23a7      	movs	r3, #167	@ 0xa7
 800f500:	009b      	lsls	r3, r3, #2
 800f502:	2102      	movs	r1, #2
 800f504:	54d1      	strb	r1, [r2, r3]
      break;
 800f506:	e01b      	b.n	800f540 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	0018      	movs	r0, r3
 800f50c:	f000 fa12 	bl	800f934 <USBD_CtlSendStatus>
      break;
 800f510:	e016      	b.n	800f540 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	0018      	movs	r0, r3
 800f516:	f000 fa0d 	bl	800f934 <USBD_CtlSendStatus>
      break;
 800f51a:	e011      	b.n	800f540 <USBD_SetConfig+0x188>

    default:
      USBD_CtlError(pdev, req);
 800f51c:	683a      	ldr	r2, [r7, #0]
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	0011      	movs	r1, r2
 800f522:	0018      	movs	r0, r3
 800f524:	f000 f920 	bl	800f768 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f528:	4b09      	ldr	r3, [pc, #36]	@ (800f550 <USBD_SetConfig+0x198>)
 800f52a:	781a      	ldrb	r2, [r3, #0]
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	0011      	movs	r1, r2
 800f530:	0018      	movs	r0, r3
 800f532:	f7fe fe50 	bl	800e1d6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f536:	230f      	movs	r3, #15
 800f538:	18fb      	adds	r3, r7, r3
 800f53a:	2203      	movs	r2, #3
 800f53c:	701a      	strb	r2, [r3, #0]
      break;
 800f53e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800f540:	230f      	movs	r3, #15
 800f542:	18fb      	adds	r3, r7, r3
 800f544:	781b      	ldrb	r3, [r3, #0]
}
 800f546:	0018      	movs	r0, r3
 800f548:	46bd      	mov	sp, r7
 800f54a:	b004      	add	sp, #16
 800f54c:	bdb0      	pop	{r4, r5, r7, pc}
 800f54e:	46c0      	nop			@ (mov r8, r8)
 800f550:	20000774 	.word	0x20000774

0800f554 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f554:	b580      	push	{r7, lr}
 800f556:	b082      	sub	sp, #8
 800f558:	af00      	add	r7, sp, #0
 800f55a:	6078      	str	r0, [r7, #4]
 800f55c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f55e:	683b      	ldr	r3, [r7, #0]
 800f560:	88db      	ldrh	r3, [r3, #6]
 800f562:	2b01      	cmp	r3, #1
 800f564:	d006      	beq.n	800f574 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800f566:	683a      	ldr	r2, [r7, #0]
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	0011      	movs	r1, r2
 800f56c:	0018      	movs	r0, r3
 800f56e:	f000 f8fb 	bl	800f768 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f572:	e027      	b.n	800f5c4 <USBD_GetConfig+0x70>
    switch (pdev->dev_state)
 800f574:	687a      	ldr	r2, [r7, #4]
 800f576:	23a7      	movs	r3, #167	@ 0xa7
 800f578:	009b      	lsls	r3, r3, #2
 800f57a:	5cd3      	ldrb	r3, [r2, r3]
 800f57c:	b2db      	uxtb	r3, r3
 800f57e:	2b02      	cmp	r3, #2
 800f580:	dc02      	bgt.n	800f588 <USBD_GetConfig+0x34>
 800f582:	2b00      	cmp	r3, #0
 800f584:	dc03      	bgt.n	800f58e <USBD_GetConfig+0x3a>
 800f586:	e016      	b.n	800f5b6 <USBD_GetConfig+0x62>
 800f588:	2b03      	cmp	r3, #3
 800f58a:	d00c      	beq.n	800f5a6 <USBD_GetConfig+0x52>
 800f58c:	e013      	b.n	800f5b6 <USBD_GetConfig+0x62>
        pdev->dev_default_config = 0U;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2200      	movs	r2, #0
 800f592:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	3308      	adds	r3, #8
 800f598:	0019      	movs	r1, r3
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	2201      	movs	r2, #1
 800f59e:	0018      	movs	r0, r3
 800f5a0:	f000 f96a 	bl	800f878 <USBD_CtlSendData>
        break;
 800f5a4:	e00e      	b.n	800f5c4 <USBD_GetConfig+0x70>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	1d19      	adds	r1, r3, #4
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	2201      	movs	r2, #1
 800f5ae:	0018      	movs	r0, r3
 800f5b0:	f000 f962 	bl	800f878 <USBD_CtlSendData>
        break;
 800f5b4:	e006      	b.n	800f5c4 <USBD_GetConfig+0x70>
        USBD_CtlError(pdev, req);
 800f5b6:	683a      	ldr	r2, [r7, #0]
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	0011      	movs	r1, r2
 800f5bc:	0018      	movs	r0, r3
 800f5be:	f000 f8d3 	bl	800f768 <USBD_CtlError>
        break;
 800f5c2:	46c0      	nop			@ (mov r8, r8)
}
 800f5c4:	46c0      	nop			@ (mov r8, r8)
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	b002      	add	sp, #8
 800f5ca:	bd80      	pop	{r7, pc}

0800f5cc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b082      	sub	sp, #8
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
 800f5d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f5d6:	687a      	ldr	r2, [r7, #4]
 800f5d8:	23a7      	movs	r3, #167	@ 0xa7
 800f5da:	009b      	lsls	r3, r3, #2
 800f5dc:	5cd3      	ldrb	r3, [r2, r3]
 800f5de:	b2db      	uxtb	r3, r3
 800f5e0:	3b01      	subs	r3, #1
 800f5e2:	2b02      	cmp	r3, #2
 800f5e4:	d822      	bhi.n	800f62c <USBD_GetStatus+0x60>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f5e6:	683b      	ldr	r3, [r7, #0]
 800f5e8:	88db      	ldrh	r3, [r3, #6]
 800f5ea:	2b02      	cmp	r3, #2
 800f5ec:	d006      	beq.n	800f5fc <USBD_GetStatus+0x30>
      {
        USBD_CtlError(pdev, req);
 800f5ee:	683a      	ldr	r2, [r7, #0]
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	0011      	movs	r1, r2
 800f5f4:	0018      	movs	r0, r3
 800f5f6:	f000 f8b7 	bl	800f768 <USBD_CtlError>
        break;
 800f5fa:	e01e      	b.n	800f63a <USBD_GetStatus+0x6e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	2201      	movs	r2, #1
 800f600:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800f602:	687a      	ldr	r2, [r7, #4]
 800f604:	23a9      	movs	r3, #169	@ 0xa9
 800f606:	009b      	lsls	r3, r3, #2
 800f608:	58d3      	ldr	r3, [r2, r3]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d005      	beq.n	800f61a <USBD_GetStatus+0x4e>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	68db      	ldr	r3, [r3, #12]
 800f612:	2202      	movs	r2, #2
 800f614:	431a      	orrs	r2, r3
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	330c      	adds	r3, #12
 800f61e:	0019      	movs	r1, r3
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2202      	movs	r2, #2
 800f624:	0018      	movs	r0, r3
 800f626:	f000 f927 	bl	800f878 <USBD_CtlSendData>
      break;
 800f62a:	e006      	b.n	800f63a <USBD_GetStatus+0x6e>

    default:
      USBD_CtlError(pdev, req);
 800f62c:	683a      	ldr	r2, [r7, #0]
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	0011      	movs	r1, r2
 800f632:	0018      	movs	r0, r3
 800f634:	f000 f898 	bl	800f768 <USBD_CtlError>
      break;
 800f638:	46c0      	nop			@ (mov r8, r8)
  }
}
 800f63a:	46c0      	nop			@ (mov r8, r8)
 800f63c:	46bd      	mov	sp, r7
 800f63e:	b002      	add	sp, #8
 800f640:	bd80      	pop	{r7, pc}

0800f642 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f642:	b580      	push	{r7, lr}
 800f644:	b082      	sub	sp, #8
 800f646:	af00      	add	r7, sp, #0
 800f648:	6078      	str	r0, [r7, #4]
 800f64a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f64c:	683b      	ldr	r3, [r7, #0]
 800f64e:	885b      	ldrh	r3, [r3, #2]
 800f650:	2b01      	cmp	r3, #1
 800f652:	d109      	bne.n	800f668 <USBD_SetFeature+0x26>
  {
    pdev->dev_remote_wakeup = 1U;
 800f654:	687a      	ldr	r2, [r7, #4]
 800f656:	23a9      	movs	r3, #169	@ 0xa9
 800f658:	009b      	lsls	r3, r3, #2
 800f65a:	2101      	movs	r1, #1
 800f65c:	50d1      	str	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	0018      	movs	r0, r3
 800f662:	f000 f967 	bl	800f934 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800f666:	e017      	b.n	800f698 <USBD_SetFeature+0x56>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800f668:	683b      	ldr	r3, [r7, #0]
 800f66a:	885b      	ldrh	r3, [r3, #2]
 800f66c:	2b02      	cmp	r3, #2
 800f66e:	d10d      	bne.n	800f68c <USBD_SetFeature+0x4a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	889b      	ldrh	r3, [r3, #4]
 800f674:	0a1b      	lsrs	r3, r3, #8
 800f676:	b29b      	uxth	r3, r3
 800f678:	b2d9      	uxtb	r1, r3
 800f67a:	687a      	ldr	r2, [r7, #4]
 800f67c:	23a8      	movs	r3, #168	@ 0xa8
 800f67e:	009b      	lsls	r3, r3, #2
 800f680:	54d1      	strb	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	0018      	movs	r0, r3
 800f686:	f000 f955 	bl	800f934 <USBD_CtlSendStatus>
}
 800f68a:	e005      	b.n	800f698 <USBD_SetFeature+0x56>
    USBD_CtlError(pdev, req);
 800f68c:	683a      	ldr	r2, [r7, #0]
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	0011      	movs	r1, r2
 800f692:	0018      	movs	r0, r3
 800f694:	f000 f868 	bl	800f768 <USBD_CtlError>
}
 800f698:	46c0      	nop			@ (mov r8, r8)
 800f69a:	46bd      	mov	sp, r7
 800f69c:	b002      	add	sp, #8
 800f69e:	bd80      	pop	{r7, pc}

0800f6a0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b082      	sub	sp, #8
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	6078      	str	r0, [r7, #4]
 800f6a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f6aa:	687a      	ldr	r2, [r7, #4]
 800f6ac:	23a7      	movs	r3, #167	@ 0xa7
 800f6ae:	009b      	lsls	r3, r3, #2
 800f6b0:	5cd3      	ldrb	r3, [r2, r3]
 800f6b2:	b2db      	uxtb	r3, r3
 800f6b4:	3b01      	subs	r3, #1
 800f6b6:	2b02      	cmp	r3, #2
 800f6b8:	d80d      	bhi.n	800f6d6 <USBD_ClrFeature+0x36>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f6ba:	683b      	ldr	r3, [r7, #0]
 800f6bc:	885b      	ldrh	r3, [r3, #2]
 800f6be:	2b01      	cmp	r3, #1
 800f6c0:	d110      	bne.n	800f6e4 <USBD_ClrFeature+0x44>
      {
        pdev->dev_remote_wakeup = 0U;
 800f6c2:	687a      	ldr	r2, [r7, #4]
 800f6c4:	23a9      	movs	r3, #169	@ 0xa9
 800f6c6:	009b      	lsls	r3, r3, #2
 800f6c8:	2100      	movs	r1, #0
 800f6ca:	50d1      	str	r1, [r2, r3]
        (void)USBD_CtlSendStatus(pdev);
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	0018      	movs	r0, r3
 800f6d0:	f000 f930 	bl	800f934 <USBD_CtlSendStatus>
      }
      break;
 800f6d4:	e006      	b.n	800f6e4 <USBD_ClrFeature+0x44>

    default:
      USBD_CtlError(pdev, req);
 800f6d6:	683a      	ldr	r2, [r7, #0]
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	0011      	movs	r1, r2
 800f6dc:	0018      	movs	r0, r3
 800f6de:	f000 f843 	bl	800f768 <USBD_CtlError>
      break;
 800f6e2:	e000      	b.n	800f6e6 <USBD_ClrFeature+0x46>
      break;
 800f6e4:	46c0      	nop			@ (mov r8, r8)
  }
}
 800f6e6:	46c0      	nop			@ (mov r8, r8)
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	b002      	add	sp, #8
 800f6ec:	bd80      	pop	{r7, pc}

0800f6ee <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f6ee:	b580      	push	{r7, lr}
 800f6f0:	b084      	sub	sp, #16
 800f6f2:	af00      	add	r7, sp, #0
 800f6f4:	6078      	str	r0, [r7, #4]
 800f6f6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f6fc:	68fb      	ldr	r3, [r7, #12]
 800f6fe:	781a      	ldrb	r2, [r3, #0]
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	3301      	adds	r3, #1
 800f708:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	781a      	ldrb	r2, [r3, #0]
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	3301      	adds	r3, #1
 800f716:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	0018      	movs	r0, r3
 800f71c:	f7ff f8e6 	bl	800e8ec <SWAPBYTE>
 800f720:	0003      	movs	r3, r0
 800f722:	001a      	movs	r2, r3
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	3301      	adds	r3, #1
 800f72c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	3301      	adds	r3, #1
 800f732:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	0018      	movs	r0, r3
 800f738:	f7ff f8d8 	bl	800e8ec <SWAPBYTE>
 800f73c:	0003      	movs	r3, r0
 800f73e:	001a      	movs	r2, r3
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	3301      	adds	r3, #1
 800f748:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	3301      	adds	r3, #1
 800f74e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	0018      	movs	r0, r3
 800f754:	f7ff f8ca 	bl	800e8ec <SWAPBYTE>
 800f758:	0003      	movs	r3, r0
 800f75a:	001a      	movs	r2, r3
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	80da      	strh	r2, [r3, #6]
}
 800f760:	46c0      	nop			@ (mov r8, r8)
 800f762:	46bd      	mov	sp, r7
 800f764:	b004      	add	sp, #16
 800f766:	bd80      	pop	{r7, pc}

0800f768 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f768:	b580      	push	{r7, lr}
 800f76a:	b082      	sub	sp, #8
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	6078      	str	r0, [r7, #4]
 800f770:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	2180      	movs	r1, #128	@ 0x80
 800f776:	0018      	movs	r0, r3
 800f778:	f000 fd57 	bl	801022a <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	2100      	movs	r1, #0
 800f780:	0018      	movs	r0, r3
 800f782:	f000 fd52 	bl	801022a <USBD_LL_StallEP>
}
 800f786:	46c0      	nop			@ (mov r8, r8)
 800f788:	46bd      	mov	sp, r7
 800f78a:	b002      	add	sp, #8
 800f78c:	bd80      	pop	{r7, pc}

0800f78e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f78e:	b590      	push	{r4, r7, lr}
 800f790:	b087      	sub	sp, #28
 800f792:	af00      	add	r7, sp, #0
 800f794:	60f8      	str	r0, [r7, #12]
 800f796:	60b9      	str	r1, [r7, #8]
 800f798:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f79a:	2417      	movs	r4, #23
 800f79c:	193b      	adds	r3, r7, r4
 800f79e:	2200      	movs	r2, #0
 800f7a0:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d044      	beq.n	800f832 <USBD_GetString+0xa4>
  {
    return;
  }

  pdesc = desc;
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f7ac:	693b      	ldr	r3, [r7, #16]
 800f7ae:	0018      	movs	r0, r3
 800f7b0:	f000 f843 	bl	800f83a <USBD_GetLen>
 800f7b4:	0003      	movs	r3, r0
 800f7b6:	3301      	adds	r3, #1
 800f7b8:	b29b      	uxth	r3, r3
 800f7ba:	18db      	adds	r3, r3, r3
 800f7bc:	b29a      	uxth	r2, r3
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f7c2:	193b      	adds	r3, r7, r4
 800f7c4:	781b      	ldrb	r3, [r3, #0]
 800f7c6:	68ba      	ldr	r2, [r7, #8]
 800f7c8:	18d3      	adds	r3, r2, r3
 800f7ca:	687a      	ldr	r2, [r7, #4]
 800f7cc:	7812      	ldrb	r2, [r2, #0]
 800f7ce:	701a      	strb	r2, [r3, #0]
  idx++;
 800f7d0:	193b      	adds	r3, r7, r4
 800f7d2:	781a      	ldrb	r2, [r3, #0]
 800f7d4:	193b      	adds	r3, r7, r4
 800f7d6:	3201      	adds	r2, #1
 800f7d8:	701a      	strb	r2, [r3, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f7da:	193b      	adds	r3, r7, r4
 800f7dc:	781b      	ldrb	r3, [r3, #0]
 800f7de:	68ba      	ldr	r2, [r7, #8]
 800f7e0:	18d3      	adds	r3, r2, r3
 800f7e2:	2203      	movs	r2, #3
 800f7e4:	701a      	strb	r2, [r3, #0]
  idx++;
 800f7e6:	193b      	adds	r3, r7, r4
 800f7e8:	781a      	ldrb	r2, [r3, #0]
 800f7ea:	193b      	adds	r3, r7, r4
 800f7ec:	3201      	adds	r2, #1
 800f7ee:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 800f7f0:	e01a      	b.n	800f828 <USBD_GetString+0x9a>
  {
    unicode[idx] = *pdesc;
 800f7f2:	2117      	movs	r1, #23
 800f7f4:	187b      	adds	r3, r7, r1
 800f7f6:	781b      	ldrb	r3, [r3, #0]
 800f7f8:	68ba      	ldr	r2, [r7, #8]
 800f7fa:	18d3      	adds	r3, r2, r3
 800f7fc:	693a      	ldr	r2, [r7, #16]
 800f7fe:	7812      	ldrb	r2, [r2, #0]
 800f800:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f802:	693b      	ldr	r3, [r7, #16]
 800f804:	3301      	adds	r3, #1
 800f806:	613b      	str	r3, [r7, #16]
    idx++;
 800f808:	187b      	adds	r3, r7, r1
 800f80a:	781a      	ldrb	r2, [r3, #0]
 800f80c:	187b      	adds	r3, r7, r1
 800f80e:	3201      	adds	r2, #1
 800f810:	701a      	strb	r2, [r3, #0]

    unicode[idx] = 0U;
 800f812:	187b      	adds	r3, r7, r1
 800f814:	781b      	ldrb	r3, [r3, #0]
 800f816:	68ba      	ldr	r2, [r7, #8]
 800f818:	18d3      	adds	r3, r2, r3
 800f81a:	2200      	movs	r2, #0
 800f81c:	701a      	strb	r2, [r3, #0]
    idx++;
 800f81e:	187b      	adds	r3, r7, r1
 800f820:	781a      	ldrb	r2, [r3, #0]
 800f822:	187b      	adds	r3, r7, r1
 800f824:	3201      	adds	r2, #1
 800f826:	701a      	strb	r2, [r3, #0]
  while (*pdesc != (uint8_t)'\0')
 800f828:	693b      	ldr	r3, [r7, #16]
 800f82a:	781b      	ldrb	r3, [r3, #0]
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d1e0      	bne.n	800f7f2 <USBD_GetString+0x64>
 800f830:	e000      	b.n	800f834 <USBD_GetString+0xa6>
    return;
 800f832:	46c0      	nop			@ (mov r8, r8)
  }
}
 800f834:	46bd      	mov	sp, r7
 800f836:	b007      	add	sp, #28
 800f838:	bd90      	pop	{r4, r7, pc}

0800f83a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f83a:	b580      	push	{r7, lr}
 800f83c:	b084      	sub	sp, #16
 800f83e:	af00      	add	r7, sp, #0
 800f840:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f842:	230f      	movs	r3, #15
 800f844:	18fb      	adds	r3, r7, r3
 800f846:	2200      	movs	r2, #0
 800f848:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f84e:	e008      	b.n	800f862 <USBD_GetLen+0x28>
  {
    len++;
 800f850:	210f      	movs	r1, #15
 800f852:	187b      	adds	r3, r7, r1
 800f854:	781a      	ldrb	r2, [r3, #0]
 800f856:	187b      	adds	r3, r7, r1
 800f858:	3201      	adds	r2, #1
 800f85a:	701a      	strb	r2, [r3, #0]
    pbuff++;
 800f85c:	68bb      	ldr	r3, [r7, #8]
 800f85e:	3301      	adds	r3, #1
 800f860:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f862:	68bb      	ldr	r3, [r7, #8]
 800f864:	781b      	ldrb	r3, [r3, #0]
 800f866:	2b00      	cmp	r3, #0
 800f868:	d1f2      	bne.n	800f850 <USBD_GetLen+0x16>
  }

  return len;
 800f86a:	230f      	movs	r3, #15
 800f86c:	18fb      	adds	r3, r7, r3
 800f86e:	781b      	ldrb	r3, [r3, #0]
}
 800f870:	0018      	movs	r0, r3
 800f872:	46bd      	mov	sp, r7
 800f874:	b004      	add	sp, #16
 800f876:	bd80      	pop	{r7, pc}

0800f878 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b084      	sub	sp, #16
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	60f8      	str	r0, [r7, #12]
 800f880:	60b9      	str	r1, [r7, #8]
 800f882:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f884:	68fa      	ldr	r2, [r7, #12]
 800f886:	23a5      	movs	r3, #165	@ 0xa5
 800f888:	009b      	lsls	r3, r3, #2
 800f88a:	2102      	movs	r1, #2
 800f88c:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	687a      	ldr	r2, [r7, #4]
 800f892:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	687a      	ldr	r2, [r7, #4]
 800f898:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	68ba      	ldr	r2, [r7, #8]
 800f89e:	68f8      	ldr	r0, [r7, #12]
 800f8a0:	2100      	movs	r1, #0
 800f8a2:	f000 fd73 	bl	801038c <USBD_LL_Transmit>

  return USBD_OK;
 800f8a6:	2300      	movs	r3, #0
}
 800f8a8:	0018      	movs	r0, r3
 800f8aa:	46bd      	mov	sp, r7
 800f8ac:	b004      	add	sp, #16
 800f8ae:	bd80      	pop	{r7, pc}

0800f8b0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b084      	sub	sp, #16
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	60f8      	str	r0, [r7, #12]
 800f8b8:	60b9      	str	r1, [r7, #8]
 800f8ba:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	68ba      	ldr	r2, [r7, #8]
 800f8c0:	68f8      	ldr	r0, [r7, #12]
 800f8c2:	2100      	movs	r1, #0
 800f8c4:	f000 fd62 	bl	801038c <USBD_LL_Transmit>

  return USBD_OK;
 800f8c8:	2300      	movs	r3, #0
}
 800f8ca:	0018      	movs	r0, r3
 800f8cc:	46bd      	mov	sp, r7
 800f8ce:	b004      	add	sp, #16
 800f8d0:	bd80      	pop	{r7, pc}

0800f8d2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f8d2:	b580      	push	{r7, lr}
 800f8d4:	b084      	sub	sp, #16
 800f8d6:	af00      	add	r7, sp, #0
 800f8d8:	60f8      	str	r0, [r7, #12]
 800f8da:	60b9      	str	r1, [r7, #8]
 800f8dc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f8de:	68fa      	ldr	r2, [r7, #12]
 800f8e0:	23a5      	movs	r3, #165	@ 0xa5
 800f8e2:	009b      	lsls	r3, r3, #2
 800f8e4:	2103      	movs	r1, #3
 800f8e6:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800f8e8:	68fa      	ldr	r2, [r7, #12]
 800f8ea:	23ac      	movs	r3, #172	@ 0xac
 800f8ec:	005b      	lsls	r3, r3, #1
 800f8ee:	6879      	ldr	r1, [r7, #4]
 800f8f0:	50d1      	str	r1, [r2, r3]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f8f2:	68fa      	ldr	r2, [r7, #12]
 800f8f4:	23ae      	movs	r3, #174	@ 0xae
 800f8f6:	005b      	lsls	r3, r3, #1
 800f8f8:	6879      	ldr	r1, [r7, #4]
 800f8fa:	50d1      	str	r1, [r2, r3]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	68ba      	ldr	r2, [r7, #8]
 800f900:	68f8      	ldr	r0, [r7, #12]
 800f902:	2100      	movs	r1, #0
 800f904:	f000 fd72 	bl	80103ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f908:	2300      	movs	r3, #0
}
 800f90a:	0018      	movs	r0, r3
 800f90c:	46bd      	mov	sp, r7
 800f90e:	b004      	add	sp, #16
 800f910:	bd80      	pop	{r7, pc}

0800f912 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f912:	b580      	push	{r7, lr}
 800f914:	b084      	sub	sp, #16
 800f916:	af00      	add	r7, sp, #0
 800f918:	60f8      	str	r0, [r7, #12]
 800f91a:	60b9      	str	r1, [r7, #8]
 800f91c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	68ba      	ldr	r2, [r7, #8]
 800f922:	68f8      	ldr	r0, [r7, #12]
 800f924:	2100      	movs	r1, #0
 800f926:	f000 fd61 	bl	80103ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f92a:	2300      	movs	r3, #0
}
 800f92c:	0018      	movs	r0, r3
 800f92e:	46bd      	mov	sp, r7
 800f930:	b004      	add	sp, #16
 800f932:	bd80      	pop	{r7, pc}

0800f934 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f934:	b580      	push	{r7, lr}
 800f936:	b082      	sub	sp, #8
 800f938:	af00      	add	r7, sp, #0
 800f93a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f93c:	687a      	ldr	r2, [r7, #4]
 800f93e:	23a5      	movs	r3, #165	@ 0xa5
 800f940:	009b      	lsls	r3, r3, #2
 800f942:	2104      	movs	r1, #4
 800f944:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f946:	6878      	ldr	r0, [r7, #4]
 800f948:	2300      	movs	r3, #0
 800f94a:	2200      	movs	r2, #0
 800f94c:	2100      	movs	r1, #0
 800f94e:	f000 fd1d 	bl	801038c <USBD_LL_Transmit>

  return USBD_OK;
 800f952:	2300      	movs	r3, #0
}
 800f954:	0018      	movs	r0, r3
 800f956:	46bd      	mov	sp, r7
 800f958:	b002      	add	sp, #8
 800f95a:	bd80      	pop	{r7, pc}

0800f95c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b082      	sub	sp, #8
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f964:	687a      	ldr	r2, [r7, #4]
 800f966:	23a5      	movs	r3, #165	@ 0xa5
 800f968:	009b      	lsls	r3, r3, #2
 800f96a:	2105      	movs	r1, #5
 800f96c:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f96e:	6878      	ldr	r0, [r7, #4]
 800f970:	2300      	movs	r3, #0
 800f972:	2200      	movs	r2, #0
 800f974:	2100      	movs	r1, #0
 800f976:	f000 fd39 	bl	80103ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f97a:	2300      	movs	r3, #0
}
 800f97c:	0018      	movs	r0, r3
 800f97e:	46bd      	mov	sp, r7
 800f980:	b002      	add	sp, #8
 800f982:	bd80      	pop	{r7, pc}

0800f984 <MX_USB_Device_Init>:
/**
 * Init USB device Library, add supported class and start the library
 * @retval None
 */
void MX_USB_Device_Init(void)
{
 800f984:	b580      	push	{r7, lr}
 800f986:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USB_Device_Init_PreTreatment */

	/* USER CODE END USB_Device_Init_PreTreatment */

	/* Init Device Library, add supported class and start the library. */
	if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK)
 800f988:	4914      	ldr	r1, [pc, #80]	@ (800f9dc <MX_USB_Device_Init+0x58>)
 800f98a:	4b15      	ldr	r3, [pc, #84]	@ (800f9e0 <MX_USB_Device_Init+0x5c>)
 800f98c:	2200      	movs	r2, #0
 800f98e:	0018      	movs	r0, r3
 800f990:	f7fe fb4e 	bl	800e030 <USBD_Init>
 800f994:	1e03      	subs	r3, r0, #0
 800f996:	d001      	beq.n	800f99c <MX_USB_Device_Init+0x18>
	{
		Error_Handler();
 800f998:	f7f4 fad0 	bl	8003f3c <Error_Handler>
	}
	if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800f99c:	4a11      	ldr	r2, [pc, #68]	@ (800f9e4 <MX_USB_Device_Init+0x60>)
 800f99e:	4b10      	ldr	r3, [pc, #64]	@ (800f9e0 <MX_USB_Device_Init+0x5c>)
 800f9a0:	0011      	movs	r1, r2
 800f9a2:	0018      	movs	r0, r3
 800f9a4:	f7fe fb8e 	bl	800e0c4 <USBD_RegisterClass>
 800f9a8:	1e03      	subs	r3, r0, #0
 800f9aa:	d001      	beq.n	800f9b0 <MX_USB_Device_Init+0x2c>
	{
		Error_Handler();
 800f9ac:	f7f4 fac6 	bl	8003f3c <Error_Handler>
	}
	if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS)
 800f9b0:	4a0d      	ldr	r2, [pc, #52]	@ (800f9e8 <MX_USB_Device_Init+0x64>)
 800f9b2:	4b0b      	ldr	r3, [pc, #44]	@ (800f9e0 <MX_USB_Device_Init+0x5c>)
 800f9b4:	0011      	movs	r1, r2
 800f9b6:	0018      	movs	r0, r3
 800f9b8:	f7fe fa58 	bl	800de6c <USBD_CDC_RegisterInterface>
 800f9bc:	1e03      	subs	r3, r0, #0
 800f9be:	d001      	beq.n	800f9c4 <MX_USB_Device_Init+0x40>
			!= USBD_OK)
	{
		Error_Handler();
 800f9c0:	f7f4 fabc 	bl	8003f3c <Error_Handler>
	}
	if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f9c4:	4b06      	ldr	r3, [pc, #24]	@ (800f9e0 <MX_USB_Device_Init+0x5c>)
 800f9c6:	0018      	movs	r0, r3
 800f9c8:	f7fe fbca 	bl	800e160 <USBD_Start>
 800f9cc:	1e03      	subs	r3, r0, #0
 800f9ce:	d001      	beq.n	800f9d4 <MX_USB_Device_Init+0x50>
	{
		Error_Handler();
 800f9d0:	f7f4 fab4 	bl	8003f3c <Error_Handler>
	}
	/* USER CODE BEGIN USB_Device_Init_PostTreatment */

	/* USER CODE END USB_Device_Init_PostTreatment */
}
 800f9d4:	46c0      	nop			@ (mov r8, r8)
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	bd80      	pop	{r7, pc}
 800f9da:	46c0      	nop			@ (mov r8, r8)
 800f9dc:	200000c8 	.word	0x200000c8
 800f9e0:	20000778 	.word	0x20000778
 800f9e4:	20000034 	.word	0x20000034
 800f9e8:	200000b4 	.word	0x200000b4

0800f9ec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f9ec:	b580      	push	{r7, lr}
 800f9ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f9f0:	4907      	ldr	r1, [pc, #28]	@ (800fa10 <CDC_Init_FS+0x24>)
 800f9f2:	4b08      	ldr	r3, [pc, #32]	@ (800fa14 <CDC_Init_FS+0x28>)
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	0018      	movs	r0, r3
 800f9f8:	f7fe fa52 	bl	800dea0 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f9fc:	4a06      	ldr	r2, [pc, #24]	@ (800fa18 <CDC_Init_FS+0x2c>)
 800f9fe:	4b05      	ldr	r3, [pc, #20]	@ (800fa14 <CDC_Init_FS+0x28>)
 800fa00:	0011      	movs	r1, r2
 800fa02:	0018      	movs	r0, r3
 800fa04:	f7fe fa6f 	bl	800dee6 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800fa08:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800fa0a:	0018      	movs	r0, r3
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	bd80      	pop	{r7, pc}
 800fa10:	20001258 	.word	0x20001258
 800fa14:	20000778 	.word	0x20000778
 800fa18:	20000a58 	.word	0x20000a58

0800fa1c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800fa1c:	b580      	push	{r7, lr}
 800fa1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 800fa20:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fa22:	0018      	movs	r0, r3
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bd80      	pop	{r7, pc}

0800fa28 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800fa28:	b580      	push	{r7, lr}
 800fa2a:	b084      	sub	sp, #16
 800fa2c:	af00      	add	r7, sp, #0
 800fa2e:	6039      	str	r1, [r7, #0]
 800fa30:	0011      	movs	r1, r2
 800fa32:	1dfb      	adds	r3, r7, #7
 800fa34:	1c02      	adds	r2, r0, #0
 800fa36:	701a      	strb	r2, [r3, #0]
 800fa38:	1d3b      	adds	r3, r7, #4
 800fa3a:	1c0a      	adds	r2, r1, #0
 800fa3c:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 800fa3e:	1dfb      	adds	r3, r7, #7
 800fa40:	781b      	ldrb	r3, [r3, #0]
 800fa42:	2b23      	cmp	r3, #35	@ 0x23
 800fa44:	d814      	bhi.n	800fa70 <CDC_Control_FS+0x48>
 800fa46:	009a      	lsls	r2, r3, #2
 800fa48:	4b0c      	ldr	r3, [pc, #48]	@ (800fa7c <CDC_Control_FS+0x54>)
 800fa4a:	18d3      	adds	r3, r2, r3
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	469f      	mov	pc, r3

		break;

	case CDC_SET_CONTROL_LINE_STATE:

		USBD_SetupReqTypedef *req = (USBD_SetupReqTypedef*) pbuf;
 800fa50:	683b      	ldr	r3, [r7, #0]
 800fa52:	60fb      	str	r3, [r7, #12]

		if (req->wValue & 0x0001) // Check DTR bit (Bit 0 of wValue)
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	885b      	ldrh	r3, [r3, #2]
 800fa58:	001a      	movs	r2, r3
 800fa5a:	2301      	movs	r3, #1
 800fa5c:	4013      	ands	r3, r2
 800fa5e:	d003      	beq.n	800fa68 <CDC_Control_FS+0x40>
		{
			CDC_Connection_Open_Flag = 1; // DTR is asserted, connection opened
 800fa60:	4b07      	ldr	r3, [pc, #28]	@ (800fa80 <CDC_Control_FS+0x58>)
 800fa62:	2201      	movs	r2, #1
 800fa64:	701a      	strb	r2, [r3, #0]
		else
		{
			CDC_Connection_Open_Flag = 0; // DTR is de-asserted, connection closed
		}

		break;
 800fa66:	e004      	b.n	800fa72 <CDC_Control_FS+0x4a>
			CDC_Connection_Open_Flag = 0; // DTR is de-asserted, connection closed
 800fa68:	4b05      	ldr	r3, [pc, #20]	@ (800fa80 <CDC_Control_FS+0x58>)
 800fa6a:	2200      	movs	r2, #0
 800fa6c:	701a      	strb	r2, [r3, #0]
		break;
 800fa6e:	e000      	b.n	800fa72 <CDC_Control_FS+0x4a>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800fa70:	46c0      	nop			@ (mov r8, r8)
	}

	return (USBD_OK);
 800fa72:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800fa74:	0018      	movs	r0, r3
 800fa76:	46bd      	mov	sp, r7
 800fa78:	b004      	add	sp, #16
 800fa7a:	bd80      	pop	{r7, pc}
 800fa7c:	08013a2c 	.word	0x08013a2c
 800fa80:	20000a54 	.word	0x20000a54

0800fa84 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b084      	sub	sp, #16
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
 800fa8c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	for (uint32_t i = 0; i < *Len; i++)
 800fa8e:	2300      	movs	r3, #0
 800fa90:	60fb      	str	r3, [r7, #12]
 800fa92:	e01c      	b.n	800face <CDC_Receive_FS+0x4a>
	{
		// If a Carriage Return (CR) is received, send both CR and LF
		if (Buf[i] == '\r')
 800fa94:	687a      	ldr	r2, [r7, #4]
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	18d3      	adds	r3, r2, r3
 800fa9a:	781b      	ldrb	r3, [r3, #0]
 800fa9c:	2b0d      	cmp	r3, #13
 800fa9e:	d10c      	bne.n	800faba <CDC_Receive_FS+0x36>
		{
			uint8_t crlf[] = "\r\n"; // Or {0x0D, 0x0A}
 800faa0:	2008      	movs	r0, #8
 800faa2:	183b      	adds	r3, r7, r0
 800faa4:	4a19      	ldr	r2, [pc, #100]	@ (800fb0c <CDC_Receive_FS+0x88>)
 800faa6:	8811      	ldrh	r1, [r2, #0]
 800faa8:	8019      	strh	r1, [r3, #0]
 800faaa:	7892      	ldrb	r2, [r2, #2]
 800faac:	709a      	strb	r2, [r3, #2]
			CDC_Transmit_FS(crlf, sizeof(crlf) - 1); // Transmit CR LF
 800faae:	183b      	adds	r3, r7, r0
 800fab0:	2102      	movs	r1, #2
 800fab2:	0018      	movs	r0, r3
 800fab4:	f000 f82e 	bl	800fb14 <CDC_Transmit_FS>
 800fab8:	e006      	b.n	800fac8 <CDC_Receive_FS+0x44>
		}
		else
		{
			CDC_Transmit_FS(&Buf[i], 1); // Echo the character back
 800faba:	687a      	ldr	r2, [r7, #4]
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	18d3      	adds	r3, r2, r3
 800fac0:	2101      	movs	r1, #1
 800fac2:	0018      	movs	r0, r3
 800fac4:	f000 f826 	bl	800fb14 <CDC_Transmit_FS>
	for (uint32_t i = 0; i < *Len; i++)
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	3301      	adds	r3, #1
 800facc:	60fb      	str	r3, [r7, #12]
 800face:	683b      	ldr	r3, [r7, #0]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	68fa      	ldr	r2, [r7, #12]
 800fad4:	429a      	cmp	r2, r3
 800fad6:	d3dd      	bcc.n	800fa94 <CDC_Receive_FS+0x10>
		}
	}
	volatile char c = Buf[0];
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	781a      	ldrb	r2, [r3, #0]
 800fadc:	210b      	movs	r1, #11
 800fade:	187b      	adds	r3, r7, r1
 800fae0:	701a      	strb	r2, [r3, #0]
	cli_rx(c);
 800fae2:	187b      	adds	r3, r7, r1
 800fae4:	781b      	ldrb	r3, [r3, #0]
 800fae6:	b2db      	uxtb	r3, r3
 800fae8:	0018      	movs	r0, r3
 800faea:	f7f3 fd91 	bl	8003610 <cli_rx>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800faee:	687a      	ldr	r2, [r7, #4]
 800faf0:	4b07      	ldr	r3, [pc, #28]	@ (800fb10 <CDC_Receive_FS+0x8c>)
 800faf2:	0011      	movs	r1, r2
 800faf4:	0018      	movs	r0, r3
 800faf6:	f7fe f9f6 	bl	800dee6 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800fafa:	4b05      	ldr	r3, [pc, #20]	@ (800fb10 <CDC_Receive_FS+0x8c>)
 800fafc:	0018      	movs	r0, r3
 800fafe:	f7fe fa5d 	bl	800dfbc <USBD_CDC_ReceivePacket>

	return (USBD_OK);
 800fb02:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fb04:	0018      	movs	r0, r3
 800fb06:	46bd      	mov	sp, r7
 800fb08:	b004      	add	sp, #16
 800fb0a:	bd80      	pop	{r7, pc}
 800fb0c:	0801376c 	.word	0x0801376c
 800fb10:	20000778 	.word	0x20000778

0800fb14 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800fb14:	b5b0      	push	{r4, r5, r7, lr}
 800fb16:	b084      	sub	sp, #16
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
 800fb1c:	000a      	movs	r2, r1
 800fb1e:	1cbb      	adds	r3, r7, #2
 800fb20:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800fb22:	230f      	movs	r3, #15
 800fb24:	18fb      	adds	r3, r7, r3
 800fb26:	2200      	movs	r2, #0
 800fb28:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 800fb2a:	4a11      	ldr	r2, [pc, #68]	@ (800fb70 <CDC_Transmit_FS+0x5c>)
 800fb2c:	23af      	movs	r3, #175	@ 0xaf
 800fb2e:	009b      	lsls	r3, r3, #2
 800fb30:	58d3      	ldr	r3, [r2, r3]
 800fb32:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 800fb34:	68ba      	ldr	r2, [r7, #8]
 800fb36:	2385      	movs	r3, #133	@ 0x85
 800fb38:	009b      	lsls	r3, r3, #2
 800fb3a:	58d3      	ldr	r3, [r2, r3]
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d001      	beq.n	800fb44 <CDC_Transmit_FS+0x30>
	{
		return USBD_BUSY;
 800fb40:	2301      	movs	r3, #1
 800fb42:	e010      	b.n	800fb66 <CDC_Transmit_FS+0x52>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800fb44:	1cbb      	adds	r3, r7, #2
 800fb46:	881a      	ldrh	r2, [r3, #0]
 800fb48:	6879      	ldr	r1, [r7, #4]
 800fb4a:	4b09      	ldr	r3, [pc, #36]	@ (800fb70 <CDC_Transmit_FS+0x5c>)
 800fb4c:	0018      	movs	r0, r3
 800fb4e:	f7fe f9a7 	bl	800dea0 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800fb52:	250f      	movs	r5, #15
 800fb54:	197c      	adds	r4, r7, r5
 800fb56:	4b06      	ldr	r3, [pc, #24]	@ (800fb70 <CDC_Transmit_FS+0x5c>)
 800fb58:	0018      	movs	r0, r3
 800fb5a:	f7fe f9e1 	bl	800df20 <USBD_CDC_TransmitPacket>
 800fb5e:	0003      	movs	r3, r0
 800fb60:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800fb62:	197b      	adds	r3, r7, r5
 800fb64:	781b      	ldrb	r3, [r3, #0]
}
 800fb66:	0018      	movs	r0, r3
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	b004      	add	sp, #16
 800fb6c:	bdb0      	pop	{r4, r5, r7, pc}
 800fb6e:	46c0      	nop			@ (mov r8, r8)
 800fb70:	20000778 	.word	0x20000778

0800fb74 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b086      	sub	sp, #24
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	60f8      	str	r0, [r7, #12]
 800fb7c:	60b9      	str	r1, [r7, #8]
 800fb7e:	1dfb      	adds	r3, r7, #7
 800fb80:	701a      	strb	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800fb82:	2117      	movs	r1, #23
 800fb84:	187b      	adds	r3, r7, r1
 800fb86:	2200      	movs	r2, #0
 800fb88:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 13 */
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800fb8a:	187b      	adds	r3, r7, r1
 800fb8c:	781b      	ldrb	r3, [r3, #0]
 800fb8e:	b25b      	sxtb	r3, r3
}
 800fb90:	0018      	movs	r0, r3
 800fb92:	46bd      	mov	sp, r7
 800fb94:	b006      	add	sp, #24
 800fb96:	bd80      	pop	{r7, pc}

0800fb98 <USBD_CDC_DeviceDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t* USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b082      	sub	sp, #8
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	0002      	movs	r2, r0
 800fba0:	6039      	str	r1, [r7, #0]
 800fba2:	1dfb      	adds	r3, r7, #7
 800fba4:	701a      	strb	r2, [r3, #0]
	UNUSED(speed);
	*length = sizeof(USBD_CDC_DeviceDesc);
 800fba6:	683b      	ldr	r3, [r7, #0]
 800fba8:	2212      	movs	r2, #18
 800fbaa:	801a      	strh	r2, [r3, #0]
	return USBD_CDC_DeviceDesc;
 800fbac:	4b02      	ldr	r3, [pc, #8]	@ (800fbb8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800fbae:	0018      	movs	r0, r3
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	b002      	add	sp, #8
 800fbb4:	bd80      	pop	{r7, pc}
 800fbb6:	46c0      	nop			@ (mov r8, r8)
 800fbb8:	200000e8 	.word	0x200000e8

0800fbbc <USBD_CDC_LangIDStrDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t* USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b082      	sub	sp, #8
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	0002      	movs	r2, r0
 800fbc4:	6039      	str	r1, [r7, #0]
 800fbc6:	1dfb      	adds	r3, r7, #7
 800fbc8:	701a      	strb	r2, [r3, #0]
	UNUSED(speed);
	*length = sizeof(USBD_LangIDDesc);
 800fbca:	683b      	ldr	r3, [r7, #0]
 800fbcc:	2204      	movs	r2, #4
 800fbce:	801a      	strh	r2, [r3, #0]
	return USBD_LangIDDesc;
 800fbd0:	4b02      	ldr	r3, [pc, #8]	@ (800fbdc <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800fbd2:	0018      	movs	r0, r3
 800fbd4:	46bd      	mov	sp, r7
 800fbd6:	b002      	add	sp, #8
 800fbd8:	bd80      	pop	{r7, pc}
 800fbda:	46c0      	nop			@ (mov r8, r8)
 800fbdc:	200000fc 	.word	0x200000fc

0800fbe0 <USBD_CDC_ProductStrDescriptor>:
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t* USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed,
		uint16_t *length)
{
 800fbe0:	b580      	push	{r7, lr}
 800fbe2:	b082      	sub	sp, #8
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	0002      	movs	r2, r0
 800fbe8:	6039      	str	r1, [r7, #0]
 800fbea:	1dfb      	adds	r3, r7, #7
 800fbec:	701a      	strb	r2, [r3, #0]
	if (speed == 0)
 800fbee:	1dfb      	adds	r3, r7, #7
 800fbf0:	781b      	ldrb	r3, [r3, #0]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d106      	bne.n	800fc04 <USBD_CDC_ProductStrDescriptor+0x24>
	{
		USBD_GetString((uint8_t*) USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800fbf6:	683a      	ldr	r2, [r7, #0]
 800fbf8:	4908      	ldr	r1, [pc, #32]	@ (800fc1c <USBD_CDC_ProductStrDescriptor+0x3c>)
 800fbfa:	4b09      	ldr	r3, [pc, #36]	@ (800fc20 <USBD_CDC_ProductStrDescriptor+0x40>)
 800fbfc:	0018      	movs	r0, r3
 800fbfe:	f7ff fdc6 	bl	800f78e <USBD_GetString>
 800fc02:	e005      	b.n	800fc10 <USBD_CDC_ProductStrDescriptor+0x30>
	}
	else
	{
		USBD_GetString((uint8_t*) USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800fc04:	683a      	ldr	r2, [r7, #0]
 800fc06:	4905      	ldr	r1, [pc, #20]	@ (800fc1c <USBD_CDC_ProductStrDescriptor+0x3c>)
 800fc08:	4b05      	ldr	r3, [pc, #20]	@ (800fc20 <USBD_CDC_ProductStrDescriptor+0x40>)
 800fc0a:	0018      	movs	r0, r3
 800fc0c:	f7ff fdbf 	bl	800f78e <USBD_GetString>
	}
	return USBD_StrDesc;
 800fc10:	4b02      	ldr	r3, [pc, #8]	@ (800fc1c <USBD_CDC_ProductStrDescriptor+0x3c>)
}
 800fc12:	0018      	movs	r0, r3
 800fc14:	46bd      	mov	sp, r7
 800fc16:	b002      	add	sp, #8
 800fc18:	bd80      	pop	{r7, pc}
 800fc1a:	46c0      	nop			@ (mov r8, r8)
 800fc1c:	20001a58 	.word	0x20001a58
 800fc20:	08013770 	.word	0x08013770

0800fc24 <USBD_CDC_ManufacturerStrDescriptor>:
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t* USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed,
		uint16_t *length)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b082      	sub	sp, #8
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	0002      	movs	r2, r0
 800fc2c:	6039      	str	r1, [r7, #0]
 800fc2e:	1dfb      	adds	r3, r7, #7
 800fc30:	701a      	strb	r2, [r3, #0]
	UNUSED(speed);
	USBD_GetString((uint8_t*) USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800fc32:	683a      	ldr	r2, [r7, #0]
 800fc34:	4904      	ldr	r1, [pc, #16]	@ (800fc48 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800fc36:	4b05      	ldr	r3, [pc, #20]	@ (800fc4c <USBD_CDC_ManufacturerStrDescriptor+0x28>)
 800fc38:	0018      	movs	r0, r3
 800fc3a:	f7ff fda8 	bl	800f78e <USBD_GetString>
	return USBD_StrDesc;
 800fc3e:	4b02      	ldr	r3, [pc, #8]	@ (800fc48 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
}
 800fc40:	0018      	movs	r0, r3
 800fc42:	46bd      	mov	sp, r7
 800fc44:	b002      	add	sp, #8
 800fc46:	bd80      	pop	{r7, pc}
 800fc48:	20001a58 	.word	0x20001a58
 800fc4c:	08013788 	.word	0x08013788

0800fc50 <USBD_CDC_SerialStrDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t* USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fc50:	b580      	push	{r7, lr}
 800fc52:	b082      	sub	sp, #8
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	0002      	movs	r2, r0
 800fc58:	6039      	str	r1, [r7, #0]
 800fc5a:	1dfb      	adds	r3, r7, #7
 800fc5c:	701a      	strb	r2, [r3, #0]
	UNUSED(speed);
	*length = USB_SIZ_STRING_SERIAL;
 800fc5e:	683b      	ldr	r3, [r7, #0]
 800fc60:	221a      	movs	r2, #26
 800fc62:	801a      	strh	r2, [r3, #0]

	/* Update the serial number string descriptor with the data from the unique
	 * ID */
	Get_SerialNum();
 800fc64:	f000 f84c 	bl	800fd00 <Get_SerialNum>

	/* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

	/* USER CODE END USBD_CDC_SerialStrDescriptor */

	return (uint8_t*) USBD_StringSerial;
 800fc68:	4b02      	ldr	r3, [pc, #8]	@ (800fc74 <USBD_CDC_SerialStrDescriptor+0x24>)
}
 800fc6a:	0018      	movs	r0, r3
 800fc6c:	46bd      	mov	sp, r7
 800fc6e:	b002      	add	sp, #8
 800fc70:	bd80      	pop	{r7, pc}
 800fc72:	46c0      	nop			@ (mov r8, r8)
 800fc74:	20000100 	.word	0x20000100

0800fc78 <USBD_CDC_ConfigStrDescriptor>:
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t* USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b082      	sub	sp, #8
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	0002      	movs	r2, r0
 800fc80:	6039      	str	r1, [r7, #0]
 800fc82:	1dfb      	adds	r3, r7, #7
 800fc84:	701a      	strb	r2, [r3, #0]
	if (speed == USBD_SPEED_HIGH)
 800fc86:	1dfb      	adds	r3, r7, #7
 800fc88:	781b      	ldrb	r3, [r3, #0]
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d106      	bne.n	800fc9c <USBD_CDC_ConfigStrDescriptor+0x24>
	{
		USBD_GetString((uint8_t*) USBD_CONFIGURATION_STRING, USBD_StrDesc,
 800fc8e:	683a      	ldr	r2, [r7, #0]
 800fc90:	4908      	ldr	r1, [pc, #32]	@ (800fcb4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800fc92:	4b09      	ldr	r3, [pc, #36]	@ (800fcb8 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800fc94:	0018      	movs	r0, r3
 800fc96:	f7ff fd7a 	bl	800f78e <USBD_GetString>
 800fc9a:	e005      	b.n	800fca8 <USBD_CDC_ConfigStrDescriptor+0x30>
				length);
	}
	else
	{
		USBD_GetString((uint8_t*) USBD_CONFIGURATION_STRING, USBD_StrDesc,
 800fc9c:	683a      	ldr	r2, [r7, #0]
 800fc9e:	4905      	ldr	r1, [pc, #20]	@ (800fcb4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800fca0:	4b05      	ldr	r3, [pc, #20]	@ (800fcb8 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800fca2:	0018      	movs	r0, r3
 800fca4:	f7ff fd73 	bl	800f78e <USBD_GetString>
				length);
	}
	return USBD_StrDesc;
 800fca8:	4b02      	ldr	r3, [pc, #8]	@ (800fcb4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
}
 800fcaa:	0018      	movs	r0, r3
 800fcac:	46bd      	mov	sp, r7
 800fcae:	b002      	add	sp, #8
 800fcb0:	bd80      	pop	{r7, pc}
 800fcb2:	46c0      	nop			@ (mov r8, r8)
 800fcb4:	20001a58 	.word	0x20001a58
 800fcb8:	0801379c 	.word	0x0801379c

0800fcbc <USBD_CDC_InterfaceStrDescriptor>:
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t* USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed,
		uint16_t *length)
{
 800fcbc:	b580      	push	{r7, lr}
 800fcbe:	b082      	sub	sp, #8
 800fcc0:	af00      	add	r7, sp, #0
 800fcc2:	0002      	movs	r2, r0
 800fcc4:	6039      	str	r1, [r7, #0]
 800fcc6:	1dfb      	adds	r3, r7, #7
 800fcc8:	701a      	strb	r2, [r3, #0]
	if (speed == 0)
 800fcca:	1dfb      	adds	r3, r7, #7
 800fccc:	781b      	ldrb	r3, [r3, #0]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d106      	bne.n	800fce0 <USBD_CDC_InterfaceStrDescriptor+0x24>
	{
		USBD_GetString((uint8_t*) USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800fcd2:	683a      	ldr	r2, [r7, #0]
 800fcd4:	4908      	ldr	r1, [pc, #32]	@ (800fcf8 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800fcd6:	4b09      	ldr	r3, [pc, #36]	@ (800fcfc <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800fcd8:	0018      	movs	r0, r3
 800fcda:	f7ff fd58 	bl	800f78e <USBD_GetString>
 800fcde:	e005      	b.n	800fcec <USBD_CDC_InterfaceStrDescriptor+0x30>
	}
	else
	{
		USBD_GetString((uint8_t*) USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800fce0:	683a      	ldr	r2, [r7, #0]
 800fce2:	4905      	ldr	r1, [pc, #20]	@ (800fcf8 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800fce4:	4b05      	ldr	r3, [pc, #20]	@ (800fcfc <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800fce6:	0018      	movs	r0, r3
 800fce8:	f7ff fd51 	bl	800f78e <USBD_GetString>
	}
	return USBD_StrDesc;
 800fcec:	4b02      	ldr	r3, [pc, #8]	@ (800fcf8 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
}
 800fcee:	0018      	movs	r0, r3
 800fcf0:	46bd      	mov	sp, r7
 800fcf2:	b002      	add	sp, #8
 800fcf4:	bd80      	pop	{r7, pc}
 800fcf6:	46c0      	nop			@ (mov r8, r8)
 800fcf8:	20001a58 	.word	0x20001a58
 800fcfc:	080137a8 	.word	0x080137a8

0800fd00 <Get_SerialNum>:
 * @brief  Create the serial number string descriptor
 * @param  None
 * @retval None
 */
static void Get_SerialNum(void)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b084      	sub	sp, #16
 800fd04:	af00      	add	r7, sp, #0
	uint32_t deviceserial0;
	uint32_t deviceserial1;
	uint32_t deviceserial2;

	deviceserial0 = *(uint32_t*) DEVICE_ID1;
 800fd06:	4b10      	ldr	r3, [pc, #64]	@ (800fd48 <Get_SerialNum+0x48>)
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	60fb      	str	r3, [r7, #12]
	deviceserial1 = *(uint32_t*) DEVICE_ID2;
 800fd0c:	4b0f      	ldr	r3, [pc, #60]	@ (800fd4c <Get_SerialNum+0x4c>)
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	60bb      	str	r3, [r7, #8]
	deviceserial2 = *(uint32_t*) DEVICE_ID3;
 800fd12:	4b0f      	ldr	r3, [pc, #60]	@ (800fd50 <Get_SerialNum+0x50>)
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	607b      	str	r3, [r7, #4]

	deviceserial0 += deviceserial2;
 800fd18:	68fa      	ldr	r2, [r7, #12]
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	18d3      	adds	r3, r2, r3
 800fd1e:	60fb      	str	r3, [r7, #12]

	if (deviceserial0 != 0)
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d00b      	beq.n	800fd3e <Get_SerialNum+0x3e>
	{
		IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800fd26:	490b      	ldr	r1, [pc, #44]	@ (800fd54 <Get_SerialNum+0x54>)
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	2208      	movs	r2, #8
 800fd2c:	0018      	movs	r0, r3
 800fd2e:	f000 f815 	bl	800fd5c <IntToUnicode>
		IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800fd32:	4909      	ldr	r1, [pc, #36]	@ (800fd58 <Get_SerialNum+0x58>)
 800fd34:	68bb      	ldr	r3, [r7, #8]
 800fd36:	2204      	movs	r2, #4
 800fd38:	0018      	movs	r0, r3
 800fd3a:	f000 f80f 	bl	800fd5c <IntToUnicode>
	}
}
 800fd3e:	46c0      	nop			@ (mov r8, r8)
 800fd40:	46bd      	mov	sp, r7
 800fd42:	b004      	add	sp, #16
 800fd44:	bd80      	pop	{r7, pc}
 800fd46:	46c0      	nop			@ (mov r8, r8)
 800fd48:	1fff7590 	.word	0x1fff7590
 800fd4c:	1fff7594 	.word	0x1fff7594
 800fd50:	1fff7598 	.word	0x1fff7598
 800fd54:	20000102 	.word	0x20000102
 800fd58:	20000112 	.word	0x20000112

0800fd5c <IntToUnicode>:
 * @param  pbuf: pointer to the buffer
 * @param  len: buffer length
 * @retval None
 */
static void IntToUnicode(uint32_t value, uint8_t *pbuf, uint8_t len)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b086      	sub	sp, #24
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	60f8      	str	r0, [r7, #12]
 800fd64:	60b9      	str	r1, [r7, #8]
 800fd66:	1dfb      	adds	r3, r7, #7
 800fd68:	701a      	strb	r2, [r3, #0]
	uint8_t idx = 0;
 800fd6a:	2117      	movs	r1, #23
 800fd6c:	187b      	adds	r3, r7, r1
 800fd6e:	2200      	movs	r2, #0
 800fd70:	701a      	strb	r2, [r3, #0]

	for (idx = 0; idx < len; idx++)
 800fd72:	187b      	adds	r3, r7, r1
 800fd74:	2200      	movs	r2, #0
 800fd76:	701a      	strb	r2, [r3, #0]
 800fd78:	e02f      	b.n	800fdda <IntToUnicode+0x7e>
	{
		if (((value >> 28)) < 0xA)
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	0f1b      	lsrs	r3, r3, #28
 800fd7e:	2b09      	cmp	r3, #9
 800fd80:	d80d      	bhi.n	800fd9e <IntToUnicode+0x42>
		{
			pbuf[2 * idx] = (value >> 28) + '0';
 800fd82:	68fb      	ldr	r3, [r7, #12]
 800fd84:	0f1b      	lsrs	r3, r3, #28
 800fd86:	b2da      	uxtb	r2, r3
 800fd88:	2317      	movs	r3, #23
 800fd8a:	18fb      	adds	r3, r7, r3
 800fd8c:	781b      	ldrb	r3, [r3, #0]
 800fd8e:	005b      	lsls	r3, r3, #1
 800fd90:	0019      	movs	r1, r3
 800fd92:	68bb      	ldr	r3, [r7, #8]
 800fd94:	185b      	adds	r3, r3, r1
 800fd96:	3230      	adds	r2, #48	@ 0x30
 800fd98:	b2d2      	uxtb	r2, r2
 800fd9a:	701a      	strb	r2, [r3, #0]
 800fd9c:	e00c      	b.n	800fdb8 <IntToUnicode+0x5c>
		}
		else
		{
			pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	0f1b      	lsrs	r3, r3, #28
 800fda2:	b2da      	uxtb	r2, r3
 800fda4:	2317      	movs	r3, #23
 800fda6:	18fb      	adds	r3, r7, r3
 800fda8:	781b      	ldrb	r3, [r3, #0]
 800fdaa:	005b      	lsls	r3, r3, #1
 800fdac:	0019      	movs	r1, r3
 800fdae:	68bb      	ldr	r3, [r7, #8]
 800fdb0:	185b      	adds	r3, r3, r1
 800fdb2:	3237      	adds	r2, #55	@ 0x37
 800fdb4:	b2d2      	uxtb	r2, r2
 800fdb6:	701a      	strb	r2, [r3, #0]
		}

		value = value << 4;
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	011b      	lsls	r3, r3, #4
 800fdbc:	60fb      	str	r3, [r7, #12]

		pbuf[2 * idx + 1] = 0;
 800fdbe:	2117      	movs	r1, #23
 800fdc0:	187b      	adds	r3, r7, r1
 800fdc2:	781b      	ldrb	r3, [r3, #0]
 800fdc4:	005b      	lsls	r3, r3, #1
 800fdc6:	3301      	adds	r3, #1
 800fdc8:	68ba      	ldr	r2, [r7, #8]
 800fdca:	18d3      	adds	r3, r2, r3
 800fdcc:	2200      	movs	r2, #0
 800fdce:	701a      	strb	r2, [r3, #0]
	for (idx = 0; idx < len; idx++)
 800fdd0:	187b      	adds	r3, r7, r1
 800fdd2:	781a      	ldrb	r2, [r3, #0]
 800fdd4:	187b      	adds	r3, r7, r1
 800fdd6:	3201      	adds	r2, #1
 800fdd8:	701a      	strb	r2, [r3, #0]
 800fdda:	2317      	movs	r3, #23
 800fddc:	18fa      	adds	r2, r7, r3
 800fdde:	1dfb      	adds	r3, r7, #7
 800fde0:	7812      	ldrb	r2, [r2, #0]
 800fde2:	781b      	ldrb	r3, [r3, #0]
 800fde4:	429a      	cmp	r2, r3
 800fde6:	d3c8      	bcc.n	800fd7a <IntToUnicode+0x1e>
	}
}
 800fde8:	46c0      	nop			@ (mov r8, r8)
 800fdea:	46c0      	nop			@ (mov r8, r8)
 800fdec:	46bd      	mov	sp, r7
 800fdee:	b006      	add	sp, #24
 800fdf0:	bd80      	pop	{r7, pc}
	...

0800fdf4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800fdf4:	b590      	push	{r4, r7, lr}
 800fdf6:	b099      	sub	sp, #100	@ 0x64
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800fdfc:	2414      	movs	r4, #20
 800fdfe:	193b      	adds	r3, r7, r4
 800fe00:	0018      	movs	r0, r3
 800fe02:	234c      	movs	r3, #76	@ 0x4c
 800fe04:	001a      	movs	r2, r3
 800fe06:	2100      	movs	r1, #0
 800fe08:	f001 f96e 	bl	80110e8 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	4a25      	ldr	r2, [pc, #148]	@ (800fea8 <HAL_PCD_MspInit+0xb4>)
 800fe12:	4293      	cmp	r3, r2
 800fe14:	d143      	bne.n	800fe9e <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800fe16:	193b      	adds	r3, r7, r4
 800fe18:	2280      	movs	r2, #128	@ 0x80
 800fe1a:	0452      	lsls	r2, r2, #17
 800fe1c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800fe1e:	193b      	adds	r3, r7, r4
 800fe20:	2200      	movs	r2, #0
 800fe22:	645a      	str	r2, [r3, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800fe24:	193b      	adds	r3, r7, r4
 800fe26:	0018      	movs	r0, r3
 800fe28:	f7f8 fe32 	bl	8008a90 <HAL_RCCEx_PeriphCLKConfig>
 800fe2c:	1e03      	subs	r3, r0, #0
 800fe2e:	d001      	beq.n	800fe34 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800fe30:	f7f4 f884 	bl	8003f3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800fe34:	4b1d      	ldr	r3, [pc, #116]	@ (800feac <HAL_PCD_MspInit+0xb8>)
 800fe36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe38:	4b1c      	ldr	r3, [pc, #112]	@ (800feac <HAL_PCD_MspInit+0xb8>)
 800fe3a:	2180      	movs	r1, #128	@ 0x80
 800fe3c:	0189      	lsls	r1, r1, #6
 800fe3e:	430a      	orrs	r2, r1
 800fe40:	63da      	str	r2, [r3, #60]	@ 0x3c
 800fe42:	4b1a      	ldr	r3, [pc, #104]	@ (800feac <HAL_PCD_MspInit+0xb8>)
 800fe44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe46:	2380      	movs	r3, #128	@ 0x80
 800fe48:	019b      	lsls	r3, r3, #6
 800fe4a:	4013      	ands	r3, r2
 800fe4c:	613b      	str	r3, [r7, #16]
 800fe4e:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800fe50:	4b16      	ldr	r3, [pc, #88]	@ (800feac <HAL_PCD_MspInit+0xb8>)
 800fe52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe54:	2380      	movs	r3, #128	@ 0x80
 800fe56:	055b      	lsls	r3, r3, #21
 800fe58:	4013      	ands	r3, r2
 800fe5a:	d116      	bne.n	800fe8a <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800fe5c:	4b13      	ldr	r3, [pc, #76]	@ (800feac <HAL_PCD_MspInit+0xb8>)
 800fe5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe60:	4b12      	ldr	r3, [pc, #72]	@ (800feac <HAL_PCD_MspInit+0xb8>)
 800fe62:	2180      	movs	r1, #128	@ 0x80
 800fe64:	0549      	lsls	r1, r1, #21
 800fe66:	430a      	orrs	r2, r1
 800fe68:	63da      	str	r2, [r3, #60]	@ 0x3c
 800fe6a:	4b10      	ldr	r3, [pc, #64]	@ (800feac <HAL_PCD_MspInit+0xb8>)
 800fe6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe6e:	2380      	movs	r3, #128	@ 0x80
 800fe70:	055b      	lsls	r3, r3, #21
 800fe72:	4013      	ands	r3, r2
 800fe74:	60fb      	str	r3, [r7, #12]
 800fe76:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800fe78:	f7f8 f8a6 	bl	8007fc8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800fe7c:	4b0b      	ldr	r3, [pc, #44]	@ (800feac <HAL_PCD_MspInit+0xb8>)
 800fe7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe80:	4b0a      	ldr	r3, [pc, #40]	@ (800feac <HAL_PCD_MspInit+0xb8>)
 800fe82:	490b      	ldr	r1, [pc, #44]	@ (800feb0 <HAL_PCD_MspInit+0xbc>)
 800fe84:	400a      	ands	r2, r1
 800fe86:	63da      	str	r2, [r3, #60]	@ 0x3c
 800fe88:	e001      	b.n	800fe8e <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800fe8a:	f7f8 f89d 	bl	8007fc8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 800fe8e:	2200      	movs	r2, #0
 800fe90:	2100      	movs	r1, #0
 800fe92:	2008      	movs	r0, #8
 800fe94:	f7f4 fdc6 	bl	8004a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800fe98:	2008      	movs	r0, #8
 800fe9a:	f7f4 fdd8 	bl	8004a4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 800fe9e:	46c0      	nop			@ (mov r8, r8)
 800fea0:	46bd      	mov	sp, r7
 800fea2:	b019      	add	sp, #100	@ 0x64
 800fea4:	bd90      	pop	{r4, r7, pc}
 800fea6:	46c0      	nop			@ (mov r8, r8)
 800fea8:	40005c00 	.word	0x40005c00
 800feac:	40021000 	.word	0x40021000
 800feb0:	efffffff 	.word	0xefffffff

0800feb4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800feb4:	b580      	push	{r7, lr}
 800feb6:	b082      	sub	sp, #8
 800feb8:	af00      	add	r7, sp, #0
 800feba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800febc:	687a      	ldr	r2, [r7, #4]
 800febe:	23b7      	movs	r3, #183	@ 0xb7
 800fec0:	009b      	lsls	r3, r3, #2
 800fec2:	58d2      	ldr	r2, [r2, r3]
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	21a7      	movs	r1, #167	@ 0xa7
 800fec8:	0089      	lsls	r1, r1, #2
 800feca:	468c      	mov	ip, r1
 800fecc:	4463      	add	r3, ip
 800fece:	0019      	movs	r1, r3
 800fed0:	0010      	movs	r0, r2
 800fed2:	f7fe f9a1 	bl	800e218 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800fed6:	46c0      	nop			@ (mov r8, r8)
 800fed8:	46bd      	mov	sp, r7
 800feda:	b002      	add	sp, #8
 800fedc:	bd80      	pop	{r7, pc}

0800fede <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fede:	b590      	push	{r4, r7, lr}
 800fee0:	b083      	sub	sp, #12
 800fee2:	af00      	add	r7, sp, #0
 800fee4:	6078      	str	r0, [r7, #4]
 800fee6:	000a      	movs	r2, r1
 800fee8:	1cfb      	adds	r3, r7, #3
 800feea:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800feec:	687a      	ldr	r2, [r7, #4]
 800feee:	23b7      	movs	r3, #183	@ 0xb7
 800fef0:	009b      	lsls	r3, r3, #2
 800fef2:	58d4      	ldr	r4, [r2, r3]
 800fef4:	1cfb      	adds	r3, r7, #3
 800fef6:	781a      	ldrb	r2, [r3, #0]
 800fef8:	6878      	ldr	r0, [r7, #4]
 800fefa:	23b4      	movs	r3, #180	@ 0xb4
 800fefc:	0059      	lsls	r1, r3, #1
 800fefe:	0013      	movs	r3, r2
 800ff00:	009b      	lsls	r3, r3, #2
 800ff02:	189b      	adds	r3, r3, r2
 800ff04:	00db      	lsls	r3, r3, #3
 800ff06:	18c3      	adds	r3, r0, r3
 800ff08:	185b      	adds	r3, r3, r1
 800ff0a:	681a      	ldr	r2, [r3, #0]
 800ff0c:	1cfb      	adds	r3, r7, #3
 800ff0e:	781b      	ldrb	r3, [r3, #0]
 800ff10:	0019      	movs	r1, r3
 800ff12:	0020      	movs	r0, r4
 800ff14:	f7fe f9ea 	bl	800e2ec <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800ff18:	46c0      	nop			@ (mov r8, r8)
 800ff1a:	46bd      	mov	sp, r7
 800ff1c:	b003      	add	sp, #12
 800ff1e:	bd90      	pop	{r4, r7, pc}

0800ff20 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b082      	sub	sp, #8
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	6078      	str	r0, [r7, #4]
 800ff28:	000a      	movs	r2, r1
 800ff2a:	1cfb      	adds	r3, r7, #3
 800ff2c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ff2e:	687a      	ldr	r2, [r7, #4]
 800ff30:	23b7      	movs	r3, #183	@ 0xb7
 800ff32:	009b      	lsls	r3, r3, #2
 800ff34:	58d0      	ldr	r0, [r2, r3]
 800ff36:	1cfb      	adds	r3, r7, #3
 800ff38:	781a      	ldrb	r2, [r3, #0]
 800ff3a:	6879      	ldr	r1, [r7, #4]
 800ff3c:	0013      	movs	r3, r2
 800ff3e:	009b      	lsls	r3, r3, #2
 800ff40:	189b      	adds	r3, r3, r2
 800ff42:	00db      	lsls	r3, r3, #3
 800ff44:	18cb      	adds	r3, r1, r3
 800ff46:	3328      	adds	r3, #40	@ 0x28
 800ff48:	681a      	ldr	r2, [r3, #0]
 800ff4a:	1cfb      	adds	r3, r7, #3
 800ff4c:	781b      	ldrb	r3, [r3, #0]
 800ff4e:	0019      	movs	r1, r3
 800ff50:	f7fe fab4 	bl	800e4bc <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800ff54:	46c0      	nop			@ (mov r8, r8)
 800ff56:	46bd      	mov	sp, r7
 800ff58:	b002      	add	sp, #8
 800ff5a:	bd80      	pop	{r7, pc}

0800ff5c <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ff5c:	b580      	push	{r7, lr}
 800ff5e:	b082      	sub	sp, #8
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ff64:	687a      	ldr	r2, [r7, #4]
 800ff66:	23b7      	movs	r3, #183	@ 0xb7
 800ff68:	009b      	lsls	r3, r3, #2
 800ff6a:	58d3      	ldr	r3, [r2, r3]
 800ff6c:	0018      	movs	r0, r3
 800ff6e:	f7fe fc1f 	bl	800e7b0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800ff72:	46c0      	nop			@ (mov r8, r8)
 800ff74:	46bd      	mov	sp, r7
 800ff76:	b002      	add	sp, #8
 800ff78:	bd80      	pop	{r7, pc}

0800ff7a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ff7a:	b580      	push	{r7, lr}
 800ff7c:	b084      	sub	sp, #16
 800ff7e:	af00      	add	r7, sp, #0
 800ff80:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ff82:	230f      	movs	r3, #15
 800ff84:	18fb      	adds	r3, r7, r3
 800ff86:	2201      	movs	r2, #1
 800ff88:	701a      	strb	r2, [r3, #0]
  if (hpcd->Init.speed != USBD_FS_SPEED)
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	79db      	ldrb	r3, [r3, #7]
 800ff8e:	2b02      	cmp	r3, #2
 800ff90:	d001      	beq.n	800ff96 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800ff92:	f7f3 ffd3 	bl	8003f3c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ff96:	687a      	ldr	r2, [r7, #4]
 800ff98:	23b7      	movs	r3, #183	@ 0xb7
 800ff9a:	009b      	lsls	r3, r3, #2
 800ff9c:	58d2      	ldr	r2, [r2, r3]
 800ff9e:	230f      	movs	r3, #15
 800ffa0:	18fb      	adds	r3, r7, r3
 800ffa2:	781b      	ldrb	r3, [r3, #0]
 800ffa4:	0019      	movs	r1, r3
 800ffa6:	0010      	movs	r0, r2
 800ffa8:	f7fe fbbf 	bl	800e72a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ffac:	687a      	ldr	r2, [r7, #4]
 800ffae:	23b7      	movs	r3, #183	@ 0xb7
 800ffb0:	009b      	lsls	r3, r3, #2
 800ffb2:	58d3      	ldr	r3, [r2, r3]
 800ffb4:	0018      	movs	r0, r3
 800ffb6:	f7fe fb59 	bl	800e66c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800ffba:	46c0      	nop			@ (mov r8, r8)
 800ffbc:	46bd      	mov	sp, r7
 800ffbe:	b004      	add	sp, #16
 800ffc0:	bd80      	pop	{r7, pc}
	...

0800ffc4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ffc4:	b580      	push	{r7, lr}
 800ffc6:	b082      	sub	sp, #8
 800ffc8:	af00      	add	r7, sp, #0
 800ffca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
 /* __HAL_PCD_GATE_PHYCLOCK(hpcd);*/
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ffcc:	687a      	ldr	r2, [r7, #4]
 800ffce:	23b7      	movs	r3, #183	@ 0xb7
 800ffd0:	009b      	lsls	r3, r3, #2
 800ffd2:	58d3      	ldr	r3, [r2, r3]
 800ffd4:	0018      	movs	r0, r3
 800ffd6:	f7fe fbb9 	bl	800e74c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	7adb      	ldrb	r3, [r3, #11]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d005      	beq.n	800ffee <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ffe2:	4b05      	ldr	r3, [pc, #20]	@ (800fff8 <HAL_PCD_SuspendCallback+0x34>)
 800ffe4:	691a      	ldr	r2, [r3, #16]
 800ffe6:	4b04      	ldr	r3, [pc, #16]	@ (800fff8 <HAL_PCD_SuspendCallback+0x34>)
 800ffe8:	2106      	movs	r1, #6
 800ffea:	430a      	orrs	r2, r1
 800ffec:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800ffee:	46c0      	nop			@ (mov r8, r8)
 800fff0:	46bd      	mov	sp, r7
 800fff2:	b002      	add	sp, #8
 800fff4:	bd80      	pop	{r7, pc}
 800fff6:	46c0      	nop			@ (mov r8, r8)
 800fff8:	e000ed00 	.word	0xe000ed00

0800fffc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b082      	sub	sp, #8
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */
 /* __HAL_PCD_UNGATE_PHYCLOCK(hpcd);*/

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	7adb      	ldrb	r3, [r3, #11]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d007      	beq.n	801001c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801000c:	4b09      	ldr	r3, [pc, #36]	@ (8010034 <HAL_PCD_ResumeCallback+0x38>)
 801000e:	691a      	ldr	r2, [r3, #16]
 8010010:	4b08      	ldr	r3, [pc, #32]	@ (8010034 <HAL_PCD_ResumeCallback+0x38>)
 8010012:	2106      	movs	r1, #6
 8010014:	438a      	bics	r2, r1
 8010016:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 8010018:	f000 fa7c 	bl	8010514 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801001c:	687a      	ldr	r2, [r7, #4]
 801001e:	23b7      	movs	r3, #183	@ 0xb7
 8010020:	009b      	lsls	r3, r3, #2
 8010022:	58d3      	ldr	r3, [r2, r3]
 8010024:	0018      	movs	r0, r3
 8010026:	f7fe fba9 	bl	800e77c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 801002a:	46c0      	nop			@ (mov r8, r8)
 801002c:	46bd      	mov	sp, r7
 801002e:	b002      	add	sp, #8
 8010030:	bd80      	pop	{r7, pc}
 8010032:	46c0      	nop			@ (mov r8, r8)
 8010034:	e000ed00 	.word	0xe000ed00

08010038 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010038:	b580      	push	{r7, lr}
 801003a:	b082      	sub	sp, #8
 801003c:	af00      	add	r7, sp, #0
 801003e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_DRD_FS.pData = pdev;
 8010040:	4a34      	ldr	r2, [pc, #208]	@ (8010114 <USBD_LL_Init+0xdc>)
 8010042:	23b7      	movs	r3, #183	@ 0xb7
 8010044:	009b      	lsls	r3, r3, #2
 8010046:	6879      	ldr	r1, [r7, #4]
 8010048:	50d1      	str	r1, [r2, r3]
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_DRD_FS;
 801004a:	687a      	ldr	r2, [r7, #4]
 801004c:	23b2      	movs	r3, #178	@ 0xb2
 801004e:	009b      	lsls	r3, r3, #2
 8010050:	4930      	ldr	r1, [pc, #192]	@ (8010114 <USBD_LL_Init+0xdc>)
 8010052:	50d1      	str	r1, [r2, r3]

  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8010054:	4b2f      	ldr	r3, [pc, #188]	@ (8010114 <USBD_LL_Init+0xdc>)
 8010056:	4a30      	ldr	r2, [pc, #192]	@ (8010118 <USBD_LL_Init+0xe0>)
 8010058:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 801005a:	4b2e      	ldr	r3, [pc, #184]	@ (8010114 <USBD_LL_Init+0xdc>)
 801005c:	2208      	movs	r2, #8
 801005e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 8010060:	4b2c      	ldr	r3, [pc, #176]	@ (8010114 <USBD_LL_Init+0xdc>)
 8010062:	2208      	movs	r2, #8
 8010064:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 8010066:	4b2b      	ldr	r3, [pc, #172]	@ (8010114 <USBD_LL_Init+0xdc>)
 8010068:	2202      	movs	r2, #2
 801006a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801006c:	4b29      	ldr	r3, [pc, #164]	@ (8010114 <USBD_LL_Init+0xdc>)
 801006e:	2202      	movs	r2, #2
 8010070:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8010072:	4b28      	ldr	r3, [pc, #160]	@ (8010114 <USBD_LL_Init+0xdc>)
 8010074:	2200      	movs	r2, #0
 8010076:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8010078:	4b26      	ldr	r3, [pc, #152]	@ (8010114 <USBD_LL_Init+0xdc>)
 801007a:	2200      	movs	r2, #0
 801007c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 801007e:	4b25      	ldr	r3, [pc, #148]	@ (8010114 <USBD_LL_Init+0xdc>)
 8010080:	2200      	movs	r2, #0
 8010082:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8010084:	4b23      	ldr	r3, [pc, #140]	@ (8010114 <USBD_LL_Init+0xdc>)
 8010086:	2200      	movs	r2, #0
 8010088:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 801008a:	4b22      	ldr	r3, [pc, #136]	@ (8010114 <USBD_LL_Init+0xdc>)
 801008c:	2200      	movs	r2, #0
 801008e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 8010090:	4b20      	ldr	r3, [pc, #128]	@ (8010114 <USBD_LL_Init+0xdc>)
 8010092:	2200      	movs	r2, #0
 8010094:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8010096:	4b1f      	ldr	r3, [pc, #124]	@ (8010114 <USBD_LL_Init+0xdc>)
 8010098:	2200      	movs	r2, #0
 801009a:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 801009c:	4b1d      	ldr	r3, [pc, #116]	@ (8010114 <USBD_LL_Init+0xdc>)
 801009e:	0018      	movs	r0, r3
 80100a0:	f7f6 fa8c 	bl	80065bc <HAL_PCD_Init>
 80100a4:	1e03      	subs	r3, r0, #0
 80100a6:	d001      	beq.n	80100ac <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 80100a8:	f7f3 ff48 	bl	8003f3c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80100ac:	687a      	ldr	r2, [r7, #4]
 80100ae:	23b2      	movs	r3, #178	@ 0xb2
 80100b0:	009b      	lsls	r3, r3, #2
 80100b2:	58d0      	ldr	r0, [r2, r3]
 80100b4:	2318      	movs	r3, #24
 80100b6:	2200      	movs	r2, #0
 80100b8:	2100      	movs	r1, #0
 80100ba:	f7f7 ff13 	bl	8007ee4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80100be:	687a      	ldr	r2, [r7, #4]
 80100c0:	23b2      	movs	r3, #178	@ 0xb2
 80100c2:	009b      	lsls	r3, r3, #2
 80100c4:	58d0      	ldr	r0, [r2, r3]
 80100c6:	2358      	movs	r3, #88	@ 0x58
 80100c8:	2200      	movs	r2, #0
 80100ca:	2180      	movs	r1, #128	@ 0x80
 80100cc:	f7f7 ff0a 	bl	8007ee4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80100d0:	687a      	ldr	r2, [r7, #4]
 80100d2:	23b2      	movs	r3, #178	@ 0xb2
 80100d4:	009b      	lsls	r3, r3, #2
 80100d6:	58d0      	ldr	r0, [r2, r3]
 80100d8:	23c0      	movs	r3, #192	@ 0xc0
 80100da:	2200      	movs	r2, #0
 80100dc:	2181      	movs	r1, #129	@ 0x81
 80100de:	f7f7 ff01 	bl	8007ee4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80100e2:	687a      	ldr	r2, [r7, #4]
 80100e4:	23b2      	movs	r3, #178	@ 0xb2
 80100e6:	009b      	lsls	r3, r3, #2
 80100e8:	58d0      	ldr	r0, [r2, r3]
 80100ea:	2388      	movs	r3, #136	@ 0x88
 80100ec:	005b      	lsls	r3, r3, #1
 80100ee:	2200      	movs	r2, #0
 80100f0:	2101      	movs	r1, #1
 80100f2:	f7f7 fef7 	bl	8007ee4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80100f6:	687a      	ldr	r2, [r7, #4]
 80100f8:	23b2      	movs	r3, #178	@ 0xb2
 80100fa:	009b      	lsls	r3, r3, #2
 80100fc:	58d0      	ldr	r0, [r2, r3]
 80100fe:	2380      	movs	r3, #128	@ 0x80
 8010100:	005b      	lsls	r3, r3, #1
 8010102:	2200      	movs	r2, #0
 8010104:	2182      	movs	r1, #130	@ 0x82
 8010106:	f7f7 feed 	bl	8007ee4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */

  return USBD_OK;
 801010a:	2300      	movs	r3, #0
}
 801010c:	0018      	movs	r0, r3
 801010e:	46bd      	mov	sp, r7
 8010110:	b002      	add	sp, #8
 8010112:	bd80      	pop	{r7, pc}
 8010114:	20001c58 	.word	0x20001c58
 8010118:	40005c00 	.word	0x40005c00

0801011c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801011c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801011e:	b085      	sub	sp, #20
 8010120:	af00      	add	r7, sp, #0
 8010122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010124:	210f      	movs	r1, #15
 8010126:	187b      	adds	r3, r7, r1
 8010128:	2200      	movs	r2, #0
 801012a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801012c:	260e      	movs	r6, #14
 801012e:	19bb      	adds	r3, r7, r6
 8010130:	2200      	movs	r2, #0
 8010132:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010134:	687a      	ldr	r2, [r7, #4]
 8010136:	23b2      	movs	r3, #178	@ 0xb2
 8010138:	009b      	lsls	r3, r3, #2
 801013a:	58d3      	ldr	r3, [r2, r3]
 801013c:	000d      	movs	r5, r1
 801013e:	187c      	adds	r4, r7, r1
 8010140:	0018      	movs	r0, r3
 8010142:	f7f6 fb35 	bl	80067b0 <HAL_PCD_Start>
 8010146:	0003      	movs	r3, r0
 8010148:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801014a:	19bc      	adds	r4, r7, r6
 801014c:	197b      	adds	r3, r7, r5
 801014e:	781b      	ldrb	r3, [r3, #0]
 8010150:	0018      	movs	r0, r3
 8010152:	f000 f9e6 	bl	8010522 <USBD_Get_USB_Status>
 8010156:	0003      	movs	r3, r0
 8010158:	7023      	strb	r3, [r4, #0]

  return usb_status;
 801015a:	19bb      	adds	r3, r7, r6
 801015c:	781b      	ldrb	r3, [r3, #0]
}
 801015e:	0018      	movs	r0, r3
 8010160:	46bd      	mov	sp, r7
 8010162:	b005      	add	sp, #20
 8010164:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010166 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010166:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010168:	b085      	sub	sp, #20
 801016a:	af00      	add	r7, sp, #0
 801016c:	6078      	str	r0, [r7, #4]
 801016e:	000c      	movs	r4, r1
 8010170:	0010      	movs	r0, r2
 8010172:	0019      	movs	r1, r3
 8010174:	1cfb      	adds	r3, r7, #3
 8010176:	1c22      	adds	r2, r4, #0
 8010178:	701a      	strb	r2, [r3, #0]
 801017a:	1cbb      	adds	r3, r7, #2
 801017c:	1c02      	adds	r2, r0, #0
 801017e:	701a      	strb	r2, [r3, #0]
 8010180:	003b      	movs	r3, r7
 8010182:	1c0a      	adds	r2, r1, #0
 8010184:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010186:	260f      	movs	r6, #15
 8010188:	19bb      	adds	r3, r7, r6
 801018a:	2200      	movs	r2, #0
 801018c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801018e:	250e      	movs	r5, #14
 8010190:	197b      	adds	r3, r7, r5
 8010192:	2200      	movs	r2, #0
 8010194:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010196:	687a      	ldr	r2, [r7, #4]
 8010198:	23b2      	movs	r3, #178	@ 0xb2
 801019a:	009b      	lsls	r3, r3, #2
 801019c:	58d0      	ldr	r0, [r2, r3]
 801019e:	19bc      	adds	r4, r7, r6
 80101a0:	1cbb      	adds	r3, r7, #2
 80101a2:	781d      	ldrb	r5, [r3, #0]
 80101a4:	003b      	movs	r3, r7
 80101a6:	881a      	ldrh	r2, [r3, #0]
 80101a8:	1cfb      	adds	r3, r7, #3
 80101aa:	7819      	ldrb	r1, [r3, #0]
 80101ac:	002b      	movs	r3, r5
 80101ae:	f7f6 fc65 	bl	8006a7c <HAL_PCD_EP_Open>
 80101b2:	0003      	movs	r3, r0
 80101b4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80101b6:	250e      	movs	r5, #14
 80101b8:	197c      	adds	r4, r7, r5
 80101ba:	19bb      	adds	r3, r7, r6
 80101bc:	781b      	ldrb	r3, [r3, #0]
 80101be:	0018      	movs	r0, r3
 80101c0:	f000 f9af 	bl	8010522 <USBD_Get_USB_Status>
 80101c4:	0003      	movs	r3, r0
 80101c6:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80101c8:	197b      	adds	r3, r7, r5
 80101ca:	781b      	ldrb	r3, [r3, #0]
}
 80101cc:	0018      	movs	r0, r3
 80101ce:	46bd      	mov	sp, r7
 80101d0:	b005      	add	sp, #20
 80101d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080101d4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80101d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80101d6:	b085      	sub	sp, #20
 80101d8:	af00      	add	r7, sp, #0
 80101da:	6078      	str	r0, [r7, #4]
 80101dc:	000a      	movs	r2, r1
 80101de:	1cfb      	adds	r3, r7, #3
 80101e0:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80101e2:	210f      	movs	r1, #15
 80101e4:	187b      	adds	r3, r7, r1
 80101e6:	2200      	movs	r2, #0
 80101e8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80101ea:	260e      	movs	r6, #14
 80101ec:	19bb      	adds	r3, r7, r6
 80101ee:	2200      	movs	r2, #0
 80101f0:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80101f2:	687a      	ldr	r2, [r7, #4]
 80101f4:	23b2      	movs	r3, #178	@ 0xb2
 80101f6:	009b      	lsls	r3, r3, #2
 80101f8:	58d2      	ldr	r2, [r2, r3]
 80101fa:	000d      	movs	r5, r1
 80101fc:	187c      	adds	r4, r7, r1
 80101fe:	1cfb      	adds	r3, r7, #3
 8010200:	781b      	ldrb	r3, [r3, #0]
 8010202:	0019      	movs	r1, r3
 8010204:	0010      	movs	r0, r2
 8010206:	f7f6 fcaa 	bl	8006b5e <HAL_PCD_EP_Close>
 801020a:	0003      	movs	r3, r0
 801020c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801020e:	19bc      	adds	r4, r7, r6
 8010210:	197b      	adds	r3, r7, r5
 8010212:	781b      	ldrb	r3, [r3, #0]
 8010214:	0018      	movs	r0, r3
 8010216:	f000 f984 	bl	8010522 <USBD_Get_USB_Status>
 801021a:	0003      	movs	r3, r0
 801021c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 801021e:	19bb      	adds	r3, r7, r6
 8010220:	781b      	ldrb	r3, [r3, #0]
}
 8010222:	0018      	movs	r0, r3
 8010224:	46bd      	mov	sp, r7
 8010226:	b005      	add	sp, #20
 8010228:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801022a <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801022a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801022c:	b085      	sub	sp, #20
 801022e:	af00      	add	r7, sp, #0
 8010230:	6078      	str	r0, [r7, #4]
 8010232:	000a      	movs	r2, r1
 8010234:	1cfb      	adds	r3, r7, #3
 8010236:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010238:	210f      	movs	r1, #15
 801023a:	187b      	adds	r3, r7, r1
 801023c:	2200      	movs	r2, #0
 801023e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010240:	260e      	movs	r6, #14
 8010242:	19bb      	adds	r3, r7, r6
 8010244:	2200      	movs	r2, #0
 8010246:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010248:	687a      	ldr	r2, [r7, #4]
 801024a:	23b2      	movs	r3, #178	@ 0xb2
 801024c:	009b      	lsls	r3, r3, #2
 801024e:	58d2      	ldr	r2, [r2, r3]
 8010250:	000d      	movs	r5, r1
 8010252:	187c      	adds	r4, r7, r1
 8010254:	1cfb      	adds	r3, r7, #3
 8010256:	781b      	ldrb	r3, [r3, #0]
 8010258:	0019      	movs	r1, r3
 801025a:	0010      	movs	r0, r2
 801025c:	f7f6 fd60 	bl	8006d20 <HAL_PCD_EP_SetStall>
 8010260:	0003      	movs	r3, r0
 8010262:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010264:	19bc      	adds	r4, r7, r6
 8010266:	197b      	adds	r3, r7, r5
 8010268:	781b      	ldrb	r3, [r3, #0]
 801026a:	0018      	movs	r0, r3
 801026c:	f000 f959 	bl	8010522 <USBD_Get_USB_Status>
 8010270:	0003      	movs	r3, r0
 8010272:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8010274:	19bb      	adds	r3, r7, r6
 8010276:	781b      	ldrb	r3, [r3, #0]
}
 8010278:	0018      	movs	r0, r3
 801027a:	46bd      	mov	sp, r7
 801027c:	b005      	add	sp, #20
 801027e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010280 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010282:	b085      	sub	sp, #20
 8010284:	af00      	add	r7, sp, #0
 8010286:	6078      	str	r0, [r7, #4]
 8010288:	000a      	movs	r2, r1
 801028a:	1cfb      	adds	r3, r7, #3
 801028c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801028e:	210f      	movs	r1, #15
 8010290:	187b      	adds	r3, r7, r1
 8010292:	2200      	movs	r2, #0
 8010294:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010296:	260e      	movs	r6, #14
 8010298:	19bb      	adds	r3, r7, r6
 801029a:	2200      	movs	r2, #0
 801029c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801029e:	687a      	ldr	r2, [r7, #4]
 80102a0:	23b2      	movs	r3, #178	@ 0xb2
 80102a2:	009b      	lsls	r3, r3, #2
 80102a4:	58d2      	ldr	r2, [r2, r3]
 80102a6:	000d      	movs	r5, r1
 80102a8:	187c      	adds	r4, r7, r1
 80102aa:	1cfb      	adds	r3, r7, #3
 80102ac:	781b      	ldrb	r3, [r3, #0]
 80102ae:	0019      	movs	r1, r3
 80102b0:	0010      	movs	r0, r2
 80102b2:	f7f6 fd93 	bl	8006ddc <HAL_PCD_EP_ClrStall>
 80102b6:	0003      	movs	r3, r0
 80102b8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80102ba:	19bc      	adds	r4, r7, r6
 80102bc:	197b      	adds	r3, r7, r5
 80102be:	781b      	ldrb	r3, [r3, #0]
 80102c0:	0018      	movs	r0, r3
 80102c2:	f000 f92e 	bl	8010522 <USBD_Get_USB_Status>
 80102c6:	0003      	movs	r3, r0
 80102c8:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80102ca:	19bb      	adds	r3, r7, r6
 80102cc:	781b      	ldrb	r3, [r3, #0]
}
 80102ce:	0018      	movs	r0, r3
 80102d0:	46bd      	mov	sp, r7
 80102d2:	b005      	add	sp, #20
 80102d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080102d6 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80102d6:	b580      	push	{r7, lr}
 80102d8:	b084      	sub	sp, #16
 80102da:	af00      	add	r7, sp, #0
 80102dc:	6078      	str	r0, [r7, #4]
 80102de:	000a      	movs	r2, r1
 80102e0:	1cfb      	adds	r3, r7, #3
 80102e2:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80102e4:	687a      	ldr	r2, [r7, #4]
 80102e6:	23b2      	movs	r3, #178	@ 0xb2
 80102e8:	009b      	lsls	r3, r3, #2
 80102ea:	58d3      	ldr	r3, [r2, r3]
 80102ec:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80102ee:	1cfb      	adds	r3, r7, #3
 80102f0:	781b      	ldrb	r3, [r3, #0]
 80102f2:	b25b      	sxtb	r3, r3
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	da0c      	bge.n	8010312 <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80102f8:	1cfb      	adds	r3, r7, #3
 80102fa:	781b      	ldrb	r3, [r3, #0]
 80102fc:	227f      	movs	r2, #127	@ 0x7f
 80102fe:	401a      	ands	r2, r3
 8010300:	68f9      	ldr	r1, [r7, #12]
 8010302:	0013      	movs	r3, r2
 8010304:	009b      	lsls	r3, r3, #2
 8010306:	189b      	adds	r3, r3, r2
 8010308:	00db      	lsls	r3, r3, #3
 801030a:	18cb      	adds	r3, r1, r3
 801030c:	3316      	adds	r3, #22
 801030e:	781b      	ldrb	r3, [r3, #0]
 8010310:	e00d      	b.n	801032e <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010312:	1cfb      	adds	r3, r7, #3
 8010314:	781b      	ldrb	r3, [r3, #0]
 8010316:	227f      	movs	r2, #127	@ 0x7f
 8010318:	401a      	ands	r2, r3
 801031a:	68f8      	ldr	r0, [r7, #12]
 801031c:	23ab      	movs	r3, #171	@ 0xab
 801031e:	0059      	lsls	r1, r3, #1
 8010320:	0013      	movs	r3, r2
 8010322:	009b      	lsls	r3, r3, #2
 8010324:	189b      	adds	r3, r3, r2
 8010326:	00db      	lsls	r3, r3, #3
 8010328:	18c3      	adds	r3, r0, r3
 801032a:	185b      	adds	r3, r3, r1
 801032c:	781b      	ldrb	r3, [r3, #0]
  }
}
 801032e:	0018      	movs	r0, r3
 8010330:	46bd      	mov	sp, r7
 8010332:	b004      	add	sp, #16
 8010334:	bd80      	pop	{r7, pc}

08010336 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010336:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010338:	b085      	sub	sp, #20
 801033a:	af00      	add	r7, sp, #0
 801033c:	6078      	str	r0, [r7, #4]
 801033e:	000a      	movs	r2, r1
 8010340:	1cfb      	adds	r3, r7, #3
 8010342:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010344:	210f      	movs	r1, #15
 8010346:	187b      	adds	r3, r7, r1
 8010348:	2200      	movs	r2, #0
 801034a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801034c:	260e      	movs	r6, #14
 801034e:	19bb      	adds	r3, r7, r6
 8010350:	2200      	movs	r2, #0
 8010352:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010354:	687a      	ldr	r2, [r7, #4]
 8010356:	23b2      	movs	r3, #178	@ 0xb2
 8010358:	009b      	lsls	r3, r3, #2
 801035a:	58d2      	ldr	r2, [r2, r3]
 801035c:	000d      	movs	r5, r1
 801035e:	187c      	adds	r4, r7, r1
 8010360:	1cfb      	adds	r3, r7, #3
 8010362:	781b      	ldrb	r3, [r3, #0]
 8010364:	0019      	movs	r1, r3
 8010366:	0010      	movs	r0, r2
 8010368:	f7f6 fb5e 	bl	8006a28 <HAL_PCD_SetAddress>
 801036c:	0003      	movs	r3, r0
 801036e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010370:	19bc      	adds	r4, r7, r6
 8010372:	197b      	adds	r3, r7, r5
 8010374:	781b      	ldrb	r3, [r3, #0]
 8010376:	0018      	movs	r0, r3
 8010378:	f000 f8d3 	bl	8010522 <USBD_Get_USB_Status>
 801037c:	0003      	movs	r3, r0
 801037e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8010380:	19bb      	adds	r3, r7, r6
 8010382:	781b      	ldrb	r3, [r3, #0]
}
 8010384:	0018      	movs	r0, r3
 8010386:	46bd      	mov	sp, r7
 8010388:	b005      	add	sp, #20
 801038a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801038c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801038c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801038e:	b087      	sub	sp, #28
 8010390:	af00      	add	r7, sp, #0
 8010392:	60f8      	str	r0, [r7, #12]
 8010394:	607a      	str	r2, [r7, #4]
 8010396:	603b      	str	r3, [r7, #0]
 8010398:	230b      	movs	r3, #11
 801039a:	18fb      	adds	r3, r7, r3
 801039c:	1c0a      	adds	r2, r1, #0
 801039e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103a0:	2617      	movs	r6, #23
 80103a2:	19bb      	adds	r3, r7, r6
 80103a4:	2200      	movs	r2, #0
 80103a6:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103a8:	2516      	movs	r5, #22
 80103aa:	197b      	adds	r3, r7, r5
 80103ac:	2200      	movs	r2, #0
 80103ae:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80103b0:	68fa      	ldr	r2, [r7, #12]
 80103b2:	23b2      	movs	r3, #178	@ 0xb2
 80103b4:	009b      	lsls	r3, r3, #2
 80103b6:	58d0      	ldr	r0, [r2, r3]
 80103b8:	19bc      	adds	r4, r7, r6
 80103ba:	683d      	ldr	r5, [r7, #0]
 80103bc:	687a      	ldr	r2, [r7, #4]
 80103be:	230b      	movs	r3, #11
 80103c0:	18fb      	adds	r3, r7, r3
 80103c2:	7819      	ldrb	r1, [r3, #0]
 80103c4:	002b      	movs	r3, r5
 80103c6:	f7f6 fc6e 	bl	8006ca6 <HAL_PCD_EP_Transmit>
 80103ca:	0003      	movs	r3, r0
 80103cc:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80103ce:	2516      	movs	r5, #22
 80103d0:	197c      	adds	r4, r7, r5
 80103d2:	19bb      	adds	r3, r7, r6
 80103d4:	781b      	ldrb	r3, [r3, #0]
 80103d6:	0018      	movs	r0, r3
 80103d8:	f000 f8a3 	bl	8010522 <USBD_Get_USB_Status>
 80103dc:	0003      	movs	r3, r0
 80103de:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80103e0:	197b      	adds	r3, r7, r5
 80103e2:	781b      	ldrb	r3, [r3, #0]
}
 80103e4:	0018      	movs	r0, r3
 80103e6:	46bd      	mov	sp, r7
 80103e8:	b007      	add	sp, #28
 80103ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080103ec <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80103ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103ee:	b087      	sub	sp, #28
 80103f0:	af00      	add	r7, sp, #0
 80103f2:	60f8      	str	r0, [r7, #12]
 80103f4:	607a      	str	r2, [r7, #4]
 80103f6:	603b      	str	r3, [r7, #0]
 80103f8:	230b      	movs	r3, #11
 80103fa:	18fb      	adds	r3, r7, r3
 80103fc:	1c0a      	adds	r2, r1, #0
 80103fe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010400:	2617      	movs	r6, #23
 8010402:	19bb      	adds	r3, r7, r6
 8010404:	2200      	movs	r2, #0
 8010406:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010408:	2516      	movs	r5, #22
 801040a:	197b      	adds	r3, r7, r5
 801040c:	2200      	movs	r2, #0
 801040e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010410:	68fa      	ldr	r2, [r7, #12]
 8010412:	23b2      	movs	r3, #178	@ 0xb2
 8010414:	009b      	lsls	r3, r3, #2
 8010416:	58d0      	ldr	r0, [r2, r3]
 8010418:	19bc      	adds	r4, r7, r6
 801041a:	683d      	ldr	r5, [r7, #0]
 801041c:	687a      	ldr	r2, [r7, #4]
 801041e:	230b      	movs	r3, #11
 8010420:	18fb      	adds	r3, r7, r3
 8010422:	7819      	ldrb	r1, [r3, #0]
 8010424:	002b      	movs	r3, r5
 8010426:	f7f6 fbed 	bl	8006c04 <HAL_PCD_EP_Receive>
 801042a:	0003      	movs	r3, r0
 801042c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801042e:	2516      	movs	r5, #22
 8010430:	197c      	adds	r4, r7, r5
 8010432:	19bb      	adds	r3, r7, r6
 8010434:	781b      	ldrb	r3, [r3, #0]
 8010436:	0018      	movs	r0, r3
 8010438:	f000 f873 	bl	8010522 <USBD_Get_USB_Status>
 801043c:	0003      	movs	r3, r0
 801043e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8010440:	197b      	adds	r3, r7, r5
 8010442:	781b      	ldrb	r3, [r3, #0]
}
 8010444:	0018      	movs	r0, r3
 8010446:	46bd      	mov	sp, r7
 8010448:	b007      	add	sp, #28
 801044a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801044c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801044c:	b580      	push	{r7, lr}
 801044e:	b082      	sub	sp, #8
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]
 8010454:	000a      	movs	r2, r1
 8010456:	1cfb      	adds	r3, r7, #3
 8010458:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801045a:	687a      	ldr	r2, [r7, #4]
 801045c:	23b2      	movs	r3, #178	@ 0xb2
 801045e:	009b      	lsls	r3, r3, #2
 8010460:	58d2      	ldr	r2, [r2, r3]
 8010462:	1cfb      	adds	r3, r7, #3
 8010464:	781b      	ldrb	r3, [r3, #0]
 8010466:	0019      	movs	r1, r3
 8010468:	0010      	movs	r0, r2
 801046a:	f7f6 fc03 	bl	8006c74 <HAL_PCD_EP_GetRxCount>
 801046e:	0003      	movs	r3, r0
}
 8010470:	0018      	movs	r0, r3
 8010472:	46bd      	mov	sp, r7
 8010474:	b002      	add	sp, #8
 8010476:	bd80      	pop	{r7, pc}

08010478 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010478:	b580      	push	{r7, lr}
 801047a:	b082      	sub	sp, #8
 801047c:	af00      	add	r7, sp, #0
 801047e:	6078      	str	r0, [r7, #4]
 8010480:	000a      	movs	r2, r1
 8010482:	1cfb      	adds	r3, r7, #3
 8010484:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8010486:	1cfb      	adds	r3, r7, #3
 8010488:	781b      	ldrb	r3, [r3, #0]
 801048a:	2b00      	cmp	r3, #0
 801048c:	d002      	beq.n	8010494 <HAL_PCDEx_LPM_Callback+0x1c>
 801048e:	2b01      	cmp	r3, #1
 8010490:	d014      	beq.n	80104bc <HAL_PCDEx_LPM_Callback+0x44>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8010492:	e025      	b.n	80104e0 <HAL_PCDEx_LPM_Callback+0x68>
    if (hpcd->Init.low_power_enable)
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	7adb      	ldrb	r3, [r3, #11]
 8010498:	2b00      	cmp	r3, #0
 801049a:	d007      	beq.n	80104ac <HAL_PCDEx_LPM_Callback+0x34>
      SystemClockConfig_Resume();
 801049c:	f000 f83a 	bl	8010514 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80104a0:	4b11      	ldr	r3, [pc, #68]	@ (80104e8 <HAL_PCDEx_LPM_Callback+0x70>)
 80104a2:	691a      	ldr	r2, [r3, #16]
 80104a4:	4b10      	ldr	r3, [pc, #64]	@ (80104e8 <HAL_PCDEx_LPM_Callback+0x70>)
 80104a6:	2106      	movs	r1, #6
 80104a8:	438a      	bics	r2, r1
 80104aa:	611a      	str	r2, [r3, #16]
    USBD_LL_Resume(hpcd->pData);
 80104ac:	687a      	ldr	r2, [r7, #4]
 80104ae:	23b7      	movs	r3, #183	@ 0xb7
 80104b0:	009b      	lsls	r3, r3, #2
 80104b2:	58d3      	ldr	r3, [r2, r3]
 80104b4:	0018      	movs	r0, r3
 80104b6:	f7fe f961 	bl	800e77c <USBD_LL_Resume>
    break;
 80104ba:	e011      	b.n	80104e0 <HAL_PCDEx_LPM_Callback+0x68>
    USBD_LL_Suspend(hpcd->pData);
 80104bc:	687a      	ldr	r2, [r7, #4]
 80104be:	23b7      	movs	r3, #183	@ 0xb7
 80104c0:	009b      	lsls	r3, r3, #2
 80104c2:	58d3      	ldr	r3, [r2, r3]
 80104c4:	0018      	movs	r0, r3
 80104c6:	f7fe f941 	bl	800e74c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	7adb      	ldrb	r3, [r3, #11]
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d005      	beq.n	80104de <HAL_PCDEx_LPM_Callback+0x66>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80104d2:	4b05      	ldr	r3, [pc, #20]	@ (80104e8 <HAL_PCDEx_LPM_Callback+0x70>)
 80104d4:	691a      	ldr	r2, [r3, #16]
 80104d6:	4b04      	ldr	r3, [pc, #16]	@ (80104e8 <HAL_PCDEx_LPM_Callback+0x70>)
 80104d8:	2106      	movs	r1, #6
 80104da:	430a      	orrs	r2, r1
 80104dc:	611a      	str	r2, [r3, #16]
    break;
 80104de:	46c0      	nop			@ (mov r8, r8)
}
 80104e0:	46c0      	nop			@ (mov r8, r8)
 80104e2:	46bd      	mov	sp, r7
 80104e4:	b002      	add	sp, #8
 80104e6:	bd80      	pop	{r7, pc}
 80104e8:	e000ed00 	.word	0xe000ed00

080104ec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80104ec:	b580      	push	{r7, lr}
 80104ee:	b082      	sub	sp, #8
 80104f0:	af00      	add	r7, sp, #0
 80104f2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80104f4:	4b02      	ldr	r3, [pc, #8]	@ (8010500 <USBD_static_malloc+0x14>)
}
 80104f6:	0018      	movs	r0, r3
 80104f8:	46bd      	mov	sp, r7
 80104fa:	b002      	add	sp, #8
 80104fc:	bd80      	pop	{r7, pc}
 80104fe:	46c0      	nop			@ (mov r8, r8)
 8010500:	20001f38 	.word	0x20001f38

08010504 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b082      	sub	sp, #8
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]

}
 801050c:	46c0      	nop			@ (mov r8, r8)
 801050e:	46bd      	mov	sp, r7
 8010510:	b002      	add	sp, #8
 8010512:	bd80      	pop	{r7, pc}

08010514 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010514:	b580      	push	{r7, lr}
 8010516:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010518:	f7f3 f9ac 	bl	8003874 <SystemClock_Config>
}
 801051c:	46c0      	nop			@ (mov r8, r8)
 801051e:	46bd      	mov	sp, r7
 8010520:	bd80      	pop	{r7, pc}

08010522 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010522:	b580      	push	{r7, lr}
 8010524:	b084      	sub	sp, #16
 8010526:	af00      	add	r7, sp, #0
 8010528:	0002      	movs	r2, r0
 801052a:	1dfb      	adds	r3, r7, #7
 801052c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801052e:	230f      	movs	r3, #15
 8010530:	18fb      	adds	r3, r7, r3
 8010532:	2200      	movs	r2, #0
 8010534:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 8010536:	1dfb      	adds	r3, r7, #7
 8010538:	781b      	ldrb	r3, [r3, #0]
 801053a:	2b03      	cmp	r3, #3
 801053c:	d017      	beq.n	801056e <USBD_Get_USB_Status+0x4c>
 801053e:	dc1b      	bgt.n	8010578 <USBD_Get_USB_Status+0x56>
 8010540:	2b02      	cmp	r3, #2
 8010542:	d00f      	beq.n	8010564 <USBD_Get_USB_Status+0x42>
 8010544:	dc18      	bgt.n	8010578 <USBD_Get_USB_Status+0x56>
 8010546:	2b00      	cmp	r3, #0
 8010548:	d002      	beq.n	8010550 <USBD_Get_USB_Status+0x2e>
 801054a:	2b01      	cmp	r3, #1
 801054c:	d005      	beq.n	801055a <USBD_Get_USB_Status+0x38>
 801054e:	e013      	b.n	8010578 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010550:	230f      	movs	r3, #15
 8010552:	18fb      	adds	r3, r7, r3
 8010554:	2200      	movs	r2, #0
 8010556:	701a      	strb	r2, [r3, #0]
    break;
 8010558:	e013      	b.n	8010582 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801055a:	230f      	movs	r3, #15
 801055c:	18fb      	adds	r3, r7, r3
 801055e:	2203      	movs	r2, #3
 8010560:	701a      	strb	r2, [r3, #0]
    break;
 8010562:	e00e      	b.n	8010582 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010564:	230f      	movs	r3, #15
 8010566:	18fb      	adds	r3, r7, r3
 8010568:	2201      	movs	r2, #1
 801056a:	701a      	strb	r2, [r3, #0]
    break;
 801056c:	e009      	b.n	8010582 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801056e:	230f      	movs	r3, #15
 8010570:	18fb      	adds	r3, r7, r3
 8010572:	2203      	movs	r2, #3
 8010574:	701a      	strb	r2, [r3, #0]
    break;
 8010576:	e004      	b.n	8010582 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 8010578:	230f      	movs	r3, #15
 801057a:	18fb      	adds	r3, r7, r3
 801057c:	2203      	movs	r2, #3
 801057e:	701a      	strb	r2, [r3, #0]
    break;
 8010580:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 8010582:	230f      	movs	r3, #15
 8010584:	18fb      	adds	r3, r7, r3
 8010586:	781b      	ldrb	r3, [r3, #0]
}
 8010588:	0018      	movs	r0, r3
 801058a:	46bd      	mov	sp, r7
 801058c:	b004      	add	sp, #16
 801058e:	bd80      	pop	{r7, pc}

08010590 <__cvt>:
 8010590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010592:	001f      	movs	r7, r3
 8010594:	2300      	movs	r3, #0
 8010596:	0016      	movs	r6, r2
 8010598:	b08b      	sub	sp, #44	@ 0x2c
 801059a:	429f      	cmp	r7, r3
 801059c:	da04      	bge.n	80105a8 <__cvt+0x18>
 801059e:	2180      	movs	r1, #128	@ 0x80
 80105a0:	0609      	lsls	r1, r1, #24
 80105a2:	187b      	adds	r3, r7, r1
 80105a4:	001f      	movs	r7, r3
 80105a6:	232d      	movs	r3, #45	@ 0x2d
 80105a8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80105aa:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80105ac:	7013      	strb	r3, [r2, #0]
 80105ae:	2320      	movs	r3, #32
 80105b0:	2203      	movs	r2, #3
 80105b2:	439d      	bics	r5, r3
 80105b4:	2d46      	cmp	r5, #70	@ 0x46
 80105b6:	d007      	beq.n	80105c8 <__cvt+0x38>
 80105b8:	002b      	movs	r3, r5
 80105ba:	3b45      	subs	r3, #69	@ 0x45
 80105bc:	4259      	negs	r1, r3
 80105be:	414b      	adcs	r3, r1
 80105c0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80105c2:	3a01      	subs	r2, #1
 80105c4:	18cb      	adds	r3, r1, r3
 80105c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80105c8:	ab09      	add	r3, sp, #36	@ 0x24
 80105ca:	9304      	str	r3, [sp, #16]
 80105cc:	ab08      	add	r3, sp, #32
 80105ce:	9303      	str	r3, [sp, #12]
 80105d0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80105d2:	9200      	str	r2, [sp, #0]
 80105d4:	9302      	str	r3, [sp, #8]
 80105d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80105d8:	0032      	movs	r2, r6
 80105da:	9301      	str	r3, [sp, #4]
 80105dc:	003b      	movs	r3, r7
 80105de:	f000 ff3d 	bl	801145c <_dtoa_r>
 80105e2:	0004      	movs	r4, r0
 80105e4:	2d47      	cmp	r5, #71	@ 0x47
 80105e6:	d11b      	bne.n	8010620 <__cvt+0x90>
 80105e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80105ea:	07db      	lsls	r3, r3, #31
 80105ec:	d511      	bpl.n	8010612 <__cvt+0x82>
 80105ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80105f0:	18c3      	adds	r3, r0, r3
 80105f2:	9307      	str	r3, [sp, #28]
 80105f4:	2200      	movs	r2, #0
 80105f6:	2300      	movs	r3, #0
 80105f8:	0030      	movs	r0, r6
 80105fa:	0039      	movs	r1, r7
 80105fc:	f7ef ff2e 	bl	800045c <__aeabi_dcmpeq>
 8010600:	2800      	cmp	r0, #0
 8010602:	d001      	beq.n	8010608 <__cvt+0x78>
 8010604:	9b07      	ldr	r3, [sp, #28]
 8010606:	9309      	str	r3, [sp, #36]	@ 0x24
 8010608:	2230      	movs	r2, #48	@ 0x30
 801060a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801060c:	9907      	ldr	r1, [sp, #28]
 801060e:	428b      	cmp	r3, r1
 8010610:	d320      	bcc.n	8010654 <__cvt+0xc4>
 8010612:	0020      	movs	r0, r4
 8010614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010616:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8010618:	1b1b      	subs	r3, r3, r4
 801061a:	6013      	str	r3, [r2, #0]
 801061c:	b00b      	add	sp, #44	@ 0x2c
 801061e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010620:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010622:	18c3      	adds	r3, r0, r3
 8010624:	9307      	str	r3, [sp, #28]
 8010626:	2d46      	cmp	r5, #70	@ 0x46
 8010628:	d1e4      	bne.n	80105f4 <__cvt+0x64>
 801062a:	7803      	ldrb	r3, [r0, #0]
 801062c:	2b30      	cmp	r3, #48	@ 0x30
 801062e:	d10c      	bne.n	801064a <__cvt+0xba>
 8010630:	2200      	movs	r2, #0
 8010632:	2300      	movs	r3, #0
 8010634:	0030      	movs	r0, r6
 8010636:	0039      	movs	r1, r7
 8010638:	f7ef ff10 	bl	800045c <__aeabi_dcmpeq>
 801063c:	2800      	cmp	r0, #0
 801063e:	d104      	bne.n	801064a <__cvt+0xba>
 8010640:	2301      	movs	r3, #1
 8010642:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8010644:	1a9b      	subs	r3, r3, r2
 8010646:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010648:	6013      	str	r3, [r2, #0]
 801064a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801064c:	9a07      	ldr	r2, [sp, #28]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	18d3      	adds	r3, r2, r3
 8010652:	e7ce      	b.n	80105f2 <__cvt+0x62>
 8010654:	1c59      	adds	r1, r3, #1
 8010656:	9109      	str	r1, [sp, #36]	@ 0x24
 8010658:	701a      	strb	r2, [r3, #0]
 801065a:	e7d6      	b.n	801060a <__cvt+0x7a>

0801065c <__exponent>:
 801065c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801065e:	232b      	movs	r3, #43	@ 0x2b
 8010660:	0005      	movs	r5, r0
 8010662:	000c      	movs	r4, r1
 8010664:	b085      	sub	sp, #20
 8010666:	7002      	strb	r2, [r0, #0]
 8010668:	2900      	cmp	r1, #0
 801066a:	da01      	bge.n	8010670 <__exponent+0x14>
 801066c:	424c      	negs	r4, r1
 801066e:	3302      	adds	r3, #2
 8010670:	706b      	strb	r3, [r5, #1]
 8010672:	2c09      	cmp	r4, #9
 8010674:	dd2c      	ble.n	80106d0 <__exponent+0x74>
 8010676:	ab02      	add	r3, sp, #8
 8010678:	1dde      	adds	r6, r3, #7
 801067a:	0020      	movs	r0, r4
 801067c:	210a      	movs	r1, #10
 801067e:	f7ef fed7 	bl	8000430 <__aeabi_idivmod>
 8010682:	0037      	movs	r7, r6
 8010684:	3130      	adds	r1, #48	@ 0x30
 8010686:	3e01      	subs	r6, #1
 8010688:	0020      	movs	r0, r4
 801068a:	7031      	strb	r1, [r6, #0]
 801068c:	210a      	movs	r1, #10
 801068e:	9401      	str	r4, [sp, #4]
 8010690:	f7ef fde8 	bl	8000264 <__divsi3>
 8010694:	9b01      	ldr	r3, [sp, #4]
 8010696:	0004      	movs	r4, r0
 8010698:	2b63      	cmp	r3, #99	@ 0x63
 801069a:	dcee      	bgt.n	801067a <__exponent+0x1e>
 801069c:	1eba      	subs	r2, r7, #2
 801069e:	1ca8      	adds	r0, r5, #2
 80106a0:	0001      	movs	r1, r0
 80106a2:	0013      	movs	r3, r2
 80106a4:	3430      	adds	r4, #48	@ 0x30
 80106a6:	7014      	strb	r4, [r2, #0]
 80106a8:	ac02      	add	r4, sp, #8
 80106aa:	3407      	adds	r4, #7
 80106ac:	429c      	cmp	r4, r3
 80106ae:	d80a      	bhi.n	80106c6 <__exponent+0x6a>
 80106b0:	2300      	movs	r3, #0
 80106b2:	42a2      	cmp	r2, r4
 80106b4:	d803      	bhi.n	80106be <__exponent+0x62>
 80106b6:	3309      	adds	r3, #9
 80106b8:	aa02      	add	r2, sp, #8
 80106ba:	189b      	adds	r3, r3, r2
 80106bc:	1bdb      	subs	r3, r3, r7
 80106be:	18c0      	adds	r0, r0, r3
 80106c0:	1b40      	subs	r0, r0, r5
 80106c2:	b005      	add	sp, #20
 80106c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106c6:	781c      	ldrb	r4, [r3, #0]
 80106c8:	3301      	adds	r3, #1
 80106ca:	700c      	strb	r4, [r1, #0]
 80106cc:	3101      	adds	r1, #1
 80106ce:	e7eb      	b.n	80106a8 <__exponent+0x4c>
 80106d0:	2330      	movs	r3, #48	@ 0x30
 80106d2:	18e4      	adds	r4, r4, r3
 80106d4:	70ab      	strb	r3, [r5, #2]
 80106d6:	1d28      	adds	r0, r5, #4
 80106d8:	70ec      	strb	r4, [r5, #3]
 80106da:	e7f1      	b.n	80106c0 <__exponent+0x64>

080106dc <_printf_float>:
 80106dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80106de:	b097      	sub	sp, #92	@ 0x5c
 80106e0:	000d      	movs	r5, r1
 80106e2:	920a      	str	r2, [sp, #40]	@ 0x28
 80106e4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80106e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80106e8:	9009      	str	r0, [sp, #36]	@ 0x24
 80106ea:	f000 fd79 	bl	80111e0 <_localeconv_r>
 80106ee:	6803      	ldr	r3, [r0, #0]
 80106f0:	0018      	movs	r0, r3
 80106f2:	930d      	str	r3, [sp, #52]	@ 0x34
 80106f4:	f7ef fd10 	bl	8000118 <strlen>
 80106f8:	2300      	movs	r3, #0
 80106fa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80106fc:	9314      	str	r3, [sp, #80]	@ 0x50
 80106fe:	7e2b      	ldrb	r3, [r5, #24]
 8010700:	2207      	movs	r2, #7
 8010702:	930c      	str	r3, [sp, #48]	@ 0x30
 8010704:	682b      	ldr	r3, [r5, #0]
 8010706:	930e      	str	r3, [sp, #56]	@ 0x38
 8010708:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801070a:	6823      	ldr	r3, [r4, #0]
 801070c:	05c9      	lsls	r1, r1, #23
 801070e:	d545      	bpl.n	801079c <_printf_float+0xc0>
 8010710:	189b      	adds	r3, r3, r2
 8010712:	4393      	bics	r3, r2
 8010714:	001a      	movs	r2, r3
 8010716:	3208      	adds	r2, #8
 8010718:	6022      	str	r2, [r4, #0]
 801071a:	2201      	movs	r2, #1
 801071c:	681e      	ldr	r6, [r3, #0]
 801071e:	685f      	ldr	r7, [r3, #4]
 8010720:	007b      	lsls	r3, r7, #1
 8010722:	085b      	lsrs	r3, r3, #1
 8010724:	9311      	str	r3, [sp, #68]	@ 0x44
 8010726:	9610      	str	r6, [sp, #64]	@ 0x40
 8010728:	64ae      	str	r6, [r5, #72]	@ 0x48
 801072a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 801072c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801072e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8010730:	4ba7      	ldr	r3, [pc, #668]	@ (80109d0 <_printf_float+0x2f4>)
 8010732:	4252      	negs	r2, r2
 8010734:	f7f2 f9fc 	bl	8002b30 <__aeabi_dcmpun>
 8010738:	2800      	cmp	r0, #0
 801073a:	d131      	bne.n	80107a0 <_printf_float+0xc4>
 801073c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801073e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8010740:	2201      	movs	r2, #1
 8010742:	4ba3      	ldr	r3, [pc, #652]	@ (80109d0 <_printf_float+0x2f4>)
 8010744:	4252      	negs	r2, r2
 8010746:	f7ef fe99 	bl	800047c <__aeabi_dcmple>
 801074a:	2800      	cmp	r0, #0
 801074c:	d128      	bne.n	80107a0 <_printf_float+0xc4>
 801074e:	2200      	movs	r2, #0
 8010750:	2300      	movs	r3, #0
 8010752:	0030      	movs	r0, r6
 8010754:	0039      	movs	r1, r7
 8010756:	f7ef fe87 	bl	8000468 <__aeabi_dcmplt>
 801075a:	2800      	cmp	r0, #0
 801075c:	d003      	beq.n	8010766 <_printf_float+0x8a>
 801075e:	002b      	movs	r3, r5
 8010760:	222d      	movs	r2, #45	@ 0x2d
 8010762:	3343      	adds	r3, #67	@ 0x43
 8010764:	701a      	strb	r2, [r3, #0]
 8010766:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010768:	4f9a      	ldr	r7, [pc, #616]	@ (80109d4 <_printf_float+0x2f8>)
 801076a:	2b47      	cmp	r3, #71	@ 0x47
 801076c:	d900      	bls.n	8010770 <_printf_float+0x94>
 801076e:	4f9a      	ldr	r7, [pc, #616]	@ (80109d8 <_printf_float+0x2fc>)
 8010770:	2303      	movs	r3, #3
 8010772:	2400      	movs	r4, #0
 8010774:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010776:	612b      	str	r3, [r5, #16]
 8010778:	3301      	adds	r3, #1
 801077a:	439a      	bics	r2, r3
 801077c:	602a      	str	r2, [r5, #0]
 801077e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010780:	0029      	movs	r1, r5
 8010782:	9300      	str	r3, [sp, #0]
 8010784:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010786:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010788:	aa15      	add	r2, sp, #84	@ 0x54
 801078a:	f000 f9e5 	bl	8010b58 <_printf_common>
 801078e:	3001      	adds	r0, #1
 8010790:	d000      	beq.n	8010794 <_printf_float+0xb8>
 8010792:	e09f      	b.n	80108d4 <_printf_float+0x1f8>
 8010794:	2001      	movs	r0, #1
 8010796:	4240      	negs	r0, r0
 8010798:	b017      	add	sp, #92	@ 0x5c
 801079a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801079c:	3307      	adds	r3, #7
 801079e:	e7b8      	b.n	8010712 <_printf_float+0x36>
 80107a0:	0032      	movs	r2, r6
 80107a2:	003b      	movs	r3, r7
 80107a4:	0030      	movs	r0, r6
 80107a6:	0039      	movs	r1, r7
 80107a8:	f7f2 f9c2 	bl	8002b30 <__aeabi_dcmpun>
 80107ac:	2800      	cmp	r0, #0
 80107ae:	d00b      	beq.n	80107c8 <_printf_float+0xec>
 80107b0:	2f00      	cmp	r7, #0
 80107b2:	da03      	bge.n	80107bc <_printf_float+0xe0>
 80107b4:	002b      	movs	r3, r5
 80107b6:	222d      	movs	r2, #45	@ 0x2d
 80107b8:	3343      	adds	r3, #67	@ 0x43
 80107ba:	701a      	strb	r2, [r3, #0]
 80107bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80107be:	4f87      	ldr	r7, [pc, #540]	@ (80109dc <_printf_float+0x300>)
 80107c0:	2b47      	cmp	r3, #71	@ 0x47
 80107c2:	d9d5      	bls.n	8010770 <_printf_float+0x94>
 80107c4:	4f86      	ldr	r7, [pc, #536]	@ (80109e0 <_printf_float+0x304>)
 80107c6:	e7d3      	b.n	8010770 <_printf_float+0x94>
 80107c8:	2220      	movs	r2, #32
 80107ca:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80107cc:	686b      	ldr	r3, [r5, #4]
 80107ce:	4394      	bics	r4, r2
 80107d0:	1c5a      	adds	r2, r3, #1
 80107d2:	d146      	bne.n	8010862 <_printf_float+0x186>
 80107d4:	3307      	adds	r3, #7
 80107d6:	606b      	str	r3, [r5, #4]
 80107d8:	2380      	movs	r3, #128	@ 0x80
 80107da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80107dc:	00db      	lsls	r3, r3, #3
 80107de:	4313      	orrs	r3, r2
 80107e0:	2200      	movs	r2, #0
 80107e2:	602b      	str	r3, [r5, #0]
 80107e4:	9206      	str	r2, [sp, #24]
 80107e6:	aa14      	add	r2, sp, #80	@ 0x50
 80107e8:	9205      	str	r2, [sp, #20]
 80107ea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80107ec:	a90a      	add	r1, sp, #40	@ 0x28
 80107ee:	9204      	str	r2, [sp, #16]
 80107f0:	aa13      	add	r2, sp, #76	@ 0x4c
 80107f2:	9203      	str	r2, [sp, #12]
 80107f4:	2223      	movs	r2, #35	@ 0x23
 80107f6:	1852      	adds	r2, r2, r1
 80107f8:	9202      	str	r2, [sp, #8]
 80107fa:	9301      	str	r3, [sp, #4]
 80107fc:	686b      	ldr	r3, [r5, #4]
 80107fe:	0032      	movs	r2, r6
 8010800:	9300      	str	r3, [sp, #0]
 8010802:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010804:	003b      	movs	r3, r7
 8010806:	f7ff fec3 	bl	8010590 <__cvt>
 801080a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801080c:	0007      	movs	r7, r0
 801080e:	2c47      	cmp	r4, #71	@ 0x47
 8010810:	d12d      	bne.n	801086e <_printf_float+0x192>
 8010812:	1cd3      	adds	r3, r2, #3
 8010814:	db02      	blt.n	801081c <_printf_float+0x140>
 8010816:	686b      	ldr	r3, [r5, #4]
 8010818:	429a      	cmp	r2, r3
 801081a:	dd48      	ble.n	80108ae <_printf_float+0x1d2>
 801081c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801081e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8010820:	3b02      	subs	r3, #2
 8010822:	b2db      	uxtb	r3, r3
 8010824:	930c      	str	r3, [sp, #48]	@ 0x30
 8010826:	0028      	movs	r0, r5
 8010828:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801082a:	3901      	subs	r1, #1
 801082c:	3050      	adds	r0, #80	@ 0x50
 801082e:	9113      	str	r1, [sp, #76]	@ 0x4c
 8010830:	f7ff ff14 	bl	801065c <__exponent>
 8010834:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010836:	0004      	movs	r4, r0
 8010838:	1813      	adds	r3, r2, r0
 801083a:	612b      	str	r3, [r5, #16]
 801083c:	2a01      	cmp	r2, #1
 801083e:	dc02      	bgt.n	8010846 <_printf_float+0x16a>
 8010840:	682a      	ldr	r2, [r5, #0]
 8010842:	07d2      	lsls	r2, r2, #31
 8010844:	d501      	bpl.n	801084a <_printf_float+0x16e>
 8010846:	3301      	adds	r3, #1
 8010848:	612b      	str	r3, [r5, #16]
 801084a:	2323      	movs	r3, #35	@ 0x23
 801084c:	aa0a      	add	r2, sp, #40	@ 0x28
 801084e:	189b      	adds	r3, r3, r2
 8010850:	781b      	ldrb	r3, [r3, #0]
 8010852:	2b00      	cmp	r3, #0
 8010854:	d100      	bne.n	8010858 <_printf_float+0x17c>
 8010856:	e792      	b.n	801077e <_printf_float+0xa2>
 8010858:	002b      	movs	r3, r5
 801085a:	222d      	movs	r2, #45	@ 0x2d
 801085c:	3343      	adds	r3, #67	@ 0x43
 801085e:	701a      	strb	r2, [r3, #0]
 8010860:	e78d      	b.n	801077e <_printf_float+0xa2>
 8010862:	2c47      	cmp	r4, #71	@ 0x47
 8010864:	d1b8      	bne.n	80107d8 <_printf_float+0xfc>
 8010866:	2b00      	cmp	r3, #0
 8010868:	d1b6      	bne.n	80107d8 <_printf_float+0xfc>
 801086a:	3301      	adds	r3, #1
 801086c:	e7b3      	b.n	80107d6 <_printf_float+0xfa>
 801086e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010870:	0011      	movs	r1, r2
 8010872:	2b65      	cmp	r3, #101	@ 0x65
 8010874:	d9d7      	bls.n	8010826 <_printf_float+0x14a>
 8010876:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010878:	2b66      	cmp	r3, #102	@ 0x66
 801087a:	d11a      	bne.n	80108b2 <_printf_float+0x1d6>
 801087c:	686b      	ldr	r3, [r5, #4]
 801087e:	2a00      	cmp	r2, #0
 8010880:	dd09      	ble.n	8010896 <_printf_float+0x1ba>
 8010882:	612a      	str	r2, [r5, #16]
 8010884:	2b00      	cmp	r3, #0
 8010886:	d102      	bne.n	801088e <_printf_float+0x1b2>
 8010888:	6829      	ldr	r1, [r5, #0]
 801088a:	07c9      	lsls	r1, r1, #31
 801088c:	d50b      	bpl.n	80108a6 <_printf_float+0x1ca>
 801088e:	3301      	adds	r3, #1
 8010890:	189b      	adds	r3, r3, r2
 8010892:	612b      	str	r3, [r5, #16]
 8010894:	e007      	b.n	80108a6 <_printf_float+0x1ca>
 8010896:	2b00      	cmp	r3, #0
 8010898:	d103      	bne.n	80108a2 <_printf_float+0x1c6>
 801089a:	2201      	movs	r2, #1
 801089c:	6829      	ldr	r1, [r5, #0]
 801089e:	4211      	tst	r1, r2
 80108a0:	d000      	beq.n	80108a4 <_printf_float+0x1c8>
 80108a2:	1c9a      	adds	r2, r3, #2
 80108a4:	612a      	str	r2, [r5, #16]
 80108a6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80108a8:	2400      	movs	r4, #0
 80108aa:	65ab      	str	r3, [r5, #88]	@ 0x58
 80108ac:	e7cd      	b.n	801084a <_printf_float+0x16e>
 80108ae:	2367      	movs	r3, #103	@ 0x67
 80108b0:	930c      	str	r3, [sp, #48]	@ 0x30
 80108b2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80108b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80108b6:	4299      	cmp	r1, r3
 80108b8:	db06      	blt.n	80108c8 <_printf_float+0x1ec>
 80108ba:	682b      	ldr	r3, [r5, #0]
 80108bc:	6129      	str	r1, [r5, #16]
 80108be:	07db      	lsls	r3, r3, #31
 80108c0:	d5f1      	bpl.n	80108a6 <_printf_float+0x1ca>
 80108c2:	3101      	adds	r1, #1
 80108c4:	6129      	str	r1, [r5, #16]
 80108c6:	e7ee      	b.n	80108a6 <_printf_float+0x1ca>
 80108c8:	2201      	movs	r2, #1
 80108ca:	2900      	cmp	r1, #0
 80108cc:	dce0      	bgt.n	8010890 <_printf_float+0x1b4>
 80108ce:	1892      	adds	r2, r2, r2
 80108d0:	1a52      	subs	r2, r2, r1
 80108d2:	e7dd      	b.n	8010890 <_printf_float+0x1b4>
 80108d4:	682a      	ldr	r2, [r5, #0]
 80108d6:	0553      	lsls	r3, r2, #21
 80108d8:	d408      	bmi.n	80108ec <_printf_float+0x210>
 80108da:	692b      	ldr	r3, [r5, #16]
 80108dc:	003a      	movs	r2, r7
 80108de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80108e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80108e2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80108e4:	47a0      	blx	r4
 80108e6:	3001      	adds	r0, #1
 80108e8:	d129      	bne.n	801093e <_printf_float+0x262>
 80108ea:	e753      	b.n	8010794 <_printf_float+0xb8>
 80108ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80108ee:	2b65      	cmp	r3, #101	@ 0x65
 80108f0:	d800      	bhi.n	80108f4 <_printf_float+0x218>
 80108f2:	e0da      	b.n	8010aaa <_printf_float+0x3ce>
 80108f4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80108f6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80108f8:	2200      	movs	r2, #0
 80108fa:	2300      	movs	r3, #0
 80108fc:	f7ef fdae 	bl	800045c <__aeabi_dcmpeq>
 8010900:	2800      	cmp	r0, #0
 8010902:	d033      	beq.n	801096c <_printf_float+0x290>
 8010904:	2301      	movs	r3, #1
 8010906:	4a37      	ldr	r2, [pc, #220]	@ (80109e4 <_printf_float+0x308>)
 8010908:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801090a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801090c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801090e:	47a0      	blx	r4
 8010910:	3001      	adds	r0, #1
 8010912:	d100      	bne.n	8010916 <_printf_float+0x23a>
 8010914:	e73e      	b.n	8010794 <_printf_float+0xb8>
 8010916:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8010918:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801091a:	42b3      	cmp	r3, r6
 801091c:	db02      	blt.n	8010924 <_printf_float+0x248>
 801091e:	682b      	ldr	r3, [r5, #0]
 8010920:	07db      	lsls	r3, r3, #31
 8010922:	d50c      	bpl.n	801093e <_printf_float+0x262>
 8010924:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8010926:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010928:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801092a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801092c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801092e:	47a0      	blx	r4
 8010930:	2400      	movs	r4, #0
 8010932:	3001      	adds	r0, #1
 8010934:	d100      	bne.n	8010938 <_printf_float+0x25c>
 8010936:	e72d      	b.n	8010794 <_printf_float+0xb8>
 8010938:	1e73      	subs	r3, r6, #1
 801093a:	42a3      	cmp	r3, r4
 801093c:	dc0a      	bgt.n	8010954 <_printf_float+0x278>
 801093e:	682b      	ldr	r3, [r5, #0]
 8010940:	079b      	lsls	r3, r3, #30
 8010942:	d500      	bpl.n	8010946 <_printf_float+0x26a>
 8010944:	e105      	b.n	8010b52 <_printf_float+0x476>
 8010946:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010948:	68e8      	ldr	r0, [r5, #12]
 801094a:	4298      	cmp	r0, r3
 801094c:	db00      	blt.n	8010950 <_printf_float+0x274>
 801094e:	e723      	b.n	8010798 <_printf_float+0xbc>
 8010950:	0018      	movs	r0, r3
 8010952:	e721      	b.n	8010798 <_printf_float+0xbc>
 8010954:	002a      	movs	r2, r5
 8010956:	2301      	movs	r3, #1
 8010958:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801095a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801095c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801095e:	321a      	adds	r2, #26
 8010960:	47b8      	blx	r7
 8010962:	3001      	adds	r0, #1
 8010964:	d100      	bne.n	8010968 <_printf_float+0x28c>
 8010966:	e715      	b.n	8010794 <_printf_float+0xb8>
 8010968:	3401      	adds	r4, #1
 801096a:	e7e5      	b.n	8010938 <_printf_float+0x25c>
 801096c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801096e:	2b00      	cmp	r3, #0
 8010970:	dc3a      	bgt.n	80109e8 <_printf_float+0x30c>
 8010972:	2301      	movs	r3, #1
 8010974:	4a1b      	ldr	r2, [pc, #108]	@ (80109e4 <_printf_float+0x308>)
 8010976:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010978:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801097a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801097c:	47a0      	blx	r4
 801097e:	3001      	adds	r0, #1
 8010980:	d100      	bne.n	8010984 <_printf_float+0x2a8>
 8010982:	e707      	b.n	8010794 <_printf_float+0xb8>
 8010984:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8010986:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010988:	4333      	orrs	r3, r6
 801098a:	d102      	bne.n	8010992 <_printf_float+0x2b6>
 801098c:	682b      	ldr	r3, [r5, #0]
 801098e:	07db      	lsls	r3, r3, #31
 8010990:	d5d5      	bpl.n	801093e <_printf_float+0x262>
 8010992:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010994:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010996:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010998:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801099a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801099c:	47a0      	blx	r4
 801099e:	2300      	movs	r3, #0
 80109a0:	3001      	adds	r0, #1
 80109a2:	d100      	bne.n	80109a6 <_printf_float+0x2ca>
 80109a4:	e6f6      	b.n	8010794 <_printf_float+0xb8>
 80109a6:	930c      	str	r3, [sp, #48]	@ 0x30
 80109a8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80109aa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80109ac:	425b      	negs	r3, r3
 80109ae:	4293      	cmp	r3, r2
 80109b0:	dc01      	bgt.n	80109b6 <_printf_float+0x2da>
 80109b2:	0033      	movs	r3, r6
 80109b4:	e792      	b.n	80108dc <_printf_float+0x200>
 80109b6:	002a      	movs	r2, r5
 80109b8:	2301      	movs	r3, #1
 80109ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80109bc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80109be:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80109c0:	321a      	adds	r2, #26
 80109c2:	47a0      	blx	r4
 80109c4:	3001      	adds	r0, #1
 80109c6:	d100      	bne.n	80109ca <_printf_float+0x2ee>
 80109c8:	e6e4      	b.n	8010794 <_printf_float+0xb8>
 80109ca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80109cc:	3301      	adds	r3, #1
 80109ce:	e7ea      	b.n	80109a6 <_printf_float+0x2ca>
 80109d0:	7fefffff 	.word	0x7fefffff
 80109d4:	08013abc 	.word	0x08013abc
 80109d8:	08013ac0 	.word	0x08013ac0
 80109dc:	08013ac4 	.word	0x08013ac4
 80109e0:	08013ac8 	.word	0x08013ac8
 80109e4:	08013acc 	.word	0x08013acc
 80109e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80109ea:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80109ec:	930c      	str	r3, [sp, #48]	@ 0x30
 80109ee:	429e      	cmp	r6, r3
 80109f0:	dd00      	ble.n	80109f4 <_printf_float+0x318>
 80109f2:	001e      	movs	r6, r3
 80109f4:	2e00      	cmp	r6, #0
 80109f6:	dc31      	bgt.n	8010a5c <_printf_float+0x380>
 80109f8:	43f3      	mvns	r3, r6
 80109fa:	2400      	movs	r4, #0
 80109fc:	17db      	asrs	r3, r3, #31
 80109fe:	4033      	ands	r3, r6
 8010a00:	930e      	str	r3, [sp, #56]	@ 0x38
 8010a02:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8010a04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a06:	1af3      	subs	r3, r6, r3
 8010a08:	42a3      	cmp	r3, r4
 8010a0a:	dc30      	bgt.n	8010a6e <_printf_float+0x392>
 8010a0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010a0e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010a10:	429a      	cmp	r2, r3
 8010a12:	dc38      	bgt.n	8010a86 <_printf_float+0x3aa>
 8010a14:	682b      	ldr	r3, [r5, #0]
 8010a16:	07db      	lsls	r3, r3, #31
 8010a18:	d435      	bmi.n	8010a86 <_printf_float+0x3aa>
 8010a1a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8010a1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010a1e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010a20:	1b9b      	subs	r3, r3, r6
 8010a22:	1b14      	subs	r4, r2, r4
 8010a24:	429c      	cmp	r4, r3
 8010a26:	dd00      	ble.n	8010a2a <_printf_float+0x34e>
 8010a28:	001c      	movs	r4, r3
 8010a2a:	2c00      	cmp	r4, #0
 8010a2c:	dc34      	bgt.n	8010a98 <_printf_float+0x3bc>
 8010a2e:	43e3      	mvns	r3, r4
 8010a30:	2600      	movs	r6, #0
 8010a32:	17db      	asrs	r3, r3, #31
 8010a34:	401c      	ands	r4, r3
 8010a36:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010a38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010a3a:	1ad3      	subs	r3, r2, r3
 8010a3c:	1b1b      	subs	r3, r3, r4
 8010a3e:	42b3      	cmp	r3, r6
 8010a40:	dc00      	bgt.n	8010a44 <_printf_float+0x368>
 8010a42:	e77c      	b.n	801093e <_printf_float+0x262>
 8010a44:	002a      	movs	r2, r5
 8010a46:	2301      	movs	r3, #1
 8010a48:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010a4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010a4c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8010a4e:	321a      	adds	r2, #26
 8010a50:	47b8      	blx	r7
 8010a52:	3001      	adds	r0, #1
 8010a54:	d100      	bne.n	8010a58 <_printf_float+0x37c>
 8010a56:	e69d      	b.n	8010794 <_printf_float+0xb8>
 8010a58:	3601      	adds	r6, #1
 8010a5a:	e7ec      	b.n	8010a36 <_printf_float+0x35a>
 8010a5c:	0033      	movs	r3, r6
 8010a5e:	003a      	movs	r2, r7
 8010a60:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010a62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010a64:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8010a66:	47a0      	blx	r4
 8010a68:	3001      	adds	r0, #1
 8010a6a:	d1c5      	bne.n	80109f8 <_printf_float+0x31c>
 8010a6c:	e692      	b.n	8010794 <_printf_float+0xb8>
 8010a6e:	002a      	movs	r2, r5
 8010a70:	2301      	movs	r3, #1
 8010a72:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010a74:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010a76:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010a78:	321a      	adds	r2, #26
 8010a7a:	47b0      	blx	r6
 8010a7c:	3001      	adds	r0, #1
 8010a7e:	d100      	bne.n	8010a82 <_printf_float+0x3a6>
 8010a80:	e688      	b.n	8010794 <_printf_float+0xb8>
 8010a82:	3401      	adds	r4, #1
 8010a84:	e7bd      	b.n	8010a02 <_printf_float+0x326>
 8010a86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010a8a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010a8c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010a8e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8010a90:	47a0      	blx	r4
 8010a92:	3001      	adds	r0, #1
 8010a94:	d1c1      	bne.n	8010a1a <_printf_float+0x33e>
 8010a96:	e67d      	b.n	8010794 <_printf_float+0xb8>
 8010a98:	19ba      	adds	r2, r7, r6
 8010a9a:	0023      	movs	r3, r4
 8010a9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010a9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010aa0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010aa2:	47b0      	blx	r6
 8010aa4:	3001      	adds	r0, #1
 8010aa6:	d1c2      	bne.n	8010a2e <_printf_float+0x352>
 8010aa8:	e674      	b.n	8010794 <_printf_float+0xb8>
 8010aaa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010aac:	930c      	str	r3, [sp, #48]	@ 0x30
 8010aae:	2b01      	cmp	r3, #1
 8010ab0:	dc02      	bgt.n	8010ab8 <_printf_float+0x3dc>
 8010ab2:	2301      	movs	r3, #1
 8010ab4:	421a      	tst	r2, r3
 8010ab6:	d039      	beq.n	8010b2c <_printf_float+0x450>
 8010ab8:	2301      	movs	r3, #1
 8010aba:	003a      	movs	r2, r7
 8010abc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010abe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010ac0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010ac2:	47b0      	blx	r6
 8010ac4:	3001      	adds	r0, #1
 8010ac6:	d100      	bne.n	8010aca <_printf_float+0x3ee>
 8010ac8:	e664      	b.n	8010794 <_printf_float+0xb8>
 8010aca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010acc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010ace:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010ad0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010ad2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010ad4:	47b0      	blx	r6
 8010ad6:	3001      	adds	r0, #1
 8010ad8:	d100      	bne.n	8010adc <_printf_float+0x400>
 8010ada:	e65b      	b.n	8010794 <_printf_float+0xb8>
 8010adc:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8010ade:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8010ae0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	3b01      	subs	r3, #1
 8010ae6:	930c      	str	r3, [sp, #48]	@ 0x30
 8010ae8:	2300      	movs	r3, #0
 8010aea:	f7ef fcb7 	bl	800045c <__aeabi_dcmpeq>
 8010aee:	2800      	cmp	r0, #0
 8010af0:	d11a      	bne.n	8010b28 <_printf_float+0x44c>
 8010af2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010af4:	1c7a      	adds	r2, r7, #1
 8010af6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010af8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010afa:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010afc:	47b0      	blx	r6
 8010afe:	3001      	adds	r0, #1
 8010b00:	d10e      	bne.n	8010b20 <_printf_float+0x444>
 8010b02:	e647      	b.n	8010794 <_printf_float+0xb8>
 8010b04:	002a      	movs	r2, r5
 8010b06:	2301      	movs	r3, #1
 8010b08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010b0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010b0c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8010b0e:	321a      	adds	r2, #26
 8010b10:	47b8      	blx	r7
 8010b12:	3001      	adds	r0, #1
 8010b14:	d100      	bne.n	8010b18 <_printf_float+0x43c>
 8010b16:	e63d      	b.n	8010794 <_printf_float+0xb8>
 8010b18:	3601      	adds	r6, #1
 8010b1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b1c:	429e      	cmp	r6, r3
 8010b1e:	dbf1      	blt.n	8010b04 <_printf_float+0x428>
 8010b20:	002a      	movs	r2, r5
 8010b22:	0023      	movs	r3, r4
 8010b24:	3250      	adds	r2, #80	@ 0x50
 8010b26:	e6da      	b.n	80108de <_printf_float+0x202>
 8010b28:	2600      	movs	r6, #0
 8010b2a:	e7f6      	b.n	8010b1a <_printf_float+0x43e>
 8010b2c:	003a      	movs	r2, r7
 8010b2e:	e7e2      	b.n	8010af6 <_printf_float+0x41a>
 8010b30:	002a      	movs	r2, r5
 8010b32:	2301      	movs	r3, #1
 8010b34:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010b36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010b38:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010b3a:	3219      	adds	r2, #25
 8010b3c:	47b0      	blx	r6
 8010b3e:	3001      	adds	r0, #1
 8010b40:	d100      	bne.n	8010b44 <_printf_float+0x468>
 8010b42:	e627      	b.n	8010794 <_printf_float+0xb8>
 8010b44:	3401      	adds	r4, #1
 8010b46:	68eb      	ldr	r3, [r5, #12]
 8010b48:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8010b4a:	1a9b      	subs	r3, r3, r2
 8010b4c:	42a3      	cmp	r3, r4
 8010b4e:	dcef      	bgt.n	8010b30 <_printf_float+0x454>
 8010b50:	e6f9      	b.n	8010946 <_printf_float+0x26a>
 8010b52:	2400      	movs	r4, #0
 8010b54:	e7f7      	b.n	8010b46 <_printf_float+0x46a>
 8010b56:	46c0      	nop			@ (mov r8, r8)

08010b58 <_printf_common>:
 8010b58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b5a:	0016      	movs	r6, r2
 8010b5c:	9301      	str	r3, [sp, #4]
 8010b5e:	688a      	ldr	r2, [r1, #8]
 8010b60:	690b      	ldr	r3, [r1, #16]
 8010b62:	000c      	movs	r4, r1
 8010b64:	9000      	str	r0, [sp, #0]
 8010b66:	4293      	cmp	r3, r2
 8010b68:	da00      	bge.n	8010b6c <_printf_common+0x14>
 8010b6a:	0013      	movs	r3, r2
 8010b6c:	0022      	movs	r2, r4
 8010b6e:	6033      	str	r3, [r6, #0]
 8010b70:	3243      	adds	r2, #67	@ 0x43
 8010b72:	7812      	ldrb	r2, [r2, #0]
 8010b74:	2a00      	cmp	r2, #0
 8010b76:	d001      	beq.n	8010b7c <_printf_common+0x24>
 8010b78:	3301      	adds	r3, #1
 8010b7a:	6033      	str	r3, [r6, #0]
 8010b7c:	6823      	ldr	r3, [r4, #0]
 8010b7e:	069b      	lsls	r3, r3, #26
 8010b80:	d502      	bpl.n	8010b88 <_printf_common+0x30>
 8010b82:	6833      	ldr	r3, [r6, #0]
 8010b84:	3302      	adds	r3, #2
 8010b86:	6033      	str	r3, [r6, #0]
 8010b88:	6822      	ldr	r2, [r4, #0]
 8010b8a:	2306      	movs	r3, #6
 8010b8c:	0015      	movs	r5, r2
 8010b8e:	401d      	ands	r5, r3
 8010b90:	421a      	tst	r2, r3
 8010b92:	d027      	beq.n	8010be4 <_printf_common+0x8c>
 8010b94:	0023      	movs	r3, r4
 8010b96:	3343      	adds	r3, #67	@ 0x43
 8010b98:	781b      	ldrb	r3, [r3, #0]
 8010b9a:	1e5a      	subs	r2, r3, #1
 8010b9c:	4193      	sbcs	r3, r2
 8010b9e:	6822      	ldr	r2, [r4, #0]
 8010ba0:	0692      	lsls	r2, r2, #26
 8010ba2:	d430      	bmi.n	8010c06 <_printf_common+0xae>
 8010ba4:	0022      	movs	r2, r4
 8010ba6:	9901      	ldr	r1, [sp, #4]
 8010ba8:	9800      	ldr	r0, [sp, #0]
 8010baa:	9d08      	ldr	r5, [sp, #32]
 8010bac:	3243      	adds	r2, #67	@ 0x43
 8010bae:	47a8      	blx	r5
 8010bb0:	3001      	adds	r0, #1
 8010bb2:	d025      	beq.n	8010c00 <_printf_common+0xa8>
 8010bb4:	2206      	movs	r2, #6
 8010bb6:	6823      	ldr	r3, [r4, #0]
 8010bb8:	2500      	movs	r5, #0
 8010bba:	4013      	ands	r3, r2
 8010bbc:	2b04      	cmp	r3, #4
 8010bbe:	d105      	bne.n	8010bcc <_printf_common+0x74>
 8010bc0:	6833      	ldr	r3, [r6, #0]
 8010bc2:	68e5      	ldr	r5, [r4, #12]
 8010bc4:	1aed      	subs	r5, r5, r3
 8010bc6:	43eb      	mvns	r3, r5
 8010bc8:	17db      	asrs	r3, r3, #31
 8010bca:	401d      	ands	r5, r3
 8010bcc:	68a3      	ldr	r3, [r4, #8]
 8010bce:	6922      	ldr	r2, [r4, #16]
 8010bd0:	4293      	cmp	r3, r2
 8010bd2:	dd01      	ble.n	8010bd8 <_printf_common+0x80>
 8010bd4:	1a9b      	subs	r3, r3, r2
 8010bd6:	18ed      	adds	r5, r5, r3
 8010bd8:	2600      	movs	r6, #0
 8010bda:	42b5      	cmp	r5, r6
 8010bdc:	d120      	bne.n	8010c20 <_printf_common+0xc8>
 8010bde:	2000      	movs	r0, #0
 8010be0:	e010      	b.n	8010c04 <_printf_common+0xac>
 8010be2:	3501      	adds	r5, #1
 8010be4:	68e3      	ldr	r3, [r4, #12]
 8010be6:	6832      	ldr	r2, [r6, #0]
 8010be8:	1a9b      	subs	r3, r3, r2
 8010bea:	42ab      	cmp	r3, r5
 8010bec:	ddd2      	ble.n	8010b94 <_printf_common+0x3c>
 8010bee:	0022      	movs	r2, r4
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	9901      	ldr	r1, [sp, #4]
 8010bf4:	9800      	ldr	r0, [sp, #0]
 8010bf6:	9f08      	ldr	r7, [sp, #32]
 8010bf8:	3219      	adds	r2, #25
 8010bfa:	47b8      	blx	r7
 8010bfc:	3001      	adds	r0, #1
 8010bfe:	d1f0      	bne.n	8010be2 <_printf_common+0x8a>
 8010c00:	2001      	movs	r0, #1
 8010c02:	4240      	negs	r0, r0
 8010c04:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010c06:	2030      	movs	r0, #48	@ 0x30
 8010c08:	18e1      	adds	r1, r4, r3
 8010c0a:	3143      	adds	r1, #67	@ 0x43
 8010c0c:	7008      	strb	r0, [r1, #0]
 8010c0e:	0021      	movs	r1, r4
 8010c10:	1c5a      	adds	r2, r3, #1
 8010c12:	3145      	adds	r1, #69	@ 0x45
 8010c14:	7809      	ldrb	r1, [r1, #0]
 8010c16:	18a2      	adds	r2, r4, r2
 8010c18:	3243      	adds	r2, #67	@ 0x43
 8010c1a:	3302      	adds	r3, #2
 8010c1c:	7011      	strb	r1, [r2, #0]
 8010c1e:	e7c1      	b.n	8010ba4 <_printf_common+0x4c>
 8010c20:	0022      	movs	r2, r4
 8010c22:	2301      	movs	r3, #1
 8010c24:	9901      	ldr	r1, [sp, #4]
 8010c26:	9800      	ldr	r0, [sp, #0]
 8010c28:	9f08      	ldr	r7, [sp, #32]
 8010c2a:	321a      	adds	r2, #26
 8010c2c:	47b8      	blx	r7
 8010c2e:	3001      	adds	r0, #1
 8010c30:	d0e6      	beq.n	8010c00 <_printf_common+0xa8>
 8010c32:	3601      	adds	r6, #1
 8010c34:	e7d1      	b.n	8010bda <_printf_common+0x82>
	...

08010c38 <_printf_i>:
 8010c38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c3a:	b08b      	sub	sp, #44	@ 0x2c
 8010c3c:	9206      	str	r2, [sp, #24]
 8010c3e:	000a      	movs	r2, r1
 8010c40:	3243      	adds	r2, #67	@ 0x43
 8010c42:	9307      	str	r3, [sp, #28]
 8010c44:	9005      	str	r0, [sp, #20]
 8010c46:	9203      	str	r2, [sp, #12]
 8010c48:	7e0a      	ldrb	r2, [r1, #24]
 8010c4a:	000c      	movs	r4, r1
 8010c4c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010c4e:	2a78      	cmp	r2, #120	@ 0x78
 8010c50:	d809      	bhi.n	8010c66 <_printf_i+0x2e>
 8010c52:	2a62      	cmp	r2, #98	@ 0x62
 8010c54:	d80b      	bhi.n	8010c6e <_printf_i+0x36>
 8010c56:	2a00      	cmp	r2, #0
 8010c58:	d100      	bne.n	8010c5c <_printf_i+0x24>
 8010c5a:	e0bc      	b.n	8010dd6 <_printf_i+0x19e>
 8010c5c:	497b      	ldr	r1, [pc, #492]	@ (8010e4c <_printf_i+0x214>)
 8010c5e:	9104      	str	r1, [sp, #16]
 8010c60:	2a58      	cmp	r2, #88	@ 0x58
 8010c62:	d100      	bne.n	8010c66 <_printf_i+0x2e>
 8010c64:	e090      	b.n	8010d88 <_printf_i+0x150>
 8010c66:	0025      	movs	r5, r4
 8010c68:	3542      	adds	r5, #66	@ 0x42
 8010c6a:	702a      	strb	r2, [r5, #0]
 8010c6c:	e022      	b.n	8010cb4 <_printf_i+0x7c>
 8010c6e:	0010      	movs	r0, r2
 8010c70:	3863      	subs	r0, #99	@ 0x63
 8010c72:	2815      	cmp	r0, #21
 8010c74:	d8f7      	bhi.n	8010c66 <_printf_i+0x2e>
 8010c76:	f7ef fa61 	bl	800013c <__gnu_thumb1_case_shi>
 8010c7a:	0016      	.short	0x0016
 8010c7c:	fff6001f 	.word	0xfff6001f
 8010c80:	fff6fff6 	.word	0xfff6fff6
 8010c84:	001ffff6 	.word	0x001ffff6
 8010c88:	fff6fff6 	.word	0xfff6fff6
 8010c8c:	fff6fff6 	.word	0xfff6fff6
 8010c90:	003600a1 	.word	0x003600a1
 8010c94:	fff60080 	.word	0xfff60080
 8010c98:	00b2fff6 	.word	0x00b2fff6
 8010c9c:	0036fff6 	.word	0x0036fff6
 8010ca0:	fff6fff6 	.word	0xfff6fff6
 8010ca4:	0084      	.short	0x0084
 8010ca6:	0025      	movs	r5, r4
 8010ca8:	681a      	ldr	r2, [r3, #0]
 8010caa:	3542      	adds	r5, #66	@ 0x42
 8010cac:	1d11      	adds	r1, r2, #4
 8010cae:	6019      	str	r1, [r3, #0]
 8010cb0:	6813      	ldr	r3, [r2, #0]
 8010cb2:	702b      	strb	r3, [r5, #0]
 8010cb4:	2301      	movs	r3, #1
 8010cb6:	e0a0      	b.n	8010dfa <_printf_i+0x1c2>
 8010cb8:	6818      	ldr	r0, [r3, #0]
 8010cba:	6809      	ldr	r1, [r1, #0]
 8010cbc:	1d02      	adds	r2, r0, #4
 8010cbe:	060d      	lsls	r5, r1, #24
 8010cc0:	d50b      	bpl.n	8010cda <_printf_i+0xa2>
 8010cc2:	6806      	ldr	r6, [r0, #0]
 8010cc4:	601a      	str	r2, [r3, #0]
 8010cc6:	2e00      	cmp	r6, #0
 8010cc8:	da03      	bge.n	8010cd2 <_printf_i+0x9a>
 8010cca:	232d      	movs	r3, #45	@ 0x2d
 8010ccc:	9a03      	ldr	r2, [sp, #12]
 8010cce:	4276      	negs	r6, r6
 8010cd0:	7013      	strb	r3, [r2, #0]
 8010cd2:	4b5e      	ldr	r3, [pc, #376]	@ (8010e4c <_printf_i+0x214>)
 8010cd4:	270a      	movs	r7, #10
 8010cd6:	9304      	str	r3, [sp, #16]
 8010cd8:	e018      	b.n	8010d0c <_printf_i+0xd4>
 8010cda:	6806      	ldr	r6, [r0, #0]
 8010cdc:	601a      	str	r2, [r3, #0]
 8010cde:	0649      	lsls	r1, r1, #25
 8010ce0:	d5f1      	bpl.n	8010cc6 <_printf_i+0x8e>
 8010ce2:	b236      	sxth	r6, r6
 8010ce4:	e7ef      	b.n	8010cc6 <_printf_i+0x8e>
 8010ce6:	6808      	ldr	r0, [r1, #0]
 8010ce8:	6819      	ldr	r1, [r3, #0]
 8010cea:	c940      	ldmia	r1!, {r6}
 8010cec:	0605      	lsls	r5, r0, #24
 8010cee:	d402      	bmi.n	8010cf6 <_printf_i+0xbe>
 8010cf0:	0640      	lsls	r0, r0, #25
 8010cf2:	d500      	bpl.n	8010cf6 <_printf_i+0xbe>
 8010cf4:	b2b6      	uxth	r6, r6
 8010cf6:	6019      	str	r1, [r3, #0]
 8010cf8:	4b54      	ldr	r3, [pc, #336]	@ (8010e4c <_printf_i+0x214>)
 8010cfa:	270a      	movs	r7, #10
 8010cfc:	9304      	str	r3, [sp, #16]
 8010cfe:	2a6f      	cmp	r2, #111	@ 0x6f
 8010d00:	d100      	bne.n	8010d04 <_printf_i+0xcc>
 8010d02:	3f02      	subs	r7, #2
 8010d04:	0023      	movs	r3, r4
 8010d06:	2200      	movs	r2, #0
 8010d08:	3343      	adds	r3, #67	@ 0x43
 8010d0a:	701a      	strb	r2, [r3, #0]
 8010d0c:	6863      	ldr	r3, [r4, #4]
 8010d0e:	60a3      	str	r3, [r4, #8]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	db03      	blt.n	8010d1c <_printf_i+0xe4>
 8010d14:	2104      	movs	r1, #4
 8010d16:	6822      	ldr	r2, [r4, #0]
 8010d18:	438a      	bics	r2, r1
 8010d1a:	6022      	str	r2, [r4, #0]
 8010d1c:	2e00      	cmp	r6, #0
 8010d1e:	d102      	bne.n	8010d26 <_printf_i+0xee>
 8010d20:	9d03      	ldr	r5, [sp, #12]
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d00c      	beq.n	8010d40 <_printf_i+0x108>
 8010d26:	9d03      	ldr	r5, [sp, #12]
 8010d28:	0030      	movs	r0, r6
 8010d2a:	0039      	movs	r1, r7
 8010d2c:	f7ef fa96 	bl	800025c <__aeabi_uidivmod>
 8010d30:	9b04      	ldr	r3, [sp, #16]
 8010d32:	3d01      	subs	r5, #1
 8010d34:	5c5b      	ldrb	r3, [r3, r1]
 8010d36:	702b      	strb	r3, [r5, #0]
 8010d38:	0033      	movs	r3, r6
 8010d3a:	0006      	movs	r6, r0
 8010d3c:	429f      	cmp	r7, r3
 8010d3e:	d9f3      	bls.n	8010d28 <_printf_i+0xf0>
 8010d40:	2f08      	cmp	r7, #8
 8010d42:	d109      	bne.n	8010d58 <_printf_i+0x120>
 8010d44:	6823      	ldr	r3, [r4, #0]
 8010d46:	07db      	lsls	r3, r3, #31
 8010d48:	d506      	bpl.n	8010d58 <_printf_i+0x120>
 8010d4a:	6862      	ldr	r2, [r4, #4]
 8010d4c:	6923      	ldr	r3, [r4, #16]
 8010d4e:	429a      	cmp	r2, r3
 8010d50:	dc02      	bgt.n	8010d58 <_printf_i+0x120>
 8010d52:	2330      	movs	r3, #48	@ 0x30
 8010d54:	3d01      	subs	r5, #1
 8010d56:	702b      	strb	r3, [r5, #0]
 8010d58:	9b03      	ldr	r3, [sp, #12]
 8010d5a:	1b5b      	subs	r3, r3, r5
 8010d5c:	6123      	str	r3, [r4, #16]
 8010d5e:	9b07      	ldr	r3, [sp, #28]
 8010d60:	0021      	movs	r1, r4
 8010d62:	9300      	str	r3, [sp, #0]
 8010d64:	9805      	ldr	r0, [sp, #20]
 8010d66:	9b06      	ldr	r3, [sp, #24]
 8010d68:	aa09      	add	r2, sp, #36	@ 0x24
 8010d6a:	f7ff fef5 	bl	8010b58 <_printf_common>
 8010d6e:	3001      	adds	r0, #1
 8010d70:	d148      	bne.n	8010e04 <_printf_i+0x1cc>
 8010d72:	2001      	movs	r0, #1
 8010d74:	4240      	negs	r0, r0
 8010d76:	b00b      	add	sp, #44	@ 0x2c
 8010d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d7a:	2220      	movs	r2, #32
 8010d7c:	6809      	ldr	r1, [r1, #0]
 8010d7e:	430a      	orrs	r2, r1
 8010d80:	6022      	str	r2, [r4, #0]
 8010d82:	2278      	movs	r2, #120	@ 0x78
 8010d84:	4932      	ldr	r1, [pc, #200]	@ (8010e50 <_printf_i+0x218>)
 8010d86:	9104      	str	r1, [sp, #16]
 8010d88:	0021      	movs	r1, r4
 8010d8a:	3145      	adds	r1, #69	@ 0x45
 8010d8c:	700a      	strb	r2, [r1, #0]
 8010d8e:	6819      	ldr	r1, [r3, #0]
 8010d90:	6822      	ldr	r2, [r4, #0]
 8010d92:	c940      	ldmia	r1!, {r6}
 8010d94:	0610      	lsls	r0, r2, #24
 8010d96:	d402      	bmi.n	8010d9e <_printf_i+0x166>
 8010d98:	0650      	lsls	r0, r2, #25
 8010d9a:	d500      	bpl.n	8010d9e <_printf_i+0x166>
 8010d9c:	b2b6      	uxth	r6, r6
 8010d9e:	6019      	str	r1, [r3, #0]
 8010da0:	07d3      	lsls	r3, r2, #31
 8010da2:	d502      	bpl.n	8010daa <_printf_i+0x172>
 8010da4:	2320      	movs	r3, #32
 8010da6:	4313      	orrs	r3, r2
 8010da8:	6023      	str	r3, [r4, #0]
 8010daa:	2e00      	cmp	r6, #0
 8010dac:	d001      	beq.n	8010db2 <_printf_i+0x17a>
 8010dae:	2710      	movs	r7, #16
 8010db0:	e7a8      	b.n	8010d04 <_printf_i+0xcc>
 8010db2:	2220      	movs	r2, #32
 8010db4:	6823      	ldr	r3, [r4, #0]
 8010db6:	4393      	bics	r3, r2
 8010db8:	6023      	str	r3, [r4, #0]
 8010dba:	e7f8      	b.n	8010dae <_printf_i+0x176>
 8010dbc:	681a      	ldr	r2, [r3, #0]
 8010dbe:	680d      	ldr	r5, [r1, #0]
 8010dc0:	1d10      	adds	r0, r2, #4
 8010dc2:	6949      	ldr	r1, [r1, #20]
 8010dc4:	6018      	str	r0, [r3, #0]
 8010dc6:	6813      	ldr	r3, [r2, #0]
 8010dc8:	062e      	lsls	r6, r5, #24
 8010dca:	d501      	bpl.n	8010dd0 <_printf_i+0x198>
 8010dcc:	6019      	str	r1, [r3, #0]
 8010dce:	e002      	b.n	8010dd6 <_printf_i+0x19e>
 8010dd0:	066d      	lsls	r5, r5, #25
 8010dd2:	d5fb      	bpl.n	8010dcc <_printf_i+0x194>
 8010dd4:	8019      	strh	r1, [r3, #0]
 8010dd6:	2300      	movs	r3, #0
 8010dd8:	9d03      	ldr	r5, [sp, #12]
 8010dda:	6123      	str	r3, [r4, #16]
 8010ddc:	e7bf      	b.n	8010d5e <_printf_i+0x126>
 8010dde:	681a      	ldr	r2, [r3, #0]
 8010de0:	1d11      	adds	r1, r2, #4
 8010de2:	6019      	str	r1, [r3, #0]
 8010de4:	6815      	ldr	r5, [r2, #0]
 8010de6:	2100      	movs	r1, #0
 8010de8:	0028      	movs	r0, r5
 8010dea:	6862      	ldr	r2, [r4, #4]
 8010dec:	f000 fa7f 	bl	80112ee <memchr>
 8010df0:	2800      	cmp	r0, #0
 8010df2:	d001      	beq.n	8010df8 <_printf_i+0x1c0>
 8010df4:	1b40      	subs	r0, r0, r5
 8010df6:	6060      	str	r0, [r4, #4]
 8010df8:	6863      	ldr	r3, [r4, #4]
 8010dfa:	6123      	str	r3, [r4, #16]
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	9a03      	ldr	r2, [sp, #12]
 8010e00:	7013      	strb	r3, [r2, #0]
 8010e02:	e7ac      	b.n	8010d5e <_printf_i+0x126>
 8010e04:	002a      	movs	r2, r5
 8010e06:	6923      	ldr	r3, [r4, #16]
 8010e08:	9906      	ldr	r1, [sp, #24]
 8010e0a:	9805      	ldr	r0, [sp, #20]
 8010e0c:	9d07      	ldr	r5, [sp, #28]
 8010e0e:	47a8      	blx	r5
 8010e10:	3001      	adds	r0, #1
 8010e12:	d0ae      	beq.n	8010d72 <_printf_i+0x13a>
 8010e14:	6823      	ldr	r3, [r4, #0]
 8010e16:	079b      	lsls	r3, r3, #30
 8010e18:	d415      	bmi.n	8010e46 <_printf_i+0x20e>
 8010e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e1c:	68e0      	ldr	r0, [r4, #12]
 8010e1e:	4298      	cmp	r0, r3
 8010e20:	daa9      	bge.n	8010d76 <_printf_i+0x13e>
 8010e22:	0018      	movs	r0, r3
 8010e24:	e7a7      	b.n	8010d76 <_printf_i+0x13e>
 8010e26:	0022      	movs	r2, r4
 8010e28:	2301      	movs	r3, #1
 8010e2a:	9906      	ldr	r1, [sp, #24]
 8010e2c:	9805      	ldr	r0, [sp, #20]
 8010e2e:	9e07      	ldr	r6, [sp, #28]
 8010e30:	3219      	adds	r2, #25
 8010e32:	47b0      	blx	r6
 8010e34:	3001      	adds	r0, #1
 8010e36:	d09c      	beq.n	8010d72 <_printf_i+0x13a>
 8010e38:	3501      	adds	r5, #1
 8010e3a:	68e3      	ldr	r3, [r4, #12]
 8010e3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010e3e:	1a9b      	subs	r3, r3, r2
 8010e40:	42ab      	cmp	r3, r5
 8010e42:	dcf0      	bgt.n	8010e26 <_printf_i+0x1ee>
 8010e44:	e7e9      	b.n	8010e1a <_printf_i+0x1e2>
 8010e46:	2500      	movs	r5, #0
 8010e48:	e7f7      	b.n	8010e3a <_printf_i+0x202>
 8010e4a:	46c0      	nop			@ (mov r8, r8)
 8010e4c:	08013ace 	.word	0x08013ace
 8010e50:	08013adf 	.word	0x08013adf

08010e54 <std>:
 8010e54:	2300      	movs	r3, #0
 8010e56:	b510      	push	{r4, lr}
 8010e58:	0004      	movs	r4, r0
 8010e5a:	6003      	str	r3, [r0, #0]
 8010e5c:	6043      	str	r3, [r0, #4]
 8010e5e:	6083      	str	r3, [r0, #8]
 8010e60:	8181      	strh	r1, [r0, #12]
 8010e62:	6643      	str	r3, [r0, #100]	@ 0x64
 8010e64:	81c2      	strh	r2, [r0, #14]
 8010e66:	6103      	str	r3, [r0, #16]
 8010e68:	6143      	str	r3, [r0, #20]
 8010e6a:	6183      	str	r3, [r0, #24]
 8010e6c:	0019      	movs	r1, r3
 8010e6e:	2208      	movs	r2, #8
 8010e70:	305c      	adds	r0, #92	@ 0x5c
 8010e72:	f000 f939 	bl	80110e8 <memset>
 8010e76:	4b0b      	ldr	r3, [pc, #44]	@ (8010ea4 <std+0x50>)
 8010e78:	6224      	str	r4, [r4, #32]
 8010e7a:	6263      	str	r3, [r4, #36]	@ 0x24
 8010e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8010ea8 <std+0x54>)
 8010e7e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010e80:	4b0a      	ldr	r3, [pc, #40]	@ (8010eac <std+0x58>)
 8010e82:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010e84:	4b0a      	ldr	r3, [pc, #40]	@ (8010eb0 <std+0x5c>)
 8010e86:	6323      	str	r3, [r4, #48]	@ 0x30
 8010e88:	4b0a      	ldr	r3, [pc, #40]	@ (8010eb4 <std+0x60>)
 8010e8a:	429c      	cmp	r4, r3
 8010e8c:	d005      	beq.n	8010e9a <std+0x46>
 8010e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8010eb8 <std+0x64>)
 8010e90:	429c      	cmp	r4, r3
 8010e92:	d002      	beq.n	8010e9a <std+0x46>
 8010e94:	4b09      	ldr	r3, [pc, #36]	@ (8010ebc <std+0x68>)
 8010e96:	429c      	cmp	r4, r3
 8010e98:	d103      	bne.n	8010ea2 <std+0x4e>
 8010e9a:	0020      	movs	r0, r4
 8010e9c:	3058      	adds	r0, #88	@ 0x58
 8010e9e:	f000 fa1b 	bl	80112d8 <__retarget_lock_init_recursive>
 8010ea2:	bd10      	pop	{r4, pc}
 8010ea4:	08011051 	.word	0x08011051
 8010ea8:	08011079 	.word	0x08011079
 8010eac:	080110b1 	.word	0x080110b1
 8010eb0:	080110dd 	.word	0x080110dd
 8010eb4:	20002158 	.word	0x20002158
 8010eb8:	200021c0 	.word	0x200021c0
 8010ebc:	20002228 	.word	0x20002228

08010ec0 <stdio_exit_handler>:
 8010ec0:	b510      	push	{r4, lr}
 8010ec2:	4a03      	ldr	r2, [pc, #12]	@ (8010ed0 <stdio_exit_handler+0x10>)
 8010ec4:	4903      	ldr	r1, [pc, #12]	@ (8010ed4 <stdio_exit_handler+0x14>)
 8010ec6:	4804      	ldr	r0, [pc, #16]	@ (8010ed8 <stdio_exit_handler+0x18>)
 8010ec8:	f000 f86c 	bl	8010fa4 <_fwalk_sglue>
 8010ecc:	bd10      	pop	{r4, pc}
 8010ece:	46c0      	nop			@ (mov r8, r8)
 8010ed0:	2000011c 	.word	0x2000011c
 8010ed4:	08012fe9 	.word	0x08012fe9
 8010ed8:	2000012c 	.word	0x2000012c

08010edc <cleanup_stdio>:
 8010edc:	6841      	ldr	r1, [r0, #4]
 8010ede:	4b0b      	ldr	r3, [pc, #44]	@ (8010f0c <cleanup_stdio+0x30>)
 8010ee0:	b510      	push	{r4, lr}
 8010ee2:	0004      	movs	r4, r0
 8010ee4:	4299      	cmp	r1, r3
 8010ee6:	d001      	beq.n	8010eec <cleanup_stdio+0x10>
 8010ee8:	f002 f87e 	bl	8012fe8 <_fflush_r>
 8010eec:	68a1      	ldr	r1, [r4, #8]
 8010eee:	4b08      	ldr	r3, [pc, #32]	@ (8010f10 <cleanup_stdio+0x34>)
 8010ef0:	4299      	cmp	r1, r3
 8010ef2:	d002      	beq.n	8010efa <cleanup_stdio+0x1e>
 8010ef4:	0020      	movs	r0, r4
 8010ef6:	f002 f877 	bl	8012fe8 <_fflush_r>
 8010efa:	68e1      	ldr	r1, [r4, #12]
 8010efc:	4b05      	ldr	r3, [pc, #20]	@ (8010f14 <cleanup_stdio+0x38>)
 8010efe:	4299      	cmp	r1, r3
 8010f00:	d002      	beq.n	8010f08 <cleanup_stdio+0x2c>
 8010f02:	0020      	movs	r0, r4
 8010f04:	f002 f870 	bl	8012fe8 <_fflush_r>
 8010f08:	bd10      	pop	{r4, pc}
 8010f0a:	46c0      	nop			@ (mov r8, r8)
 8010f0c:	20002158 	.word	0x20002158
 8010f10:	200021c0 	.word	0x200021c0
 8010f14:	20002228 	.word	0x20002228

08010f18 <global_stdio_init.part.0>:
 8010f18:	b510      	push	{r4, lr}
 8010f1a:	4b09      	ldr	r3, [pc, #36]	@ (8010f40 <global_stdio_init.part.0+0x28>)
 8010f1c:	4a09      	ldr	r2, [pc, #36]	@ (8010f44 <global_stdio_init.part.0+0x2c>)
 8010f1e:	2104      	movs	r1, #4
 8010f20:	601a      	str	r2, [r3, #0]
 8010f22:	4809      	ldr	r0, [pc, #36]	@ (8010f48 <global_stdio_init.part.0+0x30>)
 8010f24:	2200      	movs	r2, #0
 8010f26:	f7ff ff95 	bl	8010e54 <std>
 8010f2a:	2201      	movs	r2, #1
 8010f2c:	2109      	movs	r1, #9
 8010f2e:	4807      	ldr	r0, [pc, #28]	@ (8010f4c <global_stdio_init.part.0+0x34>)
 8010f30:	f7ff ff90 	bl	8010e54 <std>
 8010f34:	2202      	movs	r2, #2
 8010f36:	2112      	movs	r1, #18
 8010f38:	4805      	ldr	r0, [pc, #20]	@ (8010f50 <global_stdio_init.part.0+0x38>)
 8010f3a:	f7ff ff8b 	bl	8010e54 <std>
 8010f3e:	bd10      	pop	{r4, pc}
 8010f40:	20002290 	.word	0x20002290
 8010f44:	08010ec1 	.word	0x08010ec1
 8010f48:	20002158 	.word	0x20002158
 8010f4c:	200021c0 	.word	0x200021c0
 8010f50:	20002228 	.word	0x20002228

08010f54 <__sfp_lock_acquire>:
 8010f54:	b510      	push	{r4, lr}
 8010f56:	4802      	ldr	r0, [pc, #8]	@ (8010f60 <__sfp_lock_acquire+0xc>)
 8010f58:	f000 f9bf 	bl	80112da <__retarget_lock_acquire_recursive>
 8010f5c:	bd10      	pop	{r4, pc}
 8010f5e:	46c0      	nop			@ (mov r8, r8)
 8010f60:	20002299 	.word	0x20002299

08010f64 <__sfp_lock_release>:
 8010f64:	b510      	push	{r4, lr}
 8010f66:	4802      	ldr	r0, [pc, #8]	@ (8010f70 <__sfp_lock_release+0xc>)
 8010f68:	f000 f9b8 	bl	80112dc <__retarget_lock_release_recursive>
 8010f6c:	bd10      	pop	{r4, pc}
 8010f6e:	46c0      	nop			@ (mov r8, r8)
 8010f70:	20002299 	.word	0x20002299

08010f74 <__sinit>:
 8010f74:	b510      	push	{r4, lr}
 8010f76:	0004      	movs	r4, r0
 8010f78:	f7ff ffec 	bl	8010f54 <__sfp_lock_acquire>
 8010f7c:	6a23      	ldr	r3, [r4, #32]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d002      	beq.n	8010f88 <__sinit+0x14>
 8010f82:	f7ff ffef 	bl	8010f64 <__sfp_lock_release>
 8010f86:	bd10      	pop	{r4, pc}
 8010f88:	4b04      	ldr	r3, [pc, #16]	@ (8010f9c <__sinit+0x28>)
 8010f8a:	6223      	str	r3, [r4, #32]
 8010f8c:	4b04      	ldr	r3, [pc, #16]	@ (8010fa0 <__sinit+0x2c>)
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d1f6      	bne.n	8010f82 <__sinit+0xe>
 8010f94:	f7ff ffc0 	bl	8010f18 <global_stdio_init.part.0>
 8010f98:	e7f3      	b.n	8010f82 <__sinit+0xe>
 8010f9a:	46c0      	nop			@ (mov r8, r8)
 8010f9c:	08010edd 	.word	0x08010edd
 8010fa0:	20002290 	.word	0x20002290

08010fa4 <_fwalk_sglue>:
 8010fa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010fa6:	0014      	movs	r4, r2
 8010fa8:	2600      	movs	r6, #0
 8010faa:	9000      	str	r0, [sp, #0]
 8010fac:	9101      	str	r1, [sp, #4]
 8010fae:	68a5      	ldr	r5, [r4, #8]
 8010fb0:	6867      	ldr	r7, [r4, #4]
 8010fb2:	3f01      	subs	r7, #1
 8010fb4:	d504      	bpl.n	8010fc0 <_fwalk_sglue+0x1c>
 8010fb6:	6824      	ldr	r4, [r4, #0]
 8010fb8:	2c00      	cmp	r4, #0
 8010fba:	d1f8      	bne.n	8010fae <_fwalk_sglue+0xa>
 8010fbc:	0030      	movs	r0, r6
 8010fbe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010fc0:	89ab      	ldrh	r3, [r5, #12]
 8010fc2:	2b01      	cmp	r3, #1
 8010fc4:	d908      	bls.n	8010fd8 <_fwalk_sglue+0x34>
 8010fc6:	220e      	movs	r2, #14
 8010fc8:	5eab      	ldrsh	r3, [r5, r2]
 8010fca:	3301      	adds	r3, #1
 8010fcc:	d004      	beq.n	8010fd8 <_fwalk_sglue+0x34>
 8010fce:	0029      	movs	r1, r5
 8010fd0:	9800      	ldr	r0, [sp, #0]
 8010fd2:	9b01      	ldr	r3, [sp, #4]
 8010fd4:	4798      	blx	r3
 8010fd6:	4306      	orrs	r6, r0
 8010fd8:	3568      	adds	r5, #104	@ 0x68
 8010fda:	e7ea      	b.n	8010fb2 <_fwalk_sglue+0xe>

08010fdc <iprintf>:
 8010fdc:	b40f      	push	{r0, r1, r2, r3}
 8010fde:	b507      	push	{r0, r1, r2, lr}
 8010fe0:	4905      	ldr	r1, [pc, #20]	@ (8010ff8 <iprintf+0x1c>)
 8010fe2:	ab04      	add	r3, sp, #16
 8010fe4:	6808      	ldr	r0, [r1, #0]
 8010fe6:	cb04      	ldmia	r3!, {r2}
 8010fe8:	6881      	ldr	r1, [r0, #8]
 8010fea:	9301      	str	r3, [sp, #4]
 8010fec:	f001 fe5a 	bl	8012ca4 <_vfiprintf_r>
 8010ff0:	b003      	add	sp, #12
 8010ff2:	bc08      	pop	{r3}
 8010ff4:	b004      	add	sp, #16
 8010ff6:	4718      	bx	r3
 8010ff8:	20000128 	.word	0x20000128

08010ffc <putchar>:
 8010ffc:	b510      	push	{r4, lr}
 8010ffe:	4b03      	ldr	r3, [pc, #12]	@ (801100c <putchar+0x10>)
 8011000:	0001      	movs	r1, r0
 8011002:	6818      	ldr	r0, [r3, #0]
 8011004:	6882      	ldr	r2, [r0, #8]
 8011006:	f002 f82b 	bl	8013060 <_putc_r>
 801100a:	bd10      	pop	{r4, pc}
 801100c:	20000128 	.word	0x20000128

08011010 <siprintf>:
 8011010:	b40e      	push	{r1, r2, r3}
 8011012:	b500      	push	{lr}
 8011014:	490b      	ldr	r1, [pc, #44]	@ (8011044 <siprintf+0x34>)
 8011016:	b09c      	sub	sp, #112	@ 0x70
 8011018:	ab1d      	add	r3, sp, #116	@ 0x74
 801101a:	9002      	str	r0, [sp, #8]
 801101c:	9006      	str	r0, [sp, #24]
 801101e:	9107      	str	r1, [sp, #28]
 8011020:	9104      	str	r1, [sp, #16]
 8011022:	4809      	ldr	r0, [pc, #36]	@ (8011048 <siprintf+0x38>)
 8011024:	4909      	ldr	r1, [pc, #36]	@ (801104c <siprintf+0x3c>)
 8011026:	cb04      	ldmia	r3!, {r2}
 8011028:	9105      	str	r1, [sp, #20]
 801102a:	6800      	ldr	r0, [r0, #0]
 801102c:	a902      	add	r1, sp, #8
 801102e:	9301      	str	r3, [sp, #4]
 8011030:	f001 fd12 	bl	8012a58 <_svfiprintf_r>
 8011034:	2200      	movs	r2, #0
 8011036:	9b02      	ldr	r3, [sp, #8]
 8011038:	701a      	strb	r2, [r3, #0]
 801103a:	b01c      	add	sp, #112	@ 0x70
 801103c:	bc08      	pop	{r3}
 801103e:	b003      	add	sp, #12
 8011040:	4718      	bx	r3
 8011042:	46c0      	nop			@ (mov r8, r8)
 8011044:	7fffffff 	.word	0x7fffffff
 8011048:	20000128 	.word	0x20000128
 801104c:	ffff0208 	.word	0xffff0208

08011050 <__sread>:
 8011050:	b570      	push	{r4, r5, r6, lr}
 8011052:	000c      	movs	r4, r1
 8011054:	250e      	movs	r5, #14
 8011056:	5f49      	ldrsh	r1, [r1, r5]
 8011058:	f000 f8ec 	bl	8011234 <_read_r>
 801105c:	2800      	cmp	r0, #0
 801105e:	db03      	blt.n	8011068 <__sread+0x18>
 8011060:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8011062:	181b      	adds	r3, r3, r0
 8011064:	6563      	str	r3, [r4, #84]	@ 0x54
 8011066:	bd70      	pop	{r4, r5, r6, pc}
 8011068:	89a3      	ldrh	r3, [r4, #12]
 801106a:	4a02      	ldr	r2, [pc, #8]	@ (8011074 <__sread+0x24>)
 801106c:	4013      	ands	r3, r2
 801106e:	81a3      	strh	r3, [r4, #12]
 8011070:	e7f9      	b.n	8011066 <__sread+0x16>
 8011072:	46c0      	nop			@ (mov r8, r8)
 8011074:	ffffefff 	.word	0xffffefff

08011078 <__swrite>:
 8011078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801107a:	001f      	movs	r7, r3
 801107c:	898b      	ldrh	r3, [r1, #12]
 801107e:	0005      	movs	r5, r0
 8011080:	000c      	movs	r4, r1
 8011082:	0016      	movs	r6, r2
 8011084:	05db      	lsls	r3, r3, #23
 8011086:	d505      	bpl.n	8011094 <__swrite+0x1c>
 8011088:	230e      	movs	r3, #14
 801108a:	5ec9      	ldrsh	r1, [r1, r3]
 801108c:	2200      	movs	r2, #0
 801108e:	2302      	movs	r3, #2
 8011090:	f000 f8bc 	bl	801120c <_lseek_r>
 8011094:	89a3      	ldrh	r3, [r4, #12]
 8011096:	4a05      	ldr	r2, [pc, #20]	@ (80110ac <__swrite+0x34>)
 8011098:	0028      	movs	r0, r5
 801109a:	4013      	ands	r3, r2
 801109c:	81a3      	strh	r3, [r4, #12]
 801109e:	0032      	movs	r2, r6
 80110a0:	230e      	movs	r3, #14
 80110a2:	5ee1      	ldrsh	r1, [r4, r3]
 80110a4:	003b      	movs	r3, r7
 80110a6:	f000 f8d9 	bl	801125c <_write_r>
 80110aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80110ac:	ffffefff 	.word	0xffffefff

080110b0 <__sseek>:
 80110b0:	b570      	push	{r4, r5, r6, lr}
 80110b2:	000c      	movs	r4, r1
 80110b4:	250e      	movs	r5, #14
 80110b6:	5f49      	ldrsh	r1, [r1, r5]
 80110b8:	f000 f8a8 	bl	801120c <_lseek_r>
 80110bc:	89a3      	ldrh	r3, [r4, #12]
 80110be:	1c42      	adds	r2, r0, #1
 80110c0:	d103      	bne.n	80110ca <__sseek+0x1a>
 80110c2:	4a05      	ldr	r2, [pc, #20]	@ (80110d8 <__sseek+0x28>)
 80110c4:	4013      	ands	r3, r2
 80110c6:	81a3      	strh	r3, [r4, #12]
 80110c8:	bd70      	pop	{r4, r5, r6, pc}
 80110ca:	2280      	movs	r2, #128	@ 0x80
 80110cc:	0152      	lsls	r2, r2, #5
 80110ce:	4313      	orrs	r3, r2
 80110d0:	81a3      	strh	r3, [r4, #12]
 80110d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80110d4:	e7f8      	b.n	80110c8 <__sseek+0x18>
 80110d6:	46c0      	nop			@ (mov r8, r8)
 80110d8:	ffffefff 	.word	0xffffefff

080110dc <__sclose>:
 80110dc:	b510      	push	{r4, lr}
 80110de:	230e      	movs	r3, #14
 80110e0:	5ec9      	ldrsh	r1, [r1, r3]
 80110e2:	f000 f881 	bl	80111e8 <_close_r>
 80110e6:	bd10      	pop	{r4, pc}

080110e8 <memset>:
 80110e8:	0003      	movs	r3, r0
 80110ea:	1882      	adds	r2, r0, r2
 80110ec:	4293      	cmp	r3, r2
 80110ee:	d100      	bne.n	80110f2 <memset+0xa>
 80110f0:	4770      	bx	lr
 80110f2:	7019      	strb	r1, [r3, #0]
 80110f4:	3301      	adds	r3, #1
 80110f6:	e7f9      	b.n	80110ec <memset+0x4>

080110f8 <strncpy>:
 80110f8:	0003      	movs	r3, r0
 80110fa:	b530      	push	{r4, r5, lr}
 80110fc:	001d      	movs	r5, r3
 80110fe:	2a00      	cmp	r2, #0
 8011100:	d006      	beq.n	8011110 <strncpy+0x18>
 8011102:	780c      	ldrb	r4, [r1, #0]
 8011104:	3a01      	subs	r2, #1
 8011106:	3301      	adds	r3, #1
 8011108:	702c      	strb	r4, [r5, #0]
 801110a:	3101      	adds	r1, #1
 801110c:	2c00      	cmp	r4, #0
 801110e:	d1f5      	bne.n	80110fc <strncpy+0x4>
 8011110:	2100      	movs	r1, #0
 8011112:	189a      	adds	r2, r3, r2
 8011114:	4293      	cmp	r3, r2
 8011116:	d100      	bne.n	801111a <strncpy+0x22>
 8011118:	bd30      	pop	{r4, r5, pc}
 801111a:	7019      	strb	r1, [r3, #0]
 801111c:	3301      	adds	r3, #1
 801111e:	e7f9      	b.n	8011114 <strncpy+0x1c>

08011120 <strtok>:
 8011120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011122:	4b16      	ldr	r3, [pc, #88]	@ (801117c <strtok+0x5c>)
 8011124:	0005      	movs	r5, r0
 8011126:	681f      	ldr	r7, [r3, #0]
 8011128:	000e      	movs	r6, r1
 801112a:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 801112c:	2c00      	cmp	r4, #0
 801112e:	d11d      	bne.n	801116c <strtok+0x4c>
 8011130:	2050      	movs	r0, #80	@ 0x50
 8011132:	f000 ffd1 	bl	80120d8 <malloc>
 8011136:	1e02      	subs	r2, r0, #0
 8011138:	6478      	str	r0, [r7, #68]	@ 0x44
 801113a:	d104      	bne.n	8011146 <strtok+0x26>
 801113c:	215b      	movs	r1, #91	@ 0x5b
 801113e:	4b10      	ldr	r3, [pc, #64]	@ (8011180 <strtok+0x60>)
 8011140:	4810      	ldr	r0, [pc, #64]	@ (8011184 <strtok+0x64>)
 8011142:	f000 f8df 	bl	8011304 <__assert_func>
 8011146:	6004      	str	r4, [r0, #0]
 8011148:	6044      	str	r4, [r0, #4]
 801114a:	6084      	str	r4, [r0, #8]
 801114c:	60c4      	str	r4, [r0, #12]
 801114e:	6104      	str	r4, [r0, #16]
 8011150:	6144      	str	r4, [r0, #20]
 8011152:	6184      	str	r4, [r0, #24]
 8011154:	6284      	str	r4, [r0, #40]	@ 0x28
 8011156:	62c4      	str	r4, [r0, #44]	@ 0x2c
 8011158:	6304      	str	r4, [r0, #48]	@ 0x30
 801115a:	6344      	str	r4, [r0, #52]	@ 0x34
 801115c:	6384      	str	r4, [r0, #56]	@ 0x38
 801115e:	63c4      	str	r4, [r0, #60]	@ 0x3c
 8011160:	6404      	str	r4, [r0, #64]	@ 0x40
 8011162:	6444      	str	r4, [r0, #68]	@ 0x44
 8011164:	6484      	str	r4, [r0, #72]	@ 0x48
 8011166:	64c4      	str	r4, [r0, #76]	@ 0x4c
 8011168:	7704      	strb	r4, [r0, #28]
 801116a:	6244      	str	r4, [r0, #36]	@ 0x24
 801116c:	0031      	movs	r1, r6
 801116e:	0028      	movs	r0, r5
 8011170:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011172:	2301      	movs	r3, #1
 8011174:	f000 f808 	bl	8011188 <__strtok_r>
 8011178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801117a:	46c0      	nop			@ (mov r8, r8)
 801117c:	20000128 	.word	0x20000128
 8011180:	08013af0 	.word	0x08013af0
 8011184:	08013b07 	.word	0x08013b07

08011188 <__strtok_r>:
 8011188:	b5f0      	push	{r4, r5, r6, r7, lr}
 801118a:	1e04      	subs	r4, r0, #0
 801118c:	d102      	bne.n	8011194 <__strtok_r+0xc>
 801118e:	6814      	ldr	r4, [r2, #0]
 8011190:	2c00      	cmp	r4, #0
 8011192:	d009      	beq.n	80111a8 <__strtok_r+0x20>
 8011194:	0020      	movs	r0, r4
 8011196:	000e      	movs	r6, r1
 8011198:	7805      	ldrb	r5, [r0, #0]
 801119a:	3401      	adds	r4, #1
 801119c:	7837      	ldrb	r7, [r6, #0]
 801119e:	2f00      	cmp	r7, #0
 80111a0:	d104      	bne.n	80111ac <__strtok_r+0x24>
 80111a2:	2d00      	cmp	r5, #0
 80111a4:	d10d      	bne.n	80111c2 <__strtok_r+0x3a>
 80111a6:	6015      	str	r5, [r2, #0]
 80111a8:	2000      	movs	r0, #0
 80111aa:	e006      	b.n	80111ba <__strtok_r+0x32>
 80111ac:	3601      	adds	r6, #1
 80111ae:	42bd      	cmp	r5, r7
 80111b0:	d1f4      	bne.n	801119c <__strtok_r+0x14>
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d1ee      	bne.n	8011194 <__strtok_r+0xc>
 80111b6:	6014      	str	r4, [r2, #0]
 80111b8:	7003      	strb	r3, [r0, #0]
 80111ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80111bc:	3301      	adds	r3, #1
 80111be:	2d00      	cmp	r5, #0
 80111c0:	d102      	bne.n	80111c8 <__strtok_r+0x40>
 80111c2:	000b      	movs	r3, r1
 80111c4:	7826      	ldrb	r6, [r4, #0]
 80111c6:	3401      	adds	r4, #1
 80111c8:	781d      	ldrb	r5, [r3, #0]
 80111ca:	42ae      	cmp	r6, r5
 80111cc:	d1f6      	bne.n	80111bc <__strtok_r+0x34>
 80111ce:	2300      	movs	r3, #0
 80111d0:	001d      	movs	r5, r3
 80111d2:	429e      	cmp	r6, r3
 80111d4:	d002      	beq.n	80111dc <__strtok_r+0x54>
 80111d6:	0023      	movs	r3, r4
 80111d8:	1e61      	subs	r1, r4, #1
 80111da:	700d      	strb	r5, [r1, #0]
 80111dc:	6013      	str	r3, [r2, #0]
 80111de:	e7ec      	b.n	80111ba <__strtok_r+0x32>

080111e0 <_localeconv_r>:
 80111e0:	4800      	ldr	r0, [pc, #0]	@ (80111e4 <_localeconv_r+0x4>)
 80111e2:	4770      	bx	lr
 80111e4:	20000268 	.word	0x20000268

080111e8 <_close_r>:
 80111e8:	2300      	movs	r3, #0
 80111ea:	b570      	push	{r4, r5, r6, lr}
 80111ec:	4d06      	ldr	r5, [pc, #24]	@ (8011208 <_close_r+0x20>)
 80111ee:	0004      	movs	r4, r0
 80111f0:	0008      	movs	r0, r1
 80111f2:	602b      	str	r3, [r5, #0]
 80111f4:	f7f3 fa18 	bl	8004628 <_close>
 80111f8:	1c43      	adds	r3, r0, #1
 80111fa:	d103      	bne.n	8011204 <_close_r+0x1c>
 80111fc:	682b      	ldr	r3, [r5, #0]
 80111fe:	2b00      	cmp	r3, #0
 8011200:	d000      	beq.n	8011204 <_close_r+0x1c>
 8011202:	6023      	str	r3, [r4, #0]
 8011204:	bd70      	pop	{r4, r5, r6, pc}
 8011206:	46c0      	nop			@ (mov r8, r8)
 8011208:	20002294 	.word	0x20002294

0801120c <_lseek_r>:
 801120c:	b570      	push	{r4, r5, r6, lr}
 801120e:	0004      	movs	r4, r0
 8011210:	0008      	movs	r0, r1
 8011212:	0011      	movs	r1, r2
 8011214:	001a      	movs	r2, r3
 8011216:	2300      	movs	r3, #0
 8011218:	4d05      	ldr	r5, [pc, #20]	@ (8011230 <_lseek_r+0x24>)
 801121a:	602b      	str	r3, [r5, #0]
 801121c:	f7f3 fa25 	bl	800466a <_lseek>
 8011220:	1c43      	adds	r3, r0, #1
 8011222:	d103      	bne.n	801122c <_lseek_r+0x20>
 8011224:	682b      	ldr	r3, [r5, #0]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d000      	beq.n	801122c <_lseek_r+0x20>
 801122a:	6023      	str	r3, [r4, #0]
 801122c:	bd70      	pop	{r4, r5, r6, pc}
 801122e:	46c0      	nop			@ (mov r8, r8)
 8011230:	20002294 	.word	0x20002294

08011234 <_read_r>:
 8011234:	b570      	push	{r4, r5, r6, lr}
 8011236:	0004      	movs	r4, r0
 8011238:	0008      	movs	r0, r1
 801123a:	0011      	movs	r1, r2
 801123c:	001a      	movs	r2, r3
 801123e:	2300      	movs	r3, #0
 8011240:	4d05      	ldr	r5, [pc, #20]	@ (8011258 <_read_r+0x24>)
 8011242:	602b      	str	r3, [r5, #0]
 8011244:	f7f3 f9b7 	bl	80045b6 <_read>
 8011248:	1c43      	adds	r3, r0, #1
 801124a:	d103      	bne.n	8011254 <_read_r+0x20>
 801124c:	682b      	ldr	r3, [r5, #0]
 801124e:	2b00      	cmp	r3, #0
 8011250:	d000      	beq.n	8011254 <_read_r+0x20>
 8011252:	6023      	str	r3, [r4, #0]
 8011254:	bd70      	pop	{r4, r5, r6, pc}
 8011256:	46c0      	nop			@ (mov r8, r8)
 8011258:	20002294 	.word	0x20002294

0801125c <_write_r>:
 801125c:	b570      	push	{r4, r5, r6, lr}
 801125e:	0004      	movs	r4, r0
 8011260:	0008      	movs	r0, r1
 8011262:	0011      	movs	r1, r2
 8011264:	001a      	movs	r2, r3
 8011266:	2300      	movs	r3, #0
 8011268:	4d05      	ldr	r5, [pc, #20]	@ (8011280 <_write_r+0x24>)
 801126a:	602b      	str	r3, [r5, #0]
 801126c:	f7f3 f9c0 	bl	80045f0 <_write>
 8011270:	1c43      	adds	r3, r0, #1
 8011272:	d103      	bne.n	801127c <_write_r+0x20>
 8011274:	682b      	ldr	r3, [r5, #0]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d000      	beq.n	801127c <_write_r+0x20>
 801127a:	6023      	str	r3, [r4, #0]
 801127c:	bd70      	pop	{r4, r5, r6, pc}
 801127e:	46c0      	nop			@ (mov r8, r8)
 8011280:	20002294 	.word	0x20002294

08011284 <__errno>:
 8011284:	4b01      	ldr	r3, [pc, #4]	@ (801128c <__errno+0x8>)
 8011286:	6818      	ldr	r0, [r3, #0]
 8011288:	4770      	bx	lr
 801128a:	46c0      	nop			@ (mov r8, r8)
 801128c:	20000128 	.word	0x20000128

08011290 <__libc_init_array>:
 8011290:	b570      	push	{r4, r5, r6, lr}
 8011292:	2600      	movs	r6, #0
 8011294:	4c0c      	ldr	r4, [pc, #48]	@ (80112c8 <__libc_init_array+0x38>)
 8011296:	4d0d      	ldr	r5, [pc, #52]	@ (80112cc <__libc_init_array+0x3c>)
 8011298:	1b64      	subs	r4, r4, r5
 801129a:	10a4      	asrs	r4, r4, #2
 801129c:	42a6      	cmp	r6, r4
 801129e:	d109      	bne.n	80112b4 <__libc_init_array+0x24>
 80112a0:	2600      	movs	r6, #0
 80112a2:	f002 f945 	bl	8013530 <_init>
 80112a6:	4c0a      	ldr	r4, [pc, #40]	@ (80112d0 <__libc_init_array+0x40>)
 80112a8:	4d0a      	ldr	r5, [pc, #40]	@ (80112d4 <__libc_init_array+0x44>)
 80112aa:	1b64      	subs	r4, r4, r5
 80112ac:	10a4      	asrs	r4, r4, #2
 80112ae:	42a6      	cmp	r6, r4
 80112b0:	d105      	bne.n	80112be <__libc_init_array+0x2e>
 80112b2:	bd70      	pop	{r4, r5, r6, pc}
 80112b4:	00b3      	lsls	r3, r6, #2
 80112b6:	58eb      	ldr	r3, [r5, r3]
 80112b8:	4798      	blx	r3
 80112ba:	3601      	adds	r6, #1
 80112bc:	e7ee      	b.n	801129c <__libc_init_array+0xc>
 80112be:	00b3      	lsls	r3, r6, #2
 80112c0:	58eb      	ldr	r3, [r5, r3]
 80112c2:	4798      	blx	r3
 80112c4:	3601      	adds	r6, #1
 80112c6:	e7f2      	b.n	80112ae <__libc_init_array+0x1e>
 80112c8:	08013e8c 	.word	0x08013e8c
 80112cc:	08013e8c 	.word	0x08013e8c
 80112d0:	08013e90 	.word	0x08013e90
 80112d4:	08013e8c 	.word	0x08013e8c

080112d8 <__retarget_lock_init_recursive>:
 80112d8:	4770      	bx	lr

080112da <__retarget_lock_acquire_recursive>:
 80112da:	4770      	bx	lr

080112dc <__retarget_lock_release_recursive>:
 80112dc:	4770      	bx	lr

080112de <strcpy>:
 80112de:	0003      	movs	r3, r0
 80112e0:	780a      	ldrb	r2, [r1, #0]
 80112e2:	3101      	adds	r1, #1
 80112e4:	701a      	strb	r2, [r3, #0]
 80112e6:	3301      	adds	r3, #1
 80112e8:	2a00      	cmp	r2, #0
 80112ea:	d1f9      	bne.n	80112e0 <strcpy+0x2>
 80112ec:	4770      	bx	lr

080112ee <memchr>:
 80112ee:	b2c9      	uxtb	r1, r1
 80112f0:	1882      	adds	r2, r0, r2
 80112f2:	4290      	cmp	r0, r2
 80112f4:	d101      	bne.n	80112fa <memchr+0xc>
 80112f6:	2000      	movs	r0, #0
 80112f8:	4770      	bx	lr
 80112fa:	7803      	ldrb	r3, [r0, #0]
 80112fc:	428b      	cmp	r3, r1
 80112fe:	d0fb      	beq.n	80112f8 <memchr+0xa>
 8011300:	3001      	adds	r0, #1
 8011302:	e7f6      	b.n	80112f2 <memchr+0x4>

08011304 <__assert_func>:
 8011304:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8011306:	0014      	movs	r4, r2
 8011308:	001a      	movs	r2, r3
 801130a:	4b09      	ldr	r3, [pc, #36]	@ (8011330 <__assert_func+0x2c>)
 801130c:	0005      	movs	r5, r0
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	000e      	movs	r6, r1
 8011312:	68d8      	ldr	r0, [r3, #12]
 8011314:	4b07      	ldr	r3, [pc, #28]	@ (8011334 <__assert_func+0x30>)
 8011316:	2c00      	cmp	r4, #0
 8011318:	d101      	bne.n	801131e <__assert_func+0x1a>
 801131a:	4b07      	ldr	r3, [pc, #28]	@ (8011338 <__assert_func+0x34>)
 801131c:	001c      	movs	r4, r3
 801131e:	4907      	ldr	r1, [pc, #28]	@ (801133c <__assert_func+0x38>)
 8011320:	9301      	str	r3, [sp, #4]
 8011322:	9402      	str	r4, [sp, #8]
 8011324:	002b      	movs	r3, r5
 8011326:	9600      	str	r6, [sp, #0]
 8011328:	f001 fe8a 	bl	8013040 <fiprintf>
 801132c:	f001 ff9d 	bl	801326a <abort>
 8011330:	20000128 	.word	0x20000128
 8011334:	08013b61 	.word	0x08013b61
 8011338:	08013b9c 	.word	0x08013b9c
 801133c:	08013b6e 	.word	0x08013b6e

08011340 <quorem>:
 8011340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011342:	6902      	ldr	r2, [r0, #16]
 8011344:	690f      	ldr	r7, [r1, #16]
 8011346:	b087      	sub	sp, #28
 8011348:	0006      	movs	r6, r0
 801134a:	000b      	movs	r3, r1
 801134c:	2000      	movs	r0, #0
 801134e:	9102      	str	r1, [sp, #8]
 8011350:	42ba      	cmp	r2, r7
 8011352:	db6d      	blt.n	8011430 <quorem+0xf0>
 8011354:	3f01      	subs	r7, #1
 8011356:	00bc      	lsls	r4, r7, #2
 8011358:	3314      	adds	r3, #20
 801135a:	9305      	str	r3, [sp, #20]
 801135c:	191b      	adds	r3, r3, r4
 801135e:	9303      	str	r3, [sp, #12]
 8011360:	0033      	movs	r3, r6
 8011362:	3314      	adds	r3, #20
 8011364:	191c      	adds	r4, r3, r4
 8011366:	9301      	str	r3, [sp, #4]
 8011368:	6823      	ldr	r3, [r4, #0]
 801136a:	9304      	str	r3, [sp, #16]
 801136c:	9b03      	ldr	r3, [sp, #12]
 801136e:	9804      	ldr	r0, [sp, #16]
 8011370:	681d      	ldr	r5, [r3, #0]
 8011372:	3501      	adds	r5, #1
 8011374:	0029      	movs	r1, r5
 8011376:	f7ee feeb 	bl	8000150 <__udivsi3>
 801137a:	9b04      	ldr	r3, [sp, #16]
 801137c:	9000      	str	r0, [sp, #0]
 801137e:	42ab      	cmp	r3, r5
 8011380:	d32b      	bcc.n	80113da <quorem+0x9a>
 8011382:	9b05      	ldr	r3, [sp, #20]
 8011384:	9d01      	ldr	r5, [sp, #4]
 8011386:	469c      	mov	ip, r3
 8011388:	2300      	movs	r3, #0
 801138a:	9305      	str	r3, [sp, #20]
 801138c:	9304      	str	r3, [sp, #16]
 801138e:	4662      	mov	r2, ip
 8011390:	ca08      	ldmia	r2!, {r3}
 8011392:	6828      	ldr	r0, [r5, #0]
 8011394:	4694      	mov	ip, r2
 8011396:	9a00      	ldr	r2, [sp, #0]
 8011398:	b299      	uxth	r1, r3
 801139a:	4351      	muls	r1, r2
 801139c:	9a05      	ldr	r2, [sp, #20]
 801139e:	0c1b      	lsrs	r3, r3, #16
 80113a0:	1889      	adds	r1, r1, r2
 80113a2:	9a00      	ldr	r2, [sp, #0]
 80113a4:	4353      	muls	r3, r2
 80113a6:	0c0a      	lsrs	r2, r1, #16
 80113a8:	189b      	adds	r3, r3, r2
 80113aa:	0c1a      	lsrs	r2, r3, #16
 80113ac:	b289      	uxth	r1, r1
 80113ae:	9205      	str	r2, [sp, #20]
 80113b0:	b282      	uxth	r2, r0
 80113b2:	1a52      	subs	r2, r2, r1
 80113b4:	9904      	ldr	r1, [sp, #16]
 80113b6:	0c00      	lsrs	r0, r0, #16
 80113b8:	1852      	adds	r2, r2, r1
 80113ba:	b29b      	uxth	r3, r3
 80113bc:	1411      	asrs	r1, r2, #16
 80113be:	1ac3      	subs	r3, r0, r3
 80113c0:	185b      	adds	r3, r3, r1
 80113c2:	1419      	asrs	r1, r3, #16
 80113c4:	b292      	uxth	r2, r2
 80113c6:	041b      	lsls	r3, r3, #16
 80113c8:	431a      	orrs	r2, r3
 80113ca:	9b03      	ldr	r3, [sp, #12]
 80113cc:	9104      	str	r1, [sp, #16]
 80113ce:	c504      	stmia	r5!, {r2}
 80113d0:	4563      	cmp	r3, ip
 80113d2:	d2dc      	bcs.n	801138e <quorem+0x4e>
 80113d4:	6823      	ldr	r3, [r4, #0]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d030      	beq.n	801143c <quorem+0xfc>
 80113da:	0030      	movs	r0, r6
 80113dc:	9902      	ldr	r1, [sp, #8]
 80113de:	f001 f9c5 	bl	801276c <__mcmp>
 80113e2:	2800      	cmp	r0, #0
 80113e4:	db23      	blt.n	801142e <quorem+0xee>
 80113e6:	0034      	movs	r4, r6
 80113e8:	2500      	movs	r5, #0
 80113ea:	9902      	ldr	r1, [sp, #8]
 80113ec:	3414      	adds	r4, #20
 80113ee:	3114      	adds	r1, #20
 80113f0:	6823      	ldr	r3, [r4, #0]
 80113f2:	c901      	ldmia	r1!, {r0}
 80113f4:	9302      	str	r3, [sp, #8]
 80113f6:	466b      	mov	r3, sp
 80113f8:	891b      	ldrh	r3, [r3, #8]
 80113fa:	b282      	uxth	r2, r0
 80113fc:	1a9a      	subs	r2, r3, r2
 80113fe:	9b02      	ldr	r3, [sp, #8]
 8011400:	1952      	adds	r2, r2, r5
 8011402:	0c00      	lsrs	r0, r0, #16
 8011404:	0c1b      	lsrs	r3, r3, #16
 8011406:	1a1b      	subs	r3, r3, r0
 8011408:	1410      	asrs	r0, r2, #16
 801140a:	181b      	adds	r3, r3, r0
 801140c:	141d      	asrs	r5, r3, #16
 801140e:	b292      	uxth	r2, r2
 8011410:	041b      	lsls	r3, r3, #16
 8011412:	431a      	orrs	r2, r3
 8011414:	9b03      	ldr	r3, [sp, #12]
 8011416:	c404      	stmia	r4!, {r2}
 8011418:	428b      	cmp	r3, r1
 801141a:	d2e9      	bcs.n	80113f0 <quorem+0xb0>
 801141c:	9a01      	ldr	r2, [sp, #4]
 801141e:	00bb      	lsls	r3, r7, #2
 8011420:	18d3      	adds	r3, r2, r3
 8011422:	681a      	ldr	r2, [r3, #0]
 8011424:	2a00      	cmp	r2, #0
 8011426:	d013      	beq.n	8011450 <quorem+0x110>
 8011428:	9b00      	ldr	r3, [sp, #0]
 801142a:	3301      	adds	r3, #1
 801142c:	9300      	str	r3, [sp, #0]
 801142e:	9800      	ldr	r0, [sp, #0]
 8011430:	b007      	add	sp, #28
 8011432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011434:	6823      	ldr	r3, [r4, #0]
 8011436:	2b00      	cmp	r3, #0
 8011438:	d104      	bne.n	8011444 <quorem+0x104>
 801143a:	3f01      	subs	r7, #1
 801143c:	9b01      	ldr	r3, [sp, #4]
 801143e:	3c04      	subs	r4, #4
 8011440:	42a3      	cmp	r3, r4
 8011442:	d3f7      	bcc.n	8011434 <quorem+0xf4>
 8011444:	6137      	str	r7, [r6, #16]
 8011446:	e7c8      	b.n	80113da <quorem+0x9a>
 8011448:	681a      	ldr	r2, [r3, #0]
 801144a:	2a00      	cmp	r2, #0
 801144c:	d104      	bne.n	8011458 <quorem+0x118>
 801144e:	3f01      	subs	r7, #1
 8011450:	9a01      	ldr	r2, [sp, #4]
 8011452:	3b04      	subs	r3, #4
 8011454:	429a      	cmp	r2, r3
 8011456:	d3f7      	bcc.n	8011448 <quorem+0x108>
 8011458:	6137      	str	r7, [r6, #16]
 801145a:	e7e5      	b.n	8011428 <quorem+0xe8>

0801145c <_dtoa_r>:
 801145c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801145e:	0014      	movs	r4, r2
 8011460:	001d      	movs	r5, r3
 8011462:	69c6      	ldr	r6, [r0, #28]
 8011464:	b09d      	sub	sp, #116	@ 0x74
 8011466:	940a      	str	r4, [sp, #40]	@ 0x28
 8011468:	950b      	str	r5, [sp, #44]	@ 0x2c
 801146a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 801146c:	9003      	str	r0, [sp, #12]
 801146e:	2e00      	cmp	r6, #0
 8011470:	d10f      	bne.n	8011492 <_dtoa_r+0x36>
 8011472:	2010      	movs	r0, #16
 8011474:	f000 fe30 	bl	80120d8 <malloc>
 8011478:	9b03      	ldr	r3, [sp, #12]
 801147a:	1e02      	subs	r2, r0, #0
 801147c:	61d8      	str	r0, [r3, #28]
 801147e:	d104      	bne.n	801148a <_dtoa_r+0x2e>
 8011480:	21ef      	movs	r1, #239	@ 0xef
 8011482:	4bc7      	ldr	r3, [pc, #796]	@ (80117a0 <_dtoa_r+0x344>)
 8011484:	48c7      	ldr	r0, [pc, #796]	@ (80117a4 <_dtoa_r+0x348>)
 8011486:	f7ff ff3d 	bl	8011304 <__assert_func>
 801148a:	6046      	str	r6, [r0, #4]
 801148c:	6086      	str	r6, [r0, #8]
 801148e:	6006      	str	r6, [r0, #0]
 8011490:	60c6      	str	r6, [r0, #12]
 8011492:	9b03      	ldr	r3, [sp, #12]
 8011494:	69db      	ldr	r3, [r3, #28]
 8011496:	6819      	ldr	r1, [r3, #0]
 8011498:	2900      	cmp	r1, #0
 801149a:	d00b      	beq.n	80114b4 <_dtoa_r+0x58>
 801149c:	685a      	ldr	r2, [r3, #4]
 801149e:	2301      	movs	r3, #1
 80114a0:	4093      	lsls	r3, r2
 80114a2:	604a      	str	r2, [r1, #4]
 80114a4:	608b      	str	r3, [r1, #8]
 80114a6:	9803      	ldr	r0, [sp, #12]
 80114a8:	f000 ff16 	bl	80122d8 <_Bfree>
 80114ac:	2200      	movs	r2, #0
 80114ae:	9b03      	ldr	r3, [sp, #12]
 80114b0:	69db      	ldr	r3, [r3, #28]
 80114b2:	601a      	str	r2, [r3, #0]
 80114b4:	2d00      	cmp	r5, #0
 80114b6:	da1e      	bge.n	80114f6 <_dtoa_r+0x9a>
 80114b8:	2301      	movs	r3, #1
 80114ba:	603b      	str	r3, [r7, #0]
 80114bc:	006b      	lsls	r3, r5, #1
 80114be:	085b      	lsrs	r3, r3, #1
 80114c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80114c2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80114c4:	4bb8      	ldr	r3, [pc, #736]	@ (80117a8 <_dtoa_r+0x34c>)
 80114c6:	4ab8      	ldr	r2, [pc, #736]	@ (80117a8 <_dtoa_r+0x34c>)
 80114c8:	403b      	ands	r3, r7
 80114ca:	4293      	cmp	r3, r2
 80114cc:	d116      	bne.n	80114fc <_dtoa_r+0xa0>
 80114ce:	4bb7      	ldr	r3, [pc, #732]	@ (80117ac <_dtoa_r+0x350>)
 80114d0:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80114d2:	6013      	str	r3, [r2, #0]
 80114d4:	033b      	lsls	r3, r7, #12
 80114d6:	0b1b      	lsrs	r3, r3, #12
 80114d8:	4323      	orrs	r3, r4
 80114da:	d101      	bne.n	80114e0 <_dtoa_r+0x84>
 80114dc:	f000 fd83 	bl	8011fe6 <_dtoa_r+0xb8a>
 80114e0:	4bb3      	ldr	r3, [pc, #716]	@ (80117b0 <_dtoa_r+0x354>)
 80114e2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80114e4:	9308      	str	r3, [sp, #32]
 80114e6:	2a00      	cmp	r2, #0
 80114e8:	d002      	beq.n	80114f0 <_dtoa_r+0x94>
 80114ea:	4bb2      	ldr	r3, [pc, #712]	@ (80117b4 <_dtoa_r+0x358>)
 80114ec:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80114ee:	6013      	str	r3, [r2, #0]
 80114f0:	9808      	ldr	r0, [sp, #32]
 80114f2:	b01d      	add	sp, #116	@ 0x74
 80114f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80114f6:	2300      	movs	r3, #0
 80114f8:	603b      	str	r3, [r7, #0]
 80114fa:	e7e2      	b.n	80114c2 <_dtoa_r+0x66>
 80114fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80114fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011500:	9212      	str	r2, [sp, #72]	@ 0x48
 8011502:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011504:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8011506:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8011508:	2200      	movs	r2, #0
 801150a:	2300      	movs	r3, #0
 801150c:	f7ee ffa6 	bl	800045c <__aeabi_dcmpeq>
 8011510:	1e06      	subs	r6, r0, #0
 8011512:	d00b      	beq.n	801152c <_dtoa_r+0xd0>
 8011514:	2301      	movs	r3, #1
 8011516:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8011518:	6013      	str	r3, [r2, #0]
 801151a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801151c:	2b00      	cmp	r3, #0
 801151e:	d002      	beq.n	8011526 <_dtoa_r+0xca>
 8011520:	4ba5      	ldr	r3, [pc, #660]	@ (80117b8 <_dtoa_r+0x35c>)
 8011522:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8011524:	6013      	str	r3, [r2, #0]
 8011526:	4ba5      	ldr	r3, [pc, #660]	@ (80117bc <_dtoa_r+0x360>)
 8011528:	9308      	str	r3, [sp, #32]
 801152a:	e7e1      	b.n	80114f0 <_dtoa_r+0x94>
 801152c:	ab1a      	add	r3, sp, #104	@ 0x68
 801152e:	9301      	str	r3, [sp, #4]
 8011530:	ab1b      	add	r3, sp, #108	@ 0x6c
 8011532:	9300      	str	r3, [sp, #0]
 8011534:	9803      	ldr	r0, [sp, #12]
 8011536:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011538:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801153a:	f001 f9cd 	bl	80128d8 <__d2b>
 801153e:	007a      	lsls	r2, r7, #1
 8011540:	9005      	str	r0, [sp, #20]
 8011542:	0d52      	lsrs	r2, r2, #21
 8011544:	d100      	bne.n	8011548 <_dtoa_r+0xec>
 8011546:	e07b      	b.n	8011640 <_dtoa_r+0x1e4>
 8011548:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801154a:	9618      	str	r6, [sp, #96]	@ 0x60
 801154c:	0319      	lsls	r1, r3, #12
 801154e:	4b9c      	ldr	r3, [pc, #624]	@ (80117c0 <_dtoa_r+0x364>)
 8011550:	0b09      	lsrs	r1, r1, #12
 8011552:	430b      	orrs	r3, r1
 8011554:	499b      	ldr	r1, [pc, #620]	@ (80117c4 <_dtoa_r+0x368>)
 8011556:	1857      	adds	r7, r2, r1
 8011558:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801155a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801155c:	0019      	movs	r1, r3
 801155e:	2200      	movs	r2, #0
 8011560:	4b99      	ldr	r3, [pc, #612]	@ (80117c8 <_dtoa_r+0x36c>)
 8011562:	f7f0 ff49 	bl	80023f8 <__aeabi_dsub>
 8011566:	4a99      	ldr	r2, [pc, #612]	@ (80117cc <_dtoa_r+0x370>)
 8011568:	4b99      	ldr	r3, [pc, #612]	@ (80117d0 <_dtoa_r+0x374>)
 801156a:	f7f0 fc7d 	bl	8001e68 <__aeabi_dmul>
 801156e:	4a99      	ldr	r2, [pc, #612]	@ (80117d4 <_dtoa_r+0x378>)
 8011570:	4b99      	ldr	r3, [pc, #612]	@ (80117d8 <_dtoa_r+0x37c>)
 8011572:	f7ef fcd1 	bl	8000f18 <__aeabi_dadd>
 8011576:	0004      	movs	r4, r0
 8011578:	0038      	movs	r0, r7
 801157a:	000d      	movs	r5, r1
 801157c:	f7f1 fb36 	bl	8002bec <__aeabi_i2d>
 8011580:	4a96      	ldr	r2, [pc, #600]	@ (80117dc <_dtoa_r+0x380>)
 8011582:	4b97      	ldr	r3, [pc, #604]	@ (80117e0 <_dtoa_r+0x384>)
 8011584:	f7f0 fc70 	bl	8001e68 <__aeabi_dmul>
 8011588:	0002      	movs	r2, r0
 801158a:	000b      	movs	r3, r1
 801158c:	0020      	movs	r0, r4
 801158e:	0029      	movs	r1, r5
 8011590:	f7ef fcc2 	bl	8000f18 <__aeabi_dadd>
 8011594:	0004      	movs	r4, r0
 8011596:	000d      	movs	r5, r1
 8011598:	f7f1 faec 	bl	8002b74 <__aeabi_d2iz>
 801159c:	2200      	movs	r2, #0
 801159e:	9004      	str	r0, [sp, #16]
 80115a0:	2300      	movs	r3, #0
 80115a2:	0020      	movs	r0, r4
 80115a4:	0029      	movs	r1, r5
 80115a6:	f7ee ff5f 	bl	8000468 <__aeabi_dcmplt>
 80115aa:	2800      	cmp	r0, #0
 80115ac:	d00b      	beq.n	80115c6 <_dtoa_r+0x16a>
 80115ae:	9804      	ldr	r0, [sp, #16]
 80115b0:	f7f1 fb1c 	bl	8002bec <__aeabi_i2d>
 80115b4:	002b      	movs	r3, r5
 80115b6:	0022      	movs	r2, r4
 80115b8:	f7ee ff50 	bl	800045c <__aeabi_dcmpeq>
 80115bc:	4243      	negs	r3, r0
 80115be:	4158      	adcs	r0, r3
 80115c0:	9b04      	ldr	r3, [sp, #16]
 80115c2:	1a1b      	subs	r3, r3, r0
 80115c4:	9304      	str	r3, [sp, #16]
 80115c6:	2301      	movs	r3, #1
 80115c8:	9315      	str	r3, [sp, #84]	@ 0x54
 80115ca:	9b04      	ldr	r3, [sp, #16]
 80115cc:	2b16      	cmp	r3, #22
 80115ce:	d810      	bhi.n	80115f2 <_dtoa_r+0x196>
 80115d0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80115d2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80115d4:	9a04      	ldr	r2, [sp, #16]
 80115d6:	4b83      	ldr	r3, [pc, #524]	@ (80117e4 <_dtoa_r+0x388>)
 80115d8:	00d2      	lsls	r2, r2, #3
 80115da:	189b      	adds	r3, r3, r2
 80115dc:	681a      	ldr	r2, [r3, #0]
 80115de:	685b      	ldr	r3, [r3, #4]
 80115e0:	f7ee ff42 	bl	8000468 <__aeabi_dcmplt>
 80115e4:	2800      	cmp	r0, #0
 80115e6:	d047      	beq.n	8011678 <_dtoa_r+0x21c>
 80115e8:	9b04      	ldr	r3, [sp, #16]
 80115ea:	3b01      	subs	r3, #1
 80115ec:	9304      	str	r3, [sp, #16]
 80115ee:	2300      	movs	r3, #0
 80115f0:	9315      	str	r3, [sp, #84]	@ 0x54
 80115f2:	2200      	movs	r2, #0
 80115f4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80115f6:	9206      	str	r2, [sp, #24]
 80115f8:	1bdb      	subs	r3, r3, r7
 80115fa:	1e5a      	subs	r2, r3, #1
 80115fc:	d53e      	bpl.n	801167c <_dtoa_r+0x220>
 80115fe:	2201      	movs	r2, #1
 8011600:	1ad3      	subs	r3, r2, r3
 8011602:	9306      	str	r3, [sp, #24]
 8011604:	2300      	movs	r3, #0
 8011606:	930d      	str	r3, [sp, #52]	@ 0x34
 8011608:	9b04      	ldr	r3, [sp, #16]
 801160a:	2b00      	cmp	r3, #0
 801160c:	db38      	blt.n	8011680 <_dtoa_r+0x224>
 801160e:	9a04      	ldr	r2, [sp, #16]
 8011610:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011612:	4694      	mov	ip, r2
 8011614:	4463      	add	r3, ip
 8011616:	930d      	str	r3, [sp, #52]	@ 0x34
 8011618:	2300      	movs	r3, #0
 801161a:	9214      	str	r2, [sp, #80]	@ 0x50
 801161c:	930f      	str	r3, [sp, #60]	@ 0x3c
 801161e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011620:	2401      	movs	r4, #1
 8011622:	2b09      	cmp	r3, #9
 8011624:	d867      	bhi.n	80116f6 <_dtoa_r+0x29a>
 8011626:	2b05      	cmp	r3, #5
 8011628:	dd02      	ble.n	8011630 <_dtoa_r+0x1d4>
 801162a:	2400      	movs	r4, #0
 801162c:	3b04      	subs	r3, #4
 801162e:	9322      	str	r3, [sp, #136]	@ 0x88
 8011630:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011632:	1e98      	subs	r0, r3, #2
 8011634:	2803      	cmp	r0, #3
 8011636:	d867      	bhi.n	8011708 <_dtoa_r+0x2ac>
 8011638:	f7ee fd76 	bl	8000128 <__gnu_thumb1_case_uqi>
 801163c:	5b383a2b 	.word	0x5b383a2b
 8011640:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8011642:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8011644:	18f6      	adds	r6, r6, r3
 8011646:	4b68      	ldr	r3, [pc, #416]	@ (80117e8 <_dtoa_r+0x38c>)
 8011648:	18f2      	adds	r2, r6, r3
 801164a:	2a20      	cmp	r2, #32
 801164c:	dd0f      	ble.n	801166e <_dtoa_r+0x212>
 801164e:	2340      	movs	r3, #64	@ 0x40
 8011650:	1a9b      	subs	r3, r3, r2
 8011652:	409f      	lsls	r7, r3
 8011654:	4b65      	ldr	r3, [pc, #404]	@ (80117ec <_dtoa_r+0x390>)
 8011656:	0038      	movs	r0, r7
 8011658:	18f3      	adds	r3, r6, r3
 801165a:	40dc      	lsrs	r4, r3
 801165c:	4320      	orrs	r0, r4
 801165e:	f7f1 faf3 	bl	8002c48 <__aeabi_ui2d>
 8011662:	2201      	movs	r2, #1
 8011664:	4b62      	ldr	r3, [pc, #392]	@ (80117f0 <_dtoa_r+0x394>)
 8011666:	1e77      	subs	r7, r6, #1
 8011668:	18cb      	adds	r3, r1, r3
 801166a:	9218      	str	r2, [sp, #96]	@ 0x60
 801166c:	e776      	b.n	801155c <_dtoa_r+0x100>
 801166e:	2320      	movs	r3, #32
 8011670:	0020      	movs	r0, r4
 8011672:	1a9b      	subs	r3, r3, r2
 8011674:	4098      	lsls	r0, r3
 8011676:	e7f2      	b.n	801165e <_dtoa_r+0x202>
 8011678:	9015      	str	r0, [sp, #84]	@ 0x54
 801167a:	e7ba      	b.n	80115f2 <_dtoa_r+0x196>
 801167c:	920d      	str	r2, [sp, #52]	@ 0x34
 801167e:	e7c3      	b.n	8011608 <_dtoa_r+0x1ac>
 8011680:	9b06      	ldr	r3, [sp, #24]
 8011682:	9a04      	ldr	r2, [sp, #16]
 8011684:	1a9b      	subs	r3, r3, r2
 8011686:	9306      	str	r3, [sp, #24]
 8011688:	4253      	negs	r3, r2
 801168a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801168c:	2300      	movs	r3, #0
 801168e:	9314      	str	r3, [sp, #80]	@ 0x50
 8011690:	e7c5      	b.n	801161e <_dtoa_r+0x1c2>
 8011692:	2300      	movs	r3, #0
 8011694:	9310      	str	r3, [sp, #64]	@ 0x40
 8011696:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011698:	930e      	str	r3, [sp, #56]	@ 0x38
 801169a:	9309      	str	r3, [sp, #36]	@ 0x24
 801169c:	2b00      	cmp	r3, #0
 801169e:	dc13      	bgt.n	80116c8 <_dtoa_r+0x26c>
 80116a0:	2301      	movs	r3, #1
 80116a2:	001a      	movs	r2, r3
 80116a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80116a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80116a8:	9223      	str	r2, [sp, #140]	@ 0x8c
 80116aa:	e00d      	b.n	80116c8 <_dtoa_r+0x26c>
 80116ac:	2301      	movs	r3, #1
 80116ae:	e7f1      	b.n	8011694 <_dtoa_r+0x238>
 80116b0:	2300      	movs	r3, #0
 80116b2:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80116b4:	9310      	str	r3, [sp, #64]	@ 0x40
 80116b6:	4694      	mov	ip, r2
 80116b8:	9b04      	ldr	r3, [sp, #16]
 80116ba:	4463      	add	r3, ip
 80116bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80116be:	3301      	adds	r3, #1
 80116c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	dc00      	bgt.n	80116c8 <_dtoa_r+0x26c>
 80116c6:	2301      	movs	r3, #1
 80116c8:	9a03      	ldr	r2, [sp, #12]
 80116ca:	2100      	movs	r1, #0
 80116cc:	69d0      	ldr	r0, [r2, #28]
 80116ce:	2204      	movs	r2, #4
 80116d0:	0015      	movs	r5, r2
 80116d2:	3514      	adds	r5, #20
 80116d4:	429d      	cmp	r5, r3
 80116d6:	d91b      	bls.n	8011710 <_dtoa_r+0x2b4>
 80116d8:	6041      	str	r1, [r0, #4]
 80116da:	9803      	ldr	r0, [sp, #12]
 80116dc:	f000 fdb8 	bl	8012250 <_Balloc>
 80116e0:	9008      	str	r0, [sp, #32]
 80116e2:	2800      	cmp	r0, #0
 80116e4:	d117      	bne.n	8011716 <_dtoa_r+0x2ba>
 80116e6:	21b0      	movs	r1, #176	@ 0xb0
 80116e8:	4b42      	ldr	r3, [pc, #264]	@ (80117f4 <_dtoa_r+0x398>)
 80116ea:	482e      	ldr	r0, [pc, #184]	@ (80117a4 <_dtoa_r+0x348>)
 80116ec:	9a08      	ldr	r2, [sp, #32]
 80116ee:	31ff      	adds	r1, #255	@ 0xff
 80116f0:	e6c9      	b.n	8011486 <_dtoa_r+0x2a>
 80116f2:	2301      	movs	r3, #1
 80116f4:	e7dd      	b.n	80116b2 <_dtoa_r+0x256>
 80116f6:	2300      	movs	r3, #0
 80116f8:	9410      	str	r4, [sp, #64]	@ 0x40
 80116fa:	9322      	str	r3, [sp, #136]	@ 0x88
 80116fc:	3b01      	subs	r3, #1
 80116fe:	930e      	str	r3, [sp, #56]	@ 0x38
 8011700:	9309      	str	r3, [sp, #36]	@ 0x24
 8011702:	2200      	movs	r2, #0
 8011704:	3313      	adds	r3, #19
 8011706:	e7cf      	b.n	80116a8 <_dtoa_r+0x24c>
 8011708:	2301      	movs	r3, #1
 801170a:	9310      	str	r3, [sp, #64]	@ 0x40
 801170c:	3b02      	subs	r3, #2
 801170e:	e7f6      	b.n	80116fe <_dtoa_r+0x2a2>
 8011710:	3101      	adds	r1, #1
 8011712:	0052      	lsls	r2, r2, #1
 8011714:	e7dc      	b.n	80116d0 <_dtoa_r+0x274>
 8011716:	9b03      	ldr	r3, [sp, #12]
 8011718:	9a08      	ldr	r2, [sp, #32]
 801171a:	69db      	ldr	r3, [r3, #28]
 801171c:	601a      	str	r2, [r3, #0]
 801171e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011720:	2b0e      	cmp	r3, #14
 8011722:	d900      	bls.n	8011726 <_dtoa_r+0x2ca>
 8011724:	e0d9      	b.n	80118da <_dtoa_r+0x47e>
 8011726:	2c00      	cmp	r4, #0
 8011728:	d100      	bne.n	801172c <_dtoa_r+0x2d0>
 801172a:	e0d6      	b.n	80118da <_dtoa_r+0x47e>
 801172c:	9b04      	ldr	r3, [sp, #16]
 801172e:	2b00      	cmp	r3, #0
 8011730:	dd64      	ble.n	80117fc <_dtoa_r+0x3a0>
 8011732:	210f      	movs	r1, #15
 8011734:	9a04      	ldr	r2, [sp, #16]
 8011736:	4b2b      	ldr	r3, [pc, #172]	@ (80117e4 <_dtoa_r+0x388>)
 8011738:	400a      	ands	r2, r1
 801173a:	00d2      	lsls	r2, r2, #3
 801173c:	189b      	adds	r3, r3, r2
 801173e:	681e      	ldr	r6, [r3, #0]
 8011740:	685f      	ldr	r7, [r3, #4]
 8011742:	9b04      	ldr	r3, [sp, #16]
 8011744:	2402      	movs	r4, #2
 8011746:	111d      	asrs	r5, r3, #4
 8011748:	05db      	lsls	r3, r3, #23
 801174a:	d50a      	bpl.n	8011762 <_dtoa_r+0x306>
 801174c:	4b2a      	ldr	r3, [pc, #168]	@ (80117f8 <_dtoa_r+0x39c>)
 801174e:	400d      	ands	r5, r1
 8011750:	6a1a      	ldr	r2, [r3, #32]
 8011752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011754:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8011756:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8011758:	f7ef ff42 	bl	80015e0 <__aeabi_ddiv>
 801175c:	900a      	str	r0, [sp, #40]	@ 0x28
 801175e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011760:	3401      	adds	r4, #1
 8011762:	4b25      	ldr	r3, [pc, #148]	@ (80117f8 <_dtoa_r+0x39c>)
 8011764:	930c      	str	r3, [sp, #48]	@ 0x30
 8011766:	2d00      	cmp	r5, #0
 8011768:	d108      	bne.n	801177c <_dtoa_r+0x320>
 801176a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801176c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801176e:	0032      	movs	r2, r6
 8011770:	003b      	movs	r3, r7
 8011772:	f7ef ff35 	bl	80015e0 <__aeabi_ddiv>
 8011776:	900a      	str	r0, [sp, #40]	@ 0x28
 8011778:	910b      	str	r1, [sp, #44]	@ 0x2c
 801177a:	e05a      	b.n	8011832 <_dtoa_r+0x3d6>
 801177c:	2301      	movs	r3, #1
 801177e:	421d      	tst	r5, r3
 8011780:	d009      	beq.n	8011796 <_dtoa_r+0x33a>
 8011782:	18e4      	adds	r4, r4, r3
 8011784:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011786:	0030      	movs	r0, r6
 8011788:	681a      	ldr	r2, [r3, #0]
 801178a:	685b      	ldr	r3, [r3, #4]
 801178c:	0039      	movs	r1, r7
 801178e:	f7f0 fb6b 	bl	8001e68 <__aeabi_dmul>
 8011792:	0006      	movs	r6, r0
 8011794:	000f      	movs	r7, r1
 8011796:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011798:	106d      	asrs	r5, r5, #1
 801179a:	3308      	adds	r3, #8
 801179c:	e7e2      	b.n	8011764 <_dtoa_r+0x308>
 801179e:	46c0      	nop			@ (mov r8, r8)
 80117a0:	08013af0 	.word	0x08013af0
 80117a4:	08013baa 	.word	0x08013baa
 80117a8:	7ff00000 	.word	0x7ff00000
 80117ac:	0000270f 	.word	0x0000270f
 80117b0:	08013ba6 	.word	0x08013ba6
 80117b4:	08013ba9 	.word	0x08013ba9
 80117b8:	08013acd 	.word	0x08013acd
 80117bc:	08013acc 	.word	0x08013acc
 80117c0:	3ff00000 	.word	0x3ff00000
 80117c4:	fffffc01 	.word	0xfffffc01
 80117c8:	3ff80000 	.word	0x3ff80000
 80117cc:	636f4361 	.word	0x636f4361
 80117d0:	3fd287a7 	.word	0x3fd287a7
 80117d4:	8b60c8b3 	.word	0x8b60c8b3
 80117d8:	3fc68a28 	.word	0x3fc68a28
 80117dc:	509f79fb 	.word	0x509f79fb
 80117e0:	3fd34413 	.word	0x3fd34413
 80117e4:	08013ca0 	.word	0x08013ca0
 80117e8:	00000432 	.word	0x00000432
 80117ec:	00000412 	.word	0x00000412
 80117f0:	fe100000 	.word	0xfe100000
 80117f4:	08013c02 	.word	0x08013c02
 80117f8:	08013c78 	.word	0x08013c78
 80117fc:	9b04      	ldr	r3, [sp, #16]
 80117fe:	2402      	movs	r4, #2
 8011800:	2b00      	cmp	r3, #0
 8011802:	d016      	beq.n	8011832 <_dtoa_r+0x3d6>
 8011804:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8011806:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8011808:	220f      	movs	r2, #15
 801180a:	425d      	negs	r5, r3
 801180c:	402a      	ands	r2, r5
 801180e:	4bd7      	ldr	r3, [pc, #860]	@ (8011b6c <_dtoa_r+0x710>)
 8011810:	00d2      	lsls	r2, r2, #3
 8011812:	189b      	adds	r3, r3, r2
 8011814:	681a      	ldr	r2, [r3, #0]
 8011816:	685b      	ldr	r3, [r3, #4]
 8011818:	f7f0 fb26 	bl	8001e68 <__aeabi_dmul>
 801181c:	2701      	movs	r7, #1
 801181e:	2300      	movs	r3, #0
 8011820:	900a      	str	r0, [sp, #40]	@ 0x28
 8011822:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011824:	4ed2      	ldr	r6, [pc, #840]	@ (8011b70 <_dtoa_r+0x714>)
 8011826:	112d      	asrs	r5, r5, #4
 8011828:	2d00      	cmp	r5, #0
 801182a:	d000      	beq.n	801182e <_dtoa_r+0x3d2>
 801182c:	e0ba      	b.n	80119a4 <_dtoa_r+0x548>
 801182e:	2b00      	cmp	r3, #0
 8011830:	d1a1      	bne.n	8011776 <_dtoa_r+0x31a>
 8011832:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8011834:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8011836:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011838:	2b00      	cmp	r3, #0
 801183a:	d100      	bne.n	801183e <_dtoa_r+0x3e2>
 801183c:	e0bd      	b.n	80119ba <_dtoa_r+0x55e>
 801183e:	2200      	movs	r2, #0
 8011840:	0030      	movs	r0, r6
 8011842:	0039      	movs	r1, r7
 8011844:	4bcb      	ldr	r3, [pc, #812]	@ (8011b74 <_dtoa_r+0x718>)
 8011846:	f7ee fe0f 	bl	8000468 <__aeabi_dcmplt>
 801184a:	2800      	cmp	r0, #0
 801184c:	d100      	bne.n	8011850 <_dtoa_r+0x3f4>
 801184e:	e0b4      	b.n	80119ba <_dtoa_r+0x55e>
 8011850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011852:	2b00      	cmp	r3, #0
 8011854:	d100      	bne.n	8011858 <_dtoa_r+0x3fc>
 8011856:	e0b0      	b.n	80119ba <_dtoa_r+0x55e>
 8011858:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801185a:	2b00      	cmp	r3, #0
 801185c:	dd39      	ble.n	80118d2 <_dtoa_r+0x476>
 801185e:	9b04      	ldr	r3, [sp, #16]
 8011860:	2200      	movs	r2, #0
 8011862:	3b01      	subs	r3, #1
 8011864:	930c      	str	r3, [sp, #48]	@ 0x30
 8011866:	0030      	movs	r0, r6
 8011868:	4bc3      	ldr	r3, [pc, #780]	@ (8011b78 <_dtoa_r+0x71c>)
 801186a:	0039      	movs	r1, r7
 801186c:	f7f0 fafc 	bl	8001e68 <__aeabi_dmul>
 8011870:	900a      	str	r0, [sp, #40]	@ 0x28
 8011872:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011874:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011876:	3401      	adds	r4, #1
 8011878:	0020      	movs	r0, r4
 801187a:	9311      	str	r3, [sp, #68]	@ 0x44
 801187c:	f7f1 f9b6 	bl	8002bec <__aeabi_i2d>
 8011880:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011882:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011884:	f7f0 faf0 	bl	8001e68 <__aeabi_dmul>
 8011888:	4bbc      	ldr	r3, [pc, #752]	@ (8011b7c <_dtoa_r+0x720>)
 801188a:	2200      	movs	r2, #0
 801188c:	f7ef fb44 	bl	8000f18 <__aeabi_dadd>
 8011890:	4bbb      	ldr	r3, [pc, #748]	@ (8011b80 <_dtoa_r+0x724>)
 8011892:	0006      	movs	r6, r0
 8011894:	18cf      	adds	r7, r1, r3
 8011896:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011898:	2b00      	cmp	r3, #0
 801189a:	d000      	beq.n	801189e <_dtoa_r+0x442>
 801189c:	e091      	b.n	80119c2 <_dtoa_r+0x566>
 801189e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80118a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80118a2:	2200      	movs	r2, #0
 80118a4:	4bb7      	ldr	r3, [pc, #732]	@ (8011b84 <_dtoa_r+0x728>)
 80118a6:	f7f0 fda7 	bl	80023f8 <__aeabi_dsub>
 80118aa:	0032      	movs	r2, r6
 80118ac:	003b      	movs	r3, r7
 80118ae:	0004      	movs	r4, r0
 80118b0:	000d      	movs	r5, r1
 80118b2:	f7ee fded 	bl	8000490 <__aeabi_dcmpgt>
 80118b6:	2800      	cmp	r0, #0
 80118b8:	d000      	beq.n	80118bc <_dtoa_r+0x460>
 80118ba:	e29d      	b.n	8011df8 <_dtoa_r+0x99c>
 80118bc:	2180      	movs	r1, #128	@ 0x80
 80118be:	0609      	lsls	r1, r1, #24
 80118c0:	187b      	adds	r3, r7, r1
 80118c2:	0032      	movs	r2, r6
 80118c4:	0020      	movs	r0, r4
 80118c6:	0029      	movs	r1, r5
 80118c8:	f7ee fdce 	bl	8000468 <__aeabi_dcmplt>
 80118cc:	2800      	cmp	r0, #0
 80118ce:	d000      	beq.n	80118d2 <_dtoa_r+0x476>
 80118d0:	e130      	b.n	8011b34 <_dtoa_r+0x6d8>
 80118d2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80118d4:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80118d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80118d8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80118da:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80118dc:	2b00      	cmp	r3, #0
 80118de:	da00      	bge.n	80118e2 <_dtoa_r+0x486>
 80118e0:	e177      	b.n	8011bd2 <_dtoa_r+0x776>
 80118e2:	9a04      	ldr	r2, [sp, #16]
 80118e4:	2a0e      	cmp	r2, #14
 80118e6:	dd00      	ble.n	80118ea <_dtoa_r+0x48e>
 80118e8:	e173      	b.n	8011bd2 <_dtoa_r+0x776>
 80118ea:	4ba0      	ldr	r3, [pc, #640]	@ (8011b6c <_dtoa_r+0x710>)
 80118ec:	00d2      	lsls	r2, r2, #3
 80118ee:	189b      	adds	r3, r3, r2
 80118f0:	685c      	ldr	r4, [r3, #4]
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	9306      	str	r3, [sp, #24]
 80118f6:	9407      	str	r4, [sp, #28]
 80118f8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	da03      	bge.n	8011906 <_dtoa_r+0x4aa>
 80118fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011900:	2b00      	cmp	r3, #0
 8011902:	dc00      	bgt.n	8011906 <_dtoa_r+0x4aa>
 8011904:	e106      	b.n	8011b14 <_dtoa_r+0x6b8>
 8011906:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8011908:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801190a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801190c:	9d08      	ldr	r5, [sp, #32]
 801190e:	3b01      	subs	r3, #1
 8011910:	195b      	adds	r3, r3, r5
 8011912:	930a      	str	r3, [sp, #40]	@ 0x28
 8011914:	9a06      	ldr	r2, [sp, #24]
 8011916:	9b07      	ldr	r3, [sp, #28]
 8011918:	0030      	movs	r0, r6
 801191a:	0039      	movs	r1, r7
 801191c:	f7ef fe60 	bl	80015e0 <__aeabi_ddiv>
 8011920:	f7f1 f928 	bl	8002b74 <__aeabi_d2iz>
 8011924:	9009      	str	r0, [sp, #36]	@ 0x24
 8011926:	f7f1 f961 	bl	8002bec <__aeabi_i2d>
 801192a:	9a06      	ldr	r2, [sp, #24]
 801192c:	9b07      	ldr	r3, [sp, #28]
 801192e:	f7f0 fa9b 	bl	8001e68 <__aeabi_dmul>
 8011932:	0002      	movs	r2, r0
 8011934:	000b      	movs	r3, r1
 8011936:	0030      	movs	r0, r6
 8011938:	0039      	movs	r1, r7
 801193a:	f7f0 fd5d 	bl	80023f8 <__aeabi_dsub>
 801193e:	002b      	movs	r3, r5
 8011940:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011942:	3501      	adds	r5, #1
 8011944:	3230      	adds	r2, #48	@ 0x30
 8011946:	701a      	strb	r2, [r3, #0]
 8011948:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801194a:	002c      	movs	r4, r5
 801194c:	429a      	cmp	r2, r3
 801194e:	d000      	beq.n	8011952 <_dtoa_r+0x4f6>
 8011950:	e131      	b.n	8011bb6 <_dtoa_r+0x75a>
 8011952:	0002      	movs	r2, r0
 8011954:	000b      	movs	r3, r1
 8011956:	f7ef fadf 	bl	8000f18 <__aeabi_dadd>
 801195a:	9a06      	ldr	r2, [sp, #24]
 801195c:	9b07      	ldr	r3, [sp, #28]
 801195e:	0006      	movs	r6, r0
 8011960:	000f      	movs	r7, r1
 8011962:	f7ee fd95 	bl	8000490 <__aeabi_dcmpgt>
 8011966:	2800      	cmp	r0, #0
 8011968:	d000      	beq.n	801196c <_dtoa_r+0x510>
 801196a:	e10f      	b.n	8011b8c <_dtoa_r+0x730>
 801196c:	9a06      	ldr	r2, [sp, #24]
 801196e:	9b07      	ldr	r3, [sp, #28]
 8011970:	0030      	movs	r0, r6
 8011972:	0039      	movs	r1, r7
 8011974:	f7ee fd72 	bl	800045c <__aeabi_dcmpeq>
 8011978:	2800      	cmp	r0, #0
 801197a:	d003      	beq.n	8011984 <_dtoa_r+0x528>
 801197c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801197e:	07dd      	lsls	r5, r3, #31
 8011980:	d500      	bpl.n	8011984 <_dtoa_r+0x528>
 8011982:	e103      	b.n	8011b8c <_dtoa_r+0x730>
 8011984:	9905      	ldr	r1, [sp, #20]
 8011986:	9803      	ldr	r0, [sp, #12]
 8011988:	f000 fca6 	bl	80122d8 <_Bfree>
 801198c:	2300      	movs	r3, #0
 801198e:	7023      	strb	r3, [r4, #0]
 8011990:	9b04      	ldr	r3, [sp, #16]
 8011992:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8011994:	3301      	adds	r3, #1
 8011996:	6013      	str	r3, [r2, #0]
 8011998:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801199a:	2b00      	cmp	r3, #0
 801199c:	d100      	bne.n	80119a0 <_dtoa_r+0x544>
 801199e:	e5a7      	b.n	80114f0 <_dtoa_r+0x94>
 80119a0:	601c      	str	r4, [r3, #0]
 80119a2:	e5a5      	b.n	80114f0 <_dtoa_r+0x94>
 80119a4:	423d      	tst	r5, r7
 80119a6:	d005      	beq.n	80119b4 <_dtoa_r+0x558>
 80119a8:	6832      	ldr	r2, [r6, #0]
 80119aa:	6873      	ldr	r3, [r6, #4]
 80119ac:	f7f0 fa5c 	bl	8001e68 <__aeabi_dmul>
 80119b0:	003b      	movs	r3, r7
 80119b2:	3401      	adds	r4, #1
 80119b4:	106d      	asrs	r5, r5, #1
 80119b6:	3608      	adds	r6, #8
 80119b8:	e736      	b.n	8011828 <_dtoa_r+0x3cc>
 80119ba:	9b04      	ldr	r3, [sp, #16]
 80119bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80119be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119c0:	e75a      	b.n	8011878 <_dtoa_r+0x41c>
 80119c2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80119c4:	4b69      	ldr	r3, [pc, #420]	@ (8011b6c <_dtoa_r+0x710>)
 80119c6:	3a01      	subs	r2, #1
 80119c8:	00d2      	lsls	r2, r2, #3
 80119ca:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80119cc:	189b      	adds	r3, r3, r2
 80119ce:	681a      	ldr	r2, [r3, #0]
 80119d0:	685b      	ldr	r3, [r3, #4]
 80119d2:	2900      	cmp	r1, #0
 80119d4:	d04c      	beq.n	8011a70 <_dtoa_r+0x614>
 80119d6:	2000      	movs	r0, #0
 80119d8:	496b      	ldr	r1, [pc, #428]	@ (8011b88 <_dtoa_r+0x72c>)
 80119da:	f7ef fe01 	bl	80015e0 <__aeabi_ddiv>
 80119de:	0032      	movs	r2, r6
 80119e0:	003b      	movs	r3, r7
 80119e2:	f7f0 fd09 	bl	80023f8 <__aeabi_dsub>
 80119e6:	9a08      	ldr	r2, [sp, #32]
 80119e8:	0006      	movs	r6, r0
 80119ea:	4694      	mov	ip, r2
 80119ec:	000f      	movs	r7, r1
 80119ee:	9b08      	ldr	r3, [sp, #32]
 80119f0:	9316      	str	r3, [sp, #88]	@ 0x58
 80119f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80119f4:	4463      	add	r3, ip
 80119f6:	9311      	str	r3, [sp, #68]	@ 0x44
 80119f8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80119fa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80119fc:	f7f1 f8ba 	bl	8002b74 <__aeabi_d2iz>
 8011a00:	0005      	movs	r5, r0
 8011a02:	f7f1 f8f3 	bl	8002bec <__aeabi_i2d>
 8011a06:	0002      	movs	r2, r0
 8011a08:	000b      	movs	r3, r1
 8011a0a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8011a0c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011a0e:	f7f0 fcf3 	bl	80023f8 <__aeabi_dsub>
 8011a12:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011a14:	3530      	adds	r5, #48	@ 0x30
 8011a16:	1c5c      	adds	r4, r3, #1
 8011a18:	701d      	strb	r5, [r3, #0]
 8011a1a:	0032      	movs	r2, r6
 8011a1c:	003b      	movs	r3, r7
 8011a1e:	900a      	str	r0, [sp, #40]	@ 0x28
 8011a20:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011a22:	f7ee fd21 	bl	8000468 <__aeabi_dcmplt>
 8011a26:	2800      	cmp	r0, #0
 8011a28:	d16a      	bne.n	8011b00 <_dtoa_r+0x6a4>
 8011a2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011a2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011a2e:	2000      	movs	r0, #0
 8011a30:	4950      	ldr	r1, [pc, #320]	@ (8011b74 <_dtoa_r+0x718>)
 8011a32:	f7f0 fce1 	bl	80023f8 <__aeabi_dsub>
 8011a36:	0032      	movs	r2, r6
 8011a38:	003b      	movs	r3, r7
 8011a3a:	f7ee fd15 	bl	8000468 <__aeabi_dcmplt>
 8011a3e:	2800      	cmp	r0, #0
 8011a40:	d000      	beq.n	8011a44 <_dtoa_r+0x5e8>
 8011a42:	e0a5      	b.n	8011b90 <_dtoa_r+0x734>
 8011a44:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011a46:	42a3      	cmp	r3, r4
 8011a48:	d100      	bne.n	8011a4c <_dtoa_r+0x5f0>
 8011a4a:	e742      	b.n	80118d2 <_dtoa_r+0x476>
 8011a4c:	2200      	movs	r2, #0
 8011a4e:	0030      	movs	r0, r6
 8011a50:	0039      	movs	r1, r7
 8011a52:	4b49      	ldr	r3, [pc, #292]	@ (8011b78 <_dtoa_r+0x71c>)
 8011a54:	f7f0 fa08 	bl	8001e68 <__aeabi_dmul>
 8011a58:	2200      	movs	r2, #0
 8011a5a:	0006      	movs	r6, r0
 8011a5c:	000f      	movs	r7, r1
 8011a5e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8011a60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011a62:	4b45      	ldr	r3, [pc, #276]	@ (8011b78 <_dtoa_r+0x71c>)
 8011a64:	f7f0 fa00 	bl	8001e68 <__aeabi_dmul>
 8011a68:	9416      	str	r4, [sp, #88]	@ 0x58
 8011a6a:	900a      	str	r0, [sp, #40]	@ 0x28
 8011a6c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011a6e:	e7c3      	b.n	80119f8 <_dtoa_r+0x59c>
 8011a70:	0030      	movs	r0, r6
 8011a72:	0039      	movs	r1, r7
 8011a74:	f7f0 f9f8 	bl	8001e68 <__aeabi_dmul>
 8011a78:	9d08      	ldr	r5, [sp, #32]
 8011a7a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011a7c:	002b      	movs	r3, r5
 8011a7e:	4694      	mov	ip, r2
 8011a80:	9016      	str	r0, [sp, #88]	@ 0x58
 8011a82:	9117      	str	r1, [sp, #92]	@ 0x5c
 8011a84:	4463      	add	r3, ip
 8011a86:	9319      	str	r3, [sp, #100]	@ 0x64
 8011a88:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8011a8a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011a8c:	f7f1 f872 	bl	8002b74 <__aeabi_d2iz>
 8011a90:	0004      	movs	r4, r0
 8011a92:	f7f1 f8ab 	bl	8002bec <__aeabi_i2d>
 8011a96:	000b      	movs	r3, r1
 8011a98:	0002      	movs	r2, r0
 8011a9a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8011a9c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011a9e:	f7f0 fcab 	bl	80023f8 <__aeabi_dsub>
 8011aa2:	3430      	adds	r4, #48	@ 0x30
 8011aa4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011aa6:	702c      	strb	r4, [r5, #0]
 8011aa8:	3501      	adds	r5, #1
 8011aaa:	0006      	movs	r6, r0
 8011aac:	000f      	movs	r7, r1
 8011aae:	42ab      	cmp	r3, r5
 8011ab0:	d129      	bne.n	8011b06 <_dtoa_r+0x6aa>
 8011ab2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8011ab4:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8011ab6:	9b08      	ldr	r3, [sp, #32]
 8011ab8:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8011aba:	469c      	mov	ip, r3
 8011abc:	2200      	movs	r2, #0
 8011abe:	4b32      	ldr	r3, [pc, #200]	@ (8011b88 <_dtoa_r+0x72c>)
 8011ac0:	4464      	add	r4, ip
 8011ac2:	f7ef fa29 	bl	8000f18 <__aeabi_dadd>
 8011ac6:	0002      	movs	r2, r0
 8011ac8:	000b      	movs	r3, r1
 8011aca:	0030      	movs	r0, r6
 8011acc:	0039      	movs	r1, r7
 8011ace:	f7ee fcdf 	bl	8000490 <__aeabi_dcmpgt>
 8011ad2:	2800      	cmp	r0, #0
 8011ad4:	d15c      	bne.n	8011b90 <_dtoa_r+0x734>
 8011ad6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8011ad8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011ada:	2000      	movs	r0, #0
 8011adc:	492a      	ldr	r1, [pc, #168]	@ (8011b88 <_dtoa_r+0x72c>)
 8011ade:	f7f0 fc8b 	bl	80023f8 <__aeabi_dsub>
 8011ae2:	0002      	movs	r2, r0
 8011ae4:	000b      	movs	r3, r1
 8011ae6:	0030      	movs	r0, r6
 8011ae8:	0039      	movs	r1, r7
 8011aea:	f7ee fcbd 	bl	8000468 <__aeabi_dcmplt>
 8011aee:	2800      	cmp	r0, #0
 8011af0:	d100      	bne.n	8011af4 <_dtoa_r+0x698>
 8011af2:	e6ee      	b.n	80118d2 <_dtoa_r+0x476>
 8011af4:	0023      	movs	r3, r4
 8011af6:	3c01      	subs	r4, #1
 8011af8:	7822      	ldrb	r2, [r4, #0]
 8011afa:	2a30      	cmp	r2, #48	@ 0x30
 8011afc:	d0fa      	beq.n	8011af4 <_dtoa_r+0x698>
 8011afe:	001c      	movs	r4, r3
 8011b00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011b02:	9304      	str	r3, [sp, #16]
 8011b04:	e73e      	b.n	8011984 <_dtoa_r+0x528>
 8011b06:	2200      	movs	r2, #0
 8011b08:	4b1b      	ldr	r3, [pc, #108]	@ (8011b78 <_dtoa_r+0x71c>)
 8011b0a:	f7f0 f9ad 	bl	8001e68 <__aeabi_dmul>
 8011b0e:	900a      	str	r0, [sp, #40]	@ 0x28
 8011b10:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011b12:	e7b9      	b.n	8011a88 <_dtoa_r+0x62c>
 8011b14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d10c      	bne.n	8011b34 <_dtoa_r+0x6d8>
 8011b1a:	9806      	ldr	r0, [sp, #24]
 8011b1c:	9907      	ldr	r1, [sp, #28]
 8011b1e:	2200      	movs	r2, #0
 8011b20:	4b18      	ldr	r3, [pc, #96]	@ (8011b84 <_dtoa_r+0x728>)
 8011b22:	f7f0 f9a1 	bl	8001e68 <__aeabi_dmul>
 8011b26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011b28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011b2a:	f7ee fcbb 	bl	80004a4 <__aeabi_dcmpge>
 8011b2e:	2800      	cmp	r0, #0
 8011b30:	d100      	bne.n	8011b34 <_dtoa_r+0x6d8>
 8011b32:	e164      	b.n	8011dfe <_dtoa_r+0x9a2>
 8011b34:	2600      	movs	r6, #0
 8011b36:	0037      	movs	r7, r6
 8011b38:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011b3a:	9c08      	ldr	r4, [sp, #32]
 8011b3c:	43db      	mvns	r3, r3
 8011b3e:	930c      	str	r3, [sp, #48]	@ 0x30
 8011b40:	2300      	movs	r3, #0
 8011b42:	9304      	str	r3, [sp, #16]
 8011b44:	0031      	movs	r1, r6
 8011b46:	9803      	ldr	r0, [sp, #12]
 8011b48:	f000 fbc6 	bl	80122d8 <_Bfree>
 8011b4c:	2f00      	cmp	r7, #0
 8011b4e:	d0d7      	beq.n	8011b00 <_dtoa_r+0x6a4>
 8011b50:	9b04      	ldr	r3, [sp, #16]
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d005      	beq.n	8011b62 <_dtoa_r+0x706>
 8011b56:	42bb      	cmp	r3, r7
 8011b58:	d003      	beq.n	8011b62 <_dtoa_r+0x706>
 8011b5a:	0019      	movs	r1, r3
 8011b5c:	9803      	ldr	r0, [sp, #12]
 8011b5e:	f000 fbbb 	bl	80122d8 <_Bfree>
 8011b62:	0039      	movs	r1, r7
 8011b64:	9803      	ldr	r0, [sp, #12]
 8011b66:	f000 fbb7 	bl	80122d8 <_Bfree>
 8011b6a:	e7c9      	b.n	8011b00 <_dtoa_r+0x6a4>
 8011b6c:	08013ca0 	.word	0x08013ca0
 8011b70:	08013c78 	.word	0x08013c78
 8011b74:	3ff00000 	.word	0x3ff00000
 8011b78:	40240000 	.word	0x40240000
 8011b7c:	401c0000 	.word	0x401c0000
 8011b80:	fcc00000 	.word	0xfcc00000
 8011b84:	40140000 	.word	0x40140000
 8011b88:	3fe00000 	.word	0x3fe00000
 8011b8c:	9b04      	ldr	r3, [sp, #16]
 8011b8e:	930c      	str	r3, [sp, #48]	@ 0x30
 8011b90:	0023      	movs	r3, r4
 8011b92:	001c      	movs	r4, r3
 8011b94:	3b01      	subs	r3, #1
 8011b96:	781a      	ldrb	r2, [r3, #0]
 8011b98:	2a39      	cmp	r2, #57	@ 0x39
 8011b9a:	d108      	bne.n	8011bae <_dtoa_r+0x752>
 8011b9c:	9a08      	ldr	r2, [sp, #32]
 8011b9e:	429a      	cmp	r2, r3
 8011ba0:	d1f7      	bne.n	8011b92 <_dtoa_r+0x736>
 8011ba2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011ba4:	9908      	ldr	r1, [sp, #32]
 8011ba6:	3201      	adds	r2, #1
 8011ba8:	920c      	str	r2, [sp, #48]	@ 0x30
 8011baa:	2230      	movs	r2, #48	@ 0x30
 8011bac:	700a      	strb	r2, [r1, #0]
 8011bae:	781a      	ldrb	r2, [r3, #0]
 8011bb0:	3201      	adds	r2, #1
 8011bb2:	701a      	strb	r2, [r3, #0]
 8011bb4:	e7a4      	b.n	8011b00 <_dtoa_r+0x6a4>
 8011bb6:	2200      	movs	r2, #0
 8011bb8:	4bc6      	ldr	r3, [pc, #792]	@ (8011ed4 <_dtoa_r+0xa78>)
 8011bba:	f7f0 f955 	bl	8001e68 <__aeabi_dmul>
 8011bbe:	2200      	movs	r2, #0
 8011bc0:	2300      	movs	r3, #0
 8011bc2:	0006      	movs	r6, r0
 8011bc4:	000f      	movs	r7, r1
 8011bc6:	f7ee fc49 	bl	800045c <__aeabi_dcmpeq>
 8011bca:	2800      	cmp	r0, #0
 8011bcc:	d100      	bne.n	8011bd0 <_dtoa_r+0x774>
 8011bce:	e6a1      	b.n	8011914 <_dtoa_r+0x4b8>
 8011bd0:	e6d8      	b.n	8011984 <_dtoa_r+0x528>
 8011bd2:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8011bd4:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8011bd6:	9c06      	ldr	r4, [sp, #24]
 8011bd8:	2f00      	cmp	r7, #0
 8011bda:	d014      	beq.n	8011c06 <_dtoa_r+0x7aa>
 8011bdc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8011bde:	2a01      	cmp	r2, #1
 8011be0:	dd00      	ble.n	8011be4 <_dtoa_r+0x788>
 8011be2:	e0c8      	b.n	8011d76 <_dtoa_r+0x91a>
 8011be4:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8011be6:	2a00      	cmp	r2, #0
 8011be8:	d100      	bne.n	8011bec <_dtoa_r+0x790>
 8011bea:	e0be      	b.n	8011d6a <_dtoa_r+0x90e>
 8011bec:	4aba      	ldr	r2, [pc, #744]	@ (8011ed8 <_dtoa_r+0xa7c>)
 8011bee:	189b      	adds	r3, r3, r2
 8011bf0:	9a06      	ldr	r2, [sp, #24]
 8011bf2:	2101      	movs	r1, #1
 8011bf4:	18d2      	adds	r2, r2, r3
 8011bf6:	9206      	str	r2, [sp, #24]
 8011bf8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011bfa:	9803      	ldr	r0, [sp, #12]
 8011bfc:	18d3      	adds	r3, r2, r3
 8011bfe:	930d      	str	r3, [sp, #52]	@ 0x34
 8011c00:	f000 fc22 	bl	8012448 <__i2b>
 8011c04:	0007      	movs	r7, r0
 8011c06:	2c00      	cmp	r4, #0
 8011c08:	d00e      	beq.n	8011c28 <_dtoa_r+0x7cc>
 8011c0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	dd0b      	ble.n	8011c28 <_dtoa_r+0x7cc>
 8011c10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011c12:	0023      	movs	r3, r4
 8011c14:	4294      	cmp	r4, r2
 8011c16:	dd00      	ble.n	8011c1a <_dtoa_r+0x7be>
 8011c18:	0013      	movs	r3, r2
 8011c1a:	9a06      	ldr	r2, [sp, #24]
 8011c1c:	1ae4      	subs	r4, r4, r3
 8011c1e:	1ad2      	subs	r2, r2, r3
 8011c20:	9206      	str	r2, [sp, #24]
 8011c22:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011c24:	1ad3      	subs	r3, r2, r3
 8011c26:	930d      	str	r3, [sp, #52]	@ 0x34
 8011c28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d01f      	beq.n	8011c6e <_dtoa_r+0x812>
 8011c2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d100      	bne.n	8011c36 <_dtoa_r+0x7da>
 8011c34:	e0b5      	b.n	8011da2 <_dtoa_r+0x946>
 8011c36:	2d00      	cmp	r5, #0
 8011c38:	d010      	beq.n	8011c5c <_dtoa_r+0x800>
 8011c3a:	0039      	movs	r1, r7
 8011c3c:	002a      	movs	r2, r5
 8011c3e:	9803      	ldr	r0, [sp, #12]
 8011c40:	f000 fccc 	bl	80125dc <__pow5mult>
 8011c44:	9a05      	ldr	r2, [sp, #20]
 8011c46:	0001      	movs	r1, r0
 8011c48:	0007      	movs	r7, r0
 8011c4a:	9803      	ldr	r0, [sp, #12]
 8011c4c:	f000 fc14 	bl	8012478 <__multiply>
 8011c50:	0006      	movs	r6, r0
 8011c52:	9905      	ldr	r1, [sp, #20]
 8011c54:	9803      	ldr	r0, [sp, #12]
 8011c56:	f000 fb3f 	bl	80122d8 <_Bfree>
 8011c5a:	9605      	str	r6, [sp, #20]
 8011c5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011c5e:	1b5a      	subs	r2, r3, r5
 8011c60:	42ab      	cmp	r3, r5
 8011c62:	d004      	beq.n	8011c6e <_dtoa_r+0x812>
 8011c64:	9905      	ldr	r1, [sp, #20]
 8011c66:	9803      	ldr	r0, [sp, #12]
 8011c68:	f000 fcb8 	bl	80125dc <__pow5mult>
 8011c6c:	9005      	str	r0, [sp, #20]
 8011c6e:	2101      	movs	r1, #1
 8011c70:	9803      	ldr	r0, [sp, #12]
 8011c72:	f000 fbe9 	bl	8012448 <__i2b>
 8011c76:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011c78:	0006      	movs	r6, r0
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d100      	bne.n	8011c80 <_dtoa_r+0x824>
 8011c7e:	e1bc      	b.n	8011ffa <_dtoa_r+0xb9e>
 8011c80:	001a      	movs	r2, r3
 8011c82:	0001      	movs	r1, r0
 8011c84:	9803      	ldr	r0, [sp, #12]
 8011c86:	f000 fca9 	bl	80125dc <__pow5mult>
 8011c8a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011c8c:	0006      	movs	r6, r0
 8011c8e:	2500      	movs	r5, #0
 8011c90:	2b01      	cmp	r3, #1
 8011c92:	dc16      	bgt.n	8011cc2 <_dtoa_r+0x866>
 8011c94:	2500      	movs	r5, #0
 8011c96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c98:	42ab      	cmp	r3, r5
 8011c9a:	d10e      	bne.n	8011cba <_dtoa_r+0x85e>
 8011c9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011c9e:	031b      	lsls	r3, r3, #12
 8011ca0:	42ab      	cmp	r3, r5
 8011ca2:	d10a      	bne.n	8011cba <_dtoa_r+0x85e>
 8011ca4:	4b8d      	ldr	r3, [pc, #564]	@ (8011edc <_dtoa_r+0xa80>)
 8011ca6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011ca8:	4213      	tst	r3, r2
 8011caa:	d006      	beq.n	8011cba <_dtoa_r+0x85e>
 8011cac:	9b06      	ldr	r3, [sp, #24]
 8011cae:	3501      	adds	r5, #1
 8011cb0:	3301      	adds	r3, #1
 8011cb2:	9306      	str	r3, [sp, #24]
 8011cb4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011cb6:	3301      	adds	r3, #1
 8011cb8:	930d      	str	r3, [sp, #52]	@ 0x34
 8011cba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011cbc:	2001      	movs	r0, #1
 8011cbe:	2b00      	cmp	r3, #0
 8011cc0:	d008      	beq.n	8011cd4 <_dtoa_r+0x878>
 8011cc2:	6933      	ldr	r3, [r6, #16]
 8011cc4:	3303      	adds	r3, #3
 8011cc6:	009b      	lsls	r3, r3, #2
 8011cc8:	18f3      	adds	r3, r6, r3
 8011cca:	6858      	ldr	r0, [r3, #4]
 8011ccc:	f000 fb6c 	bl	80123a8 <__hi0bits>
 8011cd0:	2320      	movs	r3, #32
 8011cd2:	1a18      	subs	r0, r3, r0
 8011cd4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011cd6:	1818      	adds	r0, r3, r0
 8011cd8:	0002      	movs	r2, r0
 8011cda:	231f      	movs	r3, #31
 8011cdc:	401a      	ands	r2, r3
 8011cde:	4218      	tst	r0, r3
 8011ce0:	d065      	beq.n	8011dae <_dtoa_r+0x952>
 8011ce2:	3301      	adds	r3, #1
 8011ce4:	1a9b      	subs	r3, r3, r2
 8011ce6:	2b04      	cmp	r3, #4
 8011ce8:	dd5d      	ble.n	8011da6 <_dtoa_r+0x94a>
 8011cea:	231c      	movs	r3, #28
 8011cec:	1a9b      	subs	r3, r3, r2
 8011cee:	9a06      	ldr	r2, [sp, #24]
 8011cf0:	18e4      	adds	r4, r4, r3
 8011cf2:	18d2      	adds	r2, r2, r3
 8011cf4:	9206      	str	r2, [sp, #24]
 8011cf6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011cf8:	18d3      	adds	r3, r2, r3
 8011cfa:	930d      	str	r3, [sp, #52]	@ 0x34
 8011cfc:	9b06      	ldr	r3, [sp, #24]
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	dd05      	ble.n	8011d0e <_dtoa_r+0x8b2>
 8011d02:	001a      	movs	r2, r3
 8011d04:	9905      	ldr	r1, [sp, #20]
 8011d06:	9803      	ldr	r0, [sp, #12]
 8011d08:	f000 fcc4 	bl	8012694 <__lshift>
 8011d0c:	9005      	str	r0, [sp, #20]
 8011d0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	dd05      	ble.n	8011d20 <_dtoa_r+0x8c4>
 8011d14:	0031      	movs	r1, r6
 8011d16:	001a      	movs	r2, r3
 8011d18:	9803      	ldr	r0, [sp, #12]
 8011d1a:	f000 fcbb 	bl	8012694 <__lshift>
 8011d1e:	0006      	movs	r6, r0
 8011d20:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d045      	beq.n	8011db2 <_dtoa_r+0x956>
 8011d26:	0031      	movs	r1, r6
 8011d28:	9805      	ldr	r0, [sp, #20]
 8011d2a:	f000 fd1f 	bl	801276c <__mcmp>
 8011d2e:	2800      	cmp	r0, #0
 8011d30:	da3f      	bge.n	8011db2 <_dtoa_r+0x956>
 8011d32:	9b04      	ldr	r3, [sp, #16]
 8011d34:	220a      	movs	r2, #10
 8011d36:	3b01      	subs	r3, #1
 8011d38:	930c      	str	r3, [sp, #48]	@ 0x30
 8011d3a:	9905      	ldr	r1, [sp, #20]
 8011d3c:	2300      	movs	r3, #0
 8011d3e:	9803      	ldr	r0, [sp, #12]
 8011d40:	f000 faee 	bl	8012320 <__multadd>
 8011d44:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011d46:	9005      	str	r0, [sp, #20]
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d100      	bne.n	8011d4e <_dtoa_r+0x8f2>
 8011d4c:	e15c      	b.n	8012008 <_dtoa_r+0xbac>
 8011d4e:	2300      	movs	r3, #0
 8011d50:	0039      	movs	r1, r7
 8011d52:	220a      	movs	r2, #10
 8011d54:	9803      	ldr	r0, [sp, #12]
 8011d56:	f000 fae3 	bl	8012320 <__multadd>
 8011d5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011d5c:	0007      	movs	r7, r0
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	dc55      	bgt.n	8011e0e <_dtoa_r+0x9b2>
 8011d62:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011d64:	2b02      	cmp	r3, #2
 8011d66:	dc2d      	bgt.n	8011dc4 <_dtoa_r+0x968>
 8011d68:	e051      	b.n	8011e0e <_dtoa_r+0x9b2>
 8011d6a:	2336      	movs	r3, #54	@ 0x36
 8011d6c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011d6e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8011d70:	9c06      	ldr	r4, [sp, #24]
 8011d72:	1a9b      	subs	r3, r3, r2
 8011d74:	e73c      	b.n	8011bf0 <_dtoa_r+0x794>
 8011d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d78:	1e5d      	subs	r5, r3, #1
 8011d7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d7c:	42ab      	cmp	r3, r5
 8011d7e:	db08      	blt.n	8011d92 <_dtoa_r+0x936>
 8011d80:	1b5d      	subs	r5, r3, r5
 8011d82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d84:	9c06      	ldr	r4, [sp, #24]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	db00      	blt.n	8011d8c <_dtoa_r+0x930>
 8011d8a:	e731      	b.n	8011bf0 <_dtoa_r+0x794>
 8011d8c:	1ae4      	subs	r4, r4, r3
 8011d8e:	2300      	movs	r3, #0
 8011d90:	e72e      	b.n	8011bf0 <_dtoa_r+0x794>
 8011d92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d94:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8011d96:	1aeb      	subs	r3, r5, r3
 8011d98:	18d3      	adds	r3, r2, r3
 8011d9a:	950f      	str	r5, [sp, #60]	@ 0x3c
 8011d9c:	9314      	str	r3, [sp, #80]	@ 0x50
 8011d9e:	2500      	movs	r5, #0
 8011da0:	e7ef      	b.n	8011d82 <_dtoa_r+0x926>
 8011da2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011da4:	e75e      	b.n	8011c64 <_dtoa_r+0x808>
 8011da6:	2b04      	cmp	r3, #4
 8011da8:	d0a8      	beq.n	8011cfc <_dtoa_r+0x8a0>
 8011daa:	331c      	adds	r3, #28
 8011dac:	e79f      	b.n	8011cee <_dtoa_r+0x892>
 8011dae:	0013      	movs	r3, r2
 8011db0:	e7fb      	b.n	8011daa <_dtoa_r+0x94e>
 8011db2:	9b04      	ldr	r3, [sp, #16]
 8011db4:	930c      	str	r3, [sp, #48]	@ 0x30
 8011db6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011db8:	930e      	str	r3, [sp, #56]	@ 0x38
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	dc23      	bgt.n	8011e06 <_dtoa_r+0x9aa>
 8011dbe:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011dc0:	2b02      	cmp	r3, #2
 8011dc2:	dd20      	ble.n	8011e06 <_dtoa_r+0x9aa>
 8011dc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d000      	beq.n	8011dcc <_dtoa_r+0x970>
 8011dca:	e6b5      	b.n	8011b38 <_dtoa_r+0x6dc>
 8011dcc:	0031      	movs	r1, r6
 8011dce:	2205      	movs	r2, #5
 8011dd0:	9803      	ldr	r0, [sp, #12]
 8011dd2:	f000 faa5 	bl	8012320 <__multadd>
 8011dd6:	0006      	movs	r6, r0
 8011dd8:	0001      	movs	r1, r0
 8011dda:	9805      	ldr	r0, [sp, #20]
 8011ddc:	f000 fcc6 	bl	801276c <__mcmp>
 8011de0:	2800      	cmp	r0, #0
 8011de2:	dc00      	bgt.n	8011de6 <_dtoa_r+0x98a>
 8011de4:	e6a8      	b.n	8011b38 <_dtoa_r+0x6dc>
 8011de6:	9b08      	ldr	r3, [sp, #32]
 8011de8:	9a08      	ldr	r2, [sp, #32]
 8011dea:	1c5c      	adds	r4, r3, #1
 8011dec:	2331      	movs	r3, #49	@ 0x31
 8011dee:	7013      	strb	r3, [r2, #0]
 8011df0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011df2:	3301      	adds	r3, #1
 8011df4:	930c      	str	r3, [sp, #48]	@ 0x30
 8011df6:	e6a3      	b.n	8011b40 <_dtoa_r+0x6e4>
 8011df8:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8011dfa:	0037      	movs	r7, r6
 8011dfc:	e7f3      	b.n	8011de6 <_dtoa_r+0x98a>
 8011dfe:	9b04      	ldr	r3, [sp, #16]
 8011e00:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8011e02:	930c      	str	r3, [sp, #48]	@ 0x30
 8011e04:	e7f9      	b.n	8011dfa <_dtoa_r+0x99e>
 8011e06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d100      	bne.n	8011e0e <_dtoa_r+0x9b2>
 8011e0c:	e100      	b.n	8012010 <_dtoa_r+0xbb4>
 8011e0e:	2c00      	cmp	r4, #0
 8011e10:	dd05      	ble.n	8011e1e <_dtoa_r+0x9c2>
 8011e12:	0039      	movs	r1, r7
 8011e14:	0022      	movs	r2, r4
 8011e16:	9803      	ldr	r0, [sp, #12]
 8011e18:	f000 fc3c 	bl	8012694 <__lshift>
 8011e1c:	0007      	movs	r7, r0
 8011e1e:	0038      	movs	r0, r7
 8011e20:	2d00      	cmp	r5, #0
 8011e22:	d018      	beq.n	8011e56 <_dtoa_r+0x9fa>
 8011e24:	6879      	ldr	r1, [r7, #4]
 8011e26:	9803      	ldr	r0, [sp, #12]
 8011e28:	f000 fa12 	bl	8012250 <_Balloc>
 8011e2c:	1e04      	subs	r4, r0, #0
 8011e2e:	d105      	bne.n	8011e3c <_dtoa_r+0x9e0>
 8011e30:	0022      	movs	r2, r4
 8011e32:	4b2b      	ldr	r3, [pc, #172]	@ (8011ee0 <_dtoa_r+0xa84>)
 8011e34:	482b      	ldr	r0, [pc, #172]	@ (8011ee4 <_dtoa_r+0xa88>)
 8011e36:	492c      	ldr	r1, [pc, #176]	@ (8011ee8 <_dtoa_r+0xa8c>)
 8011e38:	f7ff fb25 	bl	8011486 <_dtoa_r+0x2a>
 8011e3c:	0039      	movs	r1, r7
 8011e3e:	693a      	ldr	r2, [r7, #16]
 8011e40:	310c      	adds	r1, #12
 8011e42:	3202      	adds	r2, #2
 8011e44:	0092      	lsls	r2, r2, #2
 8011e46:	300c      	adds	r0, #12
 8011e48:	f001 fa06 	bl	8013258 <memcpy>
 8011e4c:	2201      	movs	r2, #1
 8011e4e:	0021      	movs	r1, r4
 8011e50:	9803      	ldr	r0, [sp, #12]
 8011e52:	f000 fc1f 	bl	8012694 <__lshift>
 8011e56:	9b08      	ldr	r3, [sp, #32]
 8011e58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011e5a:	9306      	str	r3, [sp, #24]
 8011e5c:	3b01      	subs	r3, #1
 8011e5e:	189b      	adds	r3, r3, r2
 8011e60:	2201      	movs	r2, #1
 8011e62:	9704      	str	r7, [sp, #16]
 8011e64:	0007      	movs	r7, r0
 8011e66:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011e68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e6a:	4013      	ands	r3, r2
 8011e6c:	930e      	str	r3, [sp, #56]	@ 0x38
 8011e6e:	0031      	movs	r1, r6
 8011e70:	9805      	ldr	r0, [sp, #20]
 8011e72:	f7ff fa65 	bl	8011340 <quorem>
 8011e76:	9904      	ldr	r1, [sp, #16]
 8011e78:	0005      	movs	r5, r0
 8011e7a:	900a      	str	r0, [sp, #40]	@ 0x28
 8011e7c:	9805      	ldr	r0, [sp, #20]
 8011e7e:	f000 fc75 	bl	801276c <__mcmp>
 8011e82:	003a      	movs	r2, r7
 8011e84:	900d      	str	r0, [sp, #52]	@ 0x34
 8011e86:	0031      	movs	r1, r6
 8011e88:	9803      	ldr	r0, [sp, #12]
 8011e8a:	f000 fc8b 	bl	80127a4 <__mdiff>
 8011e8e:	2201      	movs	r2, #1
 8011e90:	68c3      	ldr	r3, [r0, #12]
 8011e92:	0004      	movs	r4, r0
 8011e94:	3530      	adds	r5, #48	@ 0x30
 8011e96:	9209      	str	r2, [sp, #36]	@ 0x24
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d104      	bne.n	8011ea6 <_dtoa_r+0xa4a>
 8011e9c:	0001      	movs	r1, r0
 8011e9e:	9805      	ldr	r0, [sp, #20]
 8011ea0:	f000 fc64 	bl	801276c <__mcmp>
 8011ea4:	9009      	str	r0, [sp, #36]	@ 0x24
 8011ea6:	0021      	movs	r1, r4
 8011ea8:	9803      	ldr	r0, [sp, #12]
 8011eaa:	f000 fa15 	bl	80122d8 <_Bfree>
 8011eae:	9b06      	ldr	r3, [sp, #24]
 8011eb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011eb2:	1c5c      	adds	r4, r3, #1
 8011eb4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011eb6:	4313      	orrs	r3, r2
 8011eb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011eba:	4313      	orrs	r3, r2
 8011ebc:	d116      	bne.n	8011eec <_dtoa_r+0xa90>
 8011ebe:	2d39      	cmp	r5, #57	@ 0x39
 8011ec0:	d02f      	beq.n	8011f22 <_dtoa_r+0xac6>
 8011ec2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	dd01      	ble.n	8011ecc <_dtoa_r+0xa70>
 8011ec8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8011eca:	3531      	adds	r5, #49	@ 0x31
 8011ecc:	9b06      	ldr	r3, [sp, #24]
 8011ece:	701d      	strb	r5, [r3, #0]
 8011ed0:	e638      	b.n	8011b44 <_dtoa_r+0x6e8>
 8011ed2:	46c0      	nop			@ (mov r8, r8)
 8011ed4:	40240000 	.word	0x40240000
 8011ed8:	00000433 	.word	0x00000433
 8011edc:	7ff00000 	.word	0x7ff00000
 8011ee0:	08013c02 	.word	0x08013c02
 8011ee4:	08013baa 	.word	0x08013baa
 8011ee8:	000002ef 	.word	0x000002ef
 8011eec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	db04      	blt.n	8011efc <_dtoa_r+0xaa0>
 8011ef2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8011ef4:	4313      	orrs	r3, r2
 8011ef6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011ef8:	4313      	orrs	r3, r2
 8011efa:	d11e      	bne.n	8011f3a <_dtoa_r+0xade>
 8011efc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	dde4      	ble.n	8011ecc <_dtoa_r+0xa70>
 8011f02:	9905      	ldr	r1, [sp, #20]
 8011f04:	2201      	movs	r2, #1
 8011f06:	9803      	ldr	r0, [sp, #12]
 8011f08:	f000 fbc4 	bl	8012694 <__lshift>
 8011f0c:	0031      	movs	r1, r6
 8011f0e:	9005      	str	r0, [sp, #20]
 8011f10:	f000 fc2c 	bl	801276c <__mcmp>
 8011f14:	2800      	cmp	r0, #0
 8011f16:	dc02      	bgt.n	8011f1e <_dtoa_r+0xac2>
 8011f18:	d1d8      	bne.n	8011ecc <_dtoa_r+0xa70>
 8011f1a:	07eb      	lsls	r3, r5, #31
 8011f1c:	d5d6      	bpl.n	8011ecc <_dtoa_r+0xa70>
 8011f1e:	2d39      	cmp	r5, #57	@ 0x39
 8011f20:	d1d2      	bne.n	8011ec8 <_dtoa_r+0xa6c>
 8011f22:	2339      	movs	r3, #57	@ 0x39
 8011f24:	9a06      	ldr	r2, [sp, #24]
 8011f26:	7013      	strb	r3, [r2, #0]
 8011f28:	0023      	movs	r3, r4
 8011f2a:	001c      	movs	r4, r3
 8011f2c:	3b01      	subs	r3, #1
 8011f2e:	781a      	ldrb	r2, [r3, #0]
 8011f30:	2a39      	cmp	r2, #57	@ 0x39
 8011f32:	d04f      	beq.n	8011fd4 <_dtoa_r+0xb78>
 8011f34:	3201      	adds	r2, #1
 8011f36:	701a      	strb	r2, [r3, #0]
 8011f38:	e604      	b.n	8011b44 <_dtoa_r+0x6e8>
 8011f3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	dd03      	ble.n	8011f48 <_dtoa_r+0xaec>
 8011f40:	2d39      	cmp	r5, #57	@ 0x39
 8011f42:	d0ee      	beq.n	8011f22 <_dtoa_r+0xac6>
 8011f44:	3501      	adds	r5, #1
 8011f46:	e7c1      	b.n	8011ecc <_dtoa_r+0xa70>
 8011f48:	9b06      	ldr	r3, [sp, #24]
 8011f4a:	9a06      	ldr	r2, [sp, #24]
 8011f4c:	701d      	strb	r5, [r3, #0]
 8011f4e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f50:	4293      	cmp	r3, r2
 8011f52:	d02a      	beq.n	8011faa <_dtoa_r+0xb4e>
 8011f54:	2300      	movs	r3, #0
 8011f56:	220a      	movs	r2, #10
 8011f58:	9905      	ldr	r1, [sp, #20]
 8011f5a:	9803      	ldr	r0, [sp, #12]
 8011f5c:	f000 f9e0 	bl	8012320 <__multadd>
 8011f60:	9b04      	ldr	r3, [sp, #16]
 8011f62:	9005      	str	r0, [sp, #20]
 8011f64:	42bb      	cmp	r3, r7
 8011f66:	d109      	bne.n	8011f7c <_dtoa_r+0xb20>
 8011f68:	2300      	movs	r3, #0
 8011f6a:	220a      	movs	r2, #10
 8011f6c:	9904      	ldr	r1, [sp, #16]
 8011f6e:	9803      	ldr	r0, [sp, #12]
 8011f70:	f000 f9d6 	bl	8012320 <__multadd>
 8011f74:	9004      	str	r0, [sp, #16]
 8011f76:	0007      	movs	r7, r0
 8011f78:	9406      	str	r4, [sp, #24]
 8011f7a:	e778      	b.n	8011e6e <_dtoa_r+0xa12>
 8011f7c:	9904      	ldr	r1, [sp, #16]
 8011f7e:	2300      	movs	r3, #0
 8011f80:	220a      	movs	r2, #10
 8011f82:	9803      	ldr	r0, [sp, #12]
 8011f84:	f000 f9cc 	bl	8012320 <__multadd>
 8011f88:	2300      	movs	r3, #0
 8011f8a:	9004      	str	r0, [sp, #16]
 8011f8c:	220a      	movs	r2, #10
 8011f8e:	0039      	movs	r1, r7
 8011f90:	9803      	ldr	r0, [sp, #12]
 8011f92:	f000 f9c5 	bl	8012320 <__multadd>
 8011f96:	e7ee      	b.n	8011f76 <_dtoa_r+0xb1a>
 8011f98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f9a:	2401      	movs	r4, #1
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	dd00      	ble.n	8011fa2 <_dtoa_r+0xb46>
 8011fa0:	001c      	movs	r4, r3
 8011fa2:	9b08      	ldr	r3, [sp, #32]
 8011fa4:	191c      	adds	r4, r3, r4
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	9304      	str	r3, [sp, #16]
 8011faa:	9905      	ldr	r1, [sp, #20]
 8011fac:	2201      	movs	r2, #1
 8011fae:	9803      	ldr	r0, [sp, #12]
 8011fb0:	f000 fb70 	bl	8012694 <__lshift>
 8011fb4:	0031      	movs	r1, r6
 8011fb6:	9005      	str	r0, [sp, #20]
 8011fb8:	f000 fbd8 	bl	801276c <__mcmp>
 8011fbc:	2800      	cmp	r0, #0
 8011fbe:	dcb3      	bgt.n	8011f28 <_dtoa_r+0xacc>
 8011fc0:	d101      	bne.n	8011fc6 <_dtoa_r+0xb6a>
 8011fc2:	07ed      	lsls	r5, r5, #31
 8011fc4:	d4b0      	bmi.n	8011f28 <_dtoa_r+0xacc>
 8011fc6:	0023      	movs	r3, r4
 8011fc8:	001c      	movs	r4, r3
 8011fca:	3b01      	subs	r3, #1
 8011fcc:	781a      	ldrb	r2, [r3, #0]
 8011fce:	2a30      	cmp	r2, #48	@ 0x30
 8011fd0:	d0fa      	beq.n	8011fc8 <_dtoa_r+0xb6c>
 8011fd2:	e5b7      	b.n	8011b44 <_dtoa_r+0x6e8>
 8011fd4:	9a08      	ldr	r2, [sp, #32]
 8011fd6:	429a      	cmp	r2, r3
 8011fd8:	d1a7      	bne.n	8011f2a <_dtoa_r+0xace>
 8011fda:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011fdc:	3301      	adds	r3, #1
 8011fde:	930c      	str	r3, [sp, #48]	@ 0x30
 8011fe0:	2331      	movs	r3, #49	@ 0x31
 8011fe2:	7013      	strb	r3, [r2, #0]
 8011fe4:	e5ae      	b.n	8011b44 <_dtoa_r+0x6e8>
 8011fe6:	4b15      	ldr	r3, [pc, #84]	@ (801203c <_dtoa_r+0xbe0>)
 8011fe8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8011fea:	9308      	str	r3, [sp, #32]
 8011fec:	4b14      	ldr	r3, [pc, #80]	@ (8012040 <_dtoa_r+0xbe4>)
 8011fee:	2a00      	cmp	r2, #0
 8011ff0:	d001      	beq.n	8011ff6 <_dtoa_r+0xb9a>
 8011ff2:	f7ff fa7b 	bl	80114ec <_dtoa_r+0x90>
 8011ff6:	f7ff fa7b 	bl	80114f0 <_dtoa_r+0x94>
 8011ffa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8011ffc:	2b01      	cmp	r3, #1
 8011ffe:	dc00      	bgt.n	8012002 <_dtoa_r+0xba6>
 8012000:	e648      	b.n	8011c94 <_dtoa_r+0x838>
 8012002:	2001      	movs	r0, #1
 8012004:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8012006:	e665      	b.n	8011cd4 <_dtoa_r+0x878>
 8012008:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801200a:	2b00      	cmp	r3, #0
 801200c:	dc00      	bgt.n	8012010 <_dtoa_r+0xbb4>
 801200e:	e6d6      	b.n	8011dbe <_dtoa_r+0x962>
 8012010:	2400      	movs	r4, #0
 8012012:	0031      	movs	r1, r6
 8012014:	9805      	ldr	r0, [sp, #20]
 8012016:	f7ff f993 	bl	8011340 <quorem>
 801201a:	9b08      	ldr	r3, [sp, #32]
 801201c:	3030      	adds	r0, #48	@ 0x30
 801201e:	5518      	strb	r0, [r3, r4]
 8012020:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012022:	3401      	adds	r4, #1
 8012024:	0005      	movs	r5, r0
 8012026:	429c      	cmp	r4, r3
 8012028:	dab6      	bge.n	8011f98 <_dtoa_r+0xb3c>
 801202a:	2300      	movs	r3, #0
 801202c:	220a      	movs	r2, #10
 801202e:	9905      	ldr	r1, [sp, #20]
 8012030:	9803      	ldr	r0, [sp, #12]
 8012032:	f000 f975 	bl	8012320 <__multadd>
 8012036:	9005      	str	r0, [sp, #20]
 8012038:	e7eb      	b.n	8012012 <_dtoa_r+0xbb6>
 801203a:	46c0      	nop			@ (mov r8, r8)
 801203c:	08013b9d 	.word	0x08013b9d
 8012040:	08013ba5 	.word	0x08013ba5

08012044 <_free_r>:
 8012044:	b570      	push	{r4, r5, r6, lr}
 8012046:	0005      	movs	r5, r0
 8012048:	1e0c      	subs	r4, r1, #0
 801204a:	d010      	beq.n	801206e <_free_r+0x2a>
 801204c:	3c04      	subs	r4, #4
 801204e:	6823      	ldr	r3, [r4, #0]
 8012050:	2b00      	cmp	r3, #0
 8012052:	da00      	bge.n	8012056 <_free_r+0x12>
 8012054:	18e4      	adds	r4, r4, r3
 8012056:	0028      	movs	r0, r5
 8012058:	f000 f8ea 	bl	8012230 <__malloc_lock>
 801205c:	4a1d      	ldr	r2, [pc, #116]	@ (80120d4 <_free_r+0x90>)
 801205e:	6813      	ldr	r3, [r2, #0]
 8012060:	2b00      	cmp	r3, #0
 8012062:	d105      	bne.n	8012070 <_free_r+0x2c>
 8012064:	6063      	str	r3, [r4, #4]
 8012066:	6014      	str	r4, [r2, #0]
 8012068:	0028      	movs	r0, r5
 801206a:	f000 f8e9 	bl	8012240 <__malloc_unlock>
 801206e:	bd70      	pop	{r4, r5, r6, pc}
 8012070:	42a3      	cmp	r3, r4
 8012072:	d908      	bls.n	8012086 <_free_r+0x42>
 8012074:	6820      	ldr	r0, [r4, #0]
 8012076:	1821      	adds	r1, r4, r0
 8012078:	428b      	cmp	r3, r1
 801207a:	d1f3      	bne.n	8012064 <_free_r+0x20>
 801207c:	6819      	ldr	r1, [r3, #0]
 801207e:	685b      	ldr	r3, [r3, #4]
 8012080:	1809      	adds	r1, r1, r0
 8012082:	6021      	str	r1, [r4, #0]
 8012084:	e7ee      	b.n	8012064 <_free_r+0x20>
 8012086:	001a      	movs	r2, r3
 8012088:	685b      	ldr	r3, [r3, #4]
 801208a:	2b00      	cmp	r3, #0
 801208c:	d001      	beq.n	8012092 <_free_r+0x4e>
 801208e:	42a3      	cmp	r3, r4
 8012090:	d9f9      	bls.n	8012086 <_free_r+0x42>
 8012092:	6811      	ldr	r1, [r2, #0]
 8012094:	1850      	adds	r0, r2, r1
 8012096:	42a0      	cmp	r0, r4
 8012098:	d10b      	bne.n	80120b2 <_free_r+0x6e>
 801209a:	6820      	ldr	r0, [r4, #0]
 801209c:	1809      	adds	r1, r1, r0
 801209e:	1850      	adds	r0, r2, r1
 80120a0:	6011      	str	r1, [r2, #0]
 80120a2:	4283      	cmp	r3, r0
 80120a4:	d1e0      	bne.n	8012068 <_free_r+0x24>
 80120a6:	6818      	ldr	r0, [r3, #0]
 80120a8:	685b      	ldr	r3, [r3, #4]
 80120aa:	1841      	adds	r1, r0, r1
 80120ac:	6011      	str	r1, [r2, #0]
 80120ae:	6053      	str	r3, [r2, #4]
 80120b0:	e7da      	b.n	8012068 <_free_r+0x24>
 80120b2:	42a0      	cmp	r0, r4
 80120b4:	d902      	bls.n	80120bc <_free_r+0x78>
 80120b6:	230c      	movs	r3, #12
 80120b8:	602b      	str	r3, [r5, #0]
 80120ba:	e7d5      	b.n	8012068 <_free_r+0x24>
 80120bc:	6820      	ldr	r0, [r4, #0]
 80120be:	1821      	adds	r1, r4, r0
 80120c0:	428b      	cmp	r3, r1
 80120c2:	d103      	bne.n	80120cc <_free_r+0x88>
 80120c4:	6819      	ldr	r1, [r3, #0]
 80120c6:	685b      	ldr	r3, [r3, #4]
 80120c8:	1809      	adds	r1, r1, r0
 80120ca:	6021      	str	r1, [r4, #0]
 80120cc:	6063      	str	r3, [r4, #4]
 80120ce:	6054      	str	r4, [r2, #4]
 80120d0:	e7ca      	b.n	8012068 <_free_r+0x24>
 80120d2:	46c0      	nop			@ (mov r8, r8)
 80120d4:	200022a0 	.word	0x200022a0

080120d8 <malloc>:
 80120d8:	b510      	push	{r4, lr}
 80120da:	4b03      	ldr	r3, [pc, #12]	@ (80120e8 <malloc+0x10>)
 80120dc:	0001      	movs	r1, r0
 80120de:	6818      	ldr	r0, [r3, #0]
 80120e0:	f000 f826 	bl	8012130 <_malloc_r>
 80120e4:	bd10      	pop	{r4, pc}
 80120e6:	46c0      	nop			@ (mov r8, r8)
 80120e8:	20000128 	.word	0x20000128

080120ec <sbrk_aligned>:
 80120ec:	b570      	push	{r4, r5, r6, lr}
 80120ee:	4e0f      	ldr	r6, [pc, #60]	@ (801212c <sbrk_aligned+0x40>)
 80120f0:	000d      	movs	r5, r1
 80120f2:	6831      	ldr	r1, [r6, #0]
 80120f4:	0004      	movs	r4, r0
 80120f6:	2900      	cmp	r1, #0
 80120f8:	d102      	bne.n	8012100 <sbrk_aligned+0x14>
 80120fa:	f001 f89b 	bl	8013234 <_sbrk_r>
 80120fe:	6030      	str	r0, [r6, #0]
 8012100:	0029      	movs	r1, r5
 8012102:	0020      	movs	r0, r4
 8012104:	f001 f896 	bl	8013234 <_sbrk_r>
 8012108:	1c43      	adds	r3, r0, #1
 801210a:	d103      	bne.n	8012114 <sbrk_aligned+0x28>
 801210c:	2501      	movs	r5, #1
 801210e:	426d      	negs	r5, r5
 8012110:	0028      	movs	r0, r5
 8012112:	bd70      	pop	{r4, r5, r6, pc}
 8012114:	2303      	movs	r3, #3
 8012116:	1cc5      	adds	r5, r0, #3
 8012118:	439d      	bics	r5, r3
 801211a:	42a8      	cmp	r0, r5
 801211c:	d0f8      	beq.n	8012110 <sbrk_aligned+0x24>
 801211e:	1a29      	subs	r1, r5, r0
 8012120:	0020      	movs	r0, r4
 8012122:	f001 f887 	bl	8013234 <_sbrk_r>
 8012126:	3001      	adds	r0, #1
 8012128:	d1f2      	bne.n	8012110 <sbrk_aligned+0x24>
 801212a:	e7ef      	b.n	801210c <sbrk_aligned+0x20>
 801212c:	2000229c 	.word	0x2000229c

08012130 <_malloc_r>:
 8012130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012132:	2203      	movs	r2, #3
 8012134:	1ccb      	adds	r3, r1, #3
 8012136:	4393      	bics	r3, r2
 8012138:	3308      	adds	r3, #8
 801213a:	0005      	movs	r5, r0
 801213c:	001f      	movs	r7, r3
 801213e:	2b0c      	cmp	r3, #12
 8012140:	d234      	bcs.n	80121ac <_malloc_r+0x7c>
 8012142:	270c      	movs	r7, #12
 8012144:	42b9      	cmp	r1, r7
 8012146:	d833      	bhi.n	80121b0 <_malloc_r+0x80>
 8012148:	0028      	movs	r0, r5
 801214a:	f000 f871 	bl	8012230 <__malloc_lock>
 801214e:	4e37      	ldr	r6, [pc, #220]	@ (801222c <_malloc_r+0xfc>)
 8012150:	6833      	ldr	r3, [r6, #0]
 8012152:	001c      	movs	r4, r3
 8012154:	2c00      	cmp	r4, #0
 8012156:	d12f      	bne.n	80121b8 <_malloc_r+0x88>
 8012158:	0039      	movs	r1, r7
 801215a:	0028      	movs	r0, r5
 801215c:	f7ff ffc6 	bl	80120ec <sbrk_aligned>
 8012160:	0004      	movs	r4, r0
 8012162:	1c43      	adds	r3, r0, #1
 8012164:	d15f      	bne.n	8012226 <_malloc_r+0xf6>
 8012166:	6834      	ldr	r4, [r6, #0]
 8012168:	9400      	str	r4, [sp, #0]
 801216a:	9b00      	ldr	r3, [sp, #0]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d14a      	bne.n	8012206 <_malloc_r+0xd6>
 8012170:	2c00      	cmp	r4, #0
 8012172:	d052      	beq.n	801221a <_malloc_r+0xea>
 8012174:	6823      	ldr	r3, [r4, #0]
 8012176:	0028      	movs	r0, r5
 8012178:	18e3      	adds	r3, r4, r3
 801217a:	9900      	ldr	r1, [sp, #0]
 801217c:	9301      	str	r3, [sp, #4]
 801217e:	f001 f859 	bl	8013234 <_sbrk_r>
 8012182:	9b01      	ldr	r3, [sp, #4]
 8012184:	4283      	cmp	r3, r0
 8012186:	d148      	bne.n	801221a <_malloc_r+0xea>
 8012188:	6823      	ldr	r3, [r4, #0]
 801218a:	0028      	movs	r0, r5
 801218c:	1aff      	subs	r7, r7, r3
 801218e:	0039      	movs	r1, r7
 8012190:	f7ff ffac 	bl	80120ec <sbrk_aligned>
 8012194:	3001      	adds	r0, #1
 8012196:	d040      	beq.n	801221a <_malloc_r+0xea>
 8012198:	6823      	ldr	r3, [r4, #0]
 801219a:	19db      	adds	r3, r3, r7
 801219c:	6023      	str	r3, [r4, #0]
 801219e:	6833      	ldr	r3, [r6, #0]
 80121a0:	685a      	ldr	r2, [r3, #4]
 80121a2:	2a00      	cmp	r2, #0
 80121a4:	d133      	bne.n	801220e <_malloc_r+0xde>
 80121a6:	9b00      	ldr	r3, [sp, #0]
 80121a8:	6033      	str	r3, [r6, #0]
 80121aa:	e019      	b.n	80121e0 <_malloc_r+0xb0>
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	dac9      	bge.n	8012144 <_malloc_r+0x14>
 80121b0:	230c      	movs	r3, #12
 80121b2:	602b      	str	r3, [r5, #0]
 80121b4:	2000      	movs	r0, #0
 80121b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80121b8:	6821      	ldr	r1, [r4, #0]
 80121ba:	1bc9      	subs	r1, r1, r7
 80121bc:	d420      	bmi.n	8012200 <_malloc_r+0xd0>
 80121be:	290b      	cmp	r1, #11
 80121c0:	d90a      	bls.n	80121d8 <_malloc_r+0xa8>
 80121c2:	19e2      	adds	r2, r4, r7
 80121c4:	6027      	str	r7, [r4, #0]
 80121c6:	42a3      	cmp	r3, r4
 80121c8:	d104      	bne.n	80121d4 <_malloc_r+0xa4>
 80121ca:	6032      	str	r2, [r6, #0]
 80121cc:	6863      	ldr	r3, [r4, #4]
 80121ce:	6011      	str	r1, [r2, #0]
 80121d0:	6053      	str	r3, [r2, #4]
 80121d2:	e005      	b.n	80121e0 <_malloc_r+0xb0>
 80121d4:	605a      	str	r2, [r3, #4]
 80121d6:	e7f9      	b.n	80121cc <_malloc_r+0x9c>
 80121d8:	6862      	ldr	r2, [r4, #4]
 80121da:	42a3      	cmp	r3, r4
 80121dc:	d10e      	bne.n	80121fc <_malloc_r+0xcc>
 80121de:	6032      	str	r2, [r6, #0]
 80121e0:	0028      	movs	r0, r5
 80121e2:	f000 f82d 	bl	8012240 <__malloc_unlock>
 80121e6:	0020      	movs	r0, r4
 80121e8:	2207      	movs	r2, #7
 80121ea:	300b      	adds	r0, #11
 80121ec:	1d23      	adds	r3, r4, #4
 80121ee:	4390      	bics	r0, r2
 80121f0:	1ac2      	subs	r2, r0, r3
 80121f2:	4298      	cmp	r0, r3
 80121f4:	d0df      	beq.n	80121b6 <_malloc_r+0x86>
 80121f6:	1a1b      	subs	r3, r3, r0
 80121f8:	50a3      	str	r3, [r4, r2]
 80121fa:	e7dc      	b.n	80121b6 <_malloc_r+0x86>
 80121fc:	605a      	str	r2, [r3, #4]
 80121fe:	e7ef      	b.n	80121e0 <_malloc_r+0xb0>
 8012200:	0023      	movs	r3, r4
 8012202:	6864      	ldr	r4, [r4, #4]
 8012204:	e7a6      	b.n	8012154 <_malloc_r+0x24>
 8012206:	9c00      	ldr	r4, [sp, #0]
 8012208:	6863      	ldr	r3, [r4, #4]
 801220a:	9300      	str	r3, [sp, #0]
 801220c:	e7ad      	b.n	801216a <_malloc_r+0x3a>
 801220e:	001a      	movs	r2, r3
 8012210:	685b      	ldr	r3, [r3, #4]
 8012212:	42a3      	cmp	r3, r4
 8012214:	d1fb      	bne.n	801220e <_malloc_r+0xde>
 8012216:	2300      	movs	r3, #0
 8012218:	e7da      	b.n	80121d0 <_malloc_r+0xa0>
 801221a:	230c      	movs	r3, #12
 801221c:	0028      	movs	r0, r5
 801221e:	602b      	str	r3, [r5, #0]
 8012220:	f000 f80e 	bl	8012240 <__malloc_unlock>
 8012224:	e7c6      	b.n	80121b4 <_malloc_r+0x84>
 8012226:	6007      	str	r7, [r0, #0]
 8012228:	e7da      	b.n	80121e0 <_malloc_r+0xb0>
 801222a:	46c0      	nop			@ (mov r8, r8)
 801222c:	200022a0 	.word	0x200022a0

08012230 <__malloc_lock>:
 8012230:	b510      	push	{r4, lr}
 8012232:	4802      	ldr	r0, [pc, #8]	@ (801223c <__malloc_lock+0xc>)
 8012234:	f7ff f851 	bl	80112da <__retarget_lock_acquire_recursive>
 8012238:	bd10      	pop	{r4, pc}
 801223a:	46c0      	nop			@ (mov r8, r8)
 801223c:	20002298 	.word	0x20002298

08012240 <__malloc_unlock>:
 8012240:	b510      	push	{r4, lr}
 8012242:	4802      	ldr	r0, [pc, #8]	@ (801224c <__malloc_unlock+0xc>)
 8012244:	f7ff f84a 	bl	80112dc <__retarget_lock_release_recursive>
 8012248:	bd10      	pop	{r4, pc}
 801224a:	46c0      	nop			@ (mov r8, r8)
 801224c:	20002298 	.word	0x20002298

08012250 <_Balloc>:
 8012250:	b570      	push	{r4, r5, r6, lr}
 8012252:	69c5      	ldr	r5, [r0, #28]
 8012254:	0006      	movs	r6, r0
 8012256:	000c      	movs	r4, r1
 8012258:	2d00      	cmp	r5, #0
 801225a:	d10e      	bne.n	801227a <_Balloc+0x2a>
 801225c:	2010      	movs	r0, #16
 801225e:	f7ff ff3b 	bl	80120d8 <malloc>
 8012262:	1e02      	subs	r2, r0, #0
 8012264:	61f0      	str	r0, [r6, #28]
 8012266:	d104      	bne.n	8012272 <_Balloc+0x22>
 8012268:	216b      	movs	r1, #107	@ 0x6b
 801226a:	4b19      	ldr	r3, [pc, #100]	@ (80122d0 <_Balloc+0x80>)
 801226c:	4819      	ldr	r0, [pc, #100]	@ (80122d4 <_Balloc+0x84>)
 801226e:	f7ff f849 	bl	8011304 <__assert_func>
 8012272:	6045      	str	r5, [r0, #4]
 8012274:	6085      	str	r5, [r0, #8]
 8012276:	6005      	str	r5, [r0, #0]
 8012278:	60c5      	str	r5, [r0, #12]
 801227a:	69f5      	ldr	r5, [r6, #28]
 801227c:	68eb      	ldr	r3, [r5, #12]
 801227e:	2b00      	cmp	r3, #0
 8012280:	d013      	beq.n	80122aa <_Balloc+0x5a>
 8012282:	69f3      	ldr	r3, [r6, #28]
 8012284:	00a2      	lsls	r2, r4, #2
 8012286:	68db      	ldr	r3, [r3, #12]
 8012288:	189b      	adds	r3, r3, r2
 801228a:	6818      	ldr	r0, [r3, #0]
 801228c:	2800      	cmp	r0, #0
 801228e:	d118      	bne.n	80122c2 <_Balloc+0x72>
 8012290:	2101      	movs	r1, #1
 8012292:	000d      	movs	r5, r1
 8012294:	40a5      	lsls	r5, r4
 8012296:	1d6a      	adds	r2, r5, #5
 8012298:	0030      	movs	r0, r6
 801229a:	0092      	lsls	r2, r2, #2
 801229c:	f000 ffec 	bl	8013278 <_calloc_r>
 80122a0:	2800      	cmp	r0, #0
 80122a2:	d00c      	beq.n	80122be <_Balloc+0x6e>
 80122a4:	6044      	str	r4, [r0, #4]
 80122a6:	6085      	str	r5, [r0, #8]
 80122a8:	e00d      	b.n	80122c6 <_Balloc+0x76>
 80122aa:	2221      	movs	r2, #33	@ 0x21
 80122ac:	2104      	movs	r1, #4
 80122ae:	0030      	movs	r0, r6
 80122b0:	f000 ffe2 	bl	8013278 <_calloc_r>
 80122b4:	69f3      	ldr	r3, [r6, #28]
 80122b6:	60e8      	str	r0, [r5, #12]
 80122b8:	68db      	ldr	r3, [r3, #12]
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d1e1      	bne.n	8012282 <_Balloc+0x32>
 80122be:	2000      	movs	r0, #0
 80122c0:	bd70      	pop	{r4, r5, r6, pc}
 80122c2:	6802      	ldr	r2, [r0, #0]
 80122c4:	601a      	str	r2, [r3, #0]
 80122c6:	2300      	movs	r3, #0
 80122c8:	6103      	str	r3, [r0, #16]
 80122ca:	60c3      	str	r3, [r0, #12]
 80122cc:	e7f8      	b.n	80122c0 <_Balloc+0x70>
 80122ce:	46c0      	nop			@ (mov r8, r8)
 80122d0:	08013af0 	.word	0x08013af0
 80122d4:	08013c13 	.word	0x08013c13

080122d8 <_Bfree>:
 80122d8:	b570      	push	{r4, r5, r6, lr}
 80122da:	69c6      	ldr	r6, [r0, #28]
 80122dc:	0005      	movs	r5, r0
 80122de:	000c      	movs	r4, r1
 80122e0:	2e00      	cmp	r6, #0
 80122e2:	d10e      	bne.n	8012302 <_Bfree+0x2a>
 80122e4:	2010      	movs	r0, #16
 80122e6:	f7ff fef7 	bl	80120d8 <malloc>
 80122ea:	1e02      	subs	r2, r0, #0
 80122ec:	61e8      	str	r0, [r5, #28]
 80122ee:	d104      	bne.n	80122fa <_Bfree+0x22>
 80122f0:	218f      	movs	r1, #143	@ 0x8f
 80122f2:	4b09      	ldr	r3, [pc, #36]	@ (8012318 <_Bfree+0x40>)
 80122f4:	4809      	ldr	r0, [pc, #36]	@ (801231c <_Bfree+0x44>)
 80122f6:	f7ff f805 	bl	8011304 <__assert_func>
 80122fa:	6046      	str	r6, [r0, #4]
 80122fc:	6086      	str	r6, [r0, #8]
 80122fe:	6006      	str	r6, [r0, #0]
 8012300:	60c6      	str	r6, [r0, #12]
 8012302:	2c00      	cmp	r4, #0
 8012304:	d007      	beq.n	8012316 <_Bfree+0x3e>
 8012306:	69eb      	ldr	r3, [r5, #28]
 8012308:	6862      	ldr	r2, [r4, #4]
 801230a:	68db      	ldr	r3, [r3, #12]
 801230c:	0092      	lsls	r2, r2, #2
 801230e:	189b      	adds	r3, r3, r2
 8012310:	681a      	ldr	r2, [r3, #0]
 8012312:	6022      	str	r2, [r4, #0]
 8012314:	601c      	str	r4, [r3, #0]
 8012316:	bd70      	pop	{r4, r5, r6, pc}
 8012318:	08013af0 	.word	0x08013af0
 801231c:	08013c13 	.word	0x08013c13

08012320 <__multadd>:
 8012320:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012322:	000f      	movs	r7, r1
 8012324:	9001      	str	r0, [sp, #4]
 8012326:	000c      	movs	r4, r1
 8012328:	001e      	movs	r6, r3
 801232a:	2000      	movs	r0, #0
 801232c:	690d      	ldr	r5, [r1, #16]
 801232e:	3714      	adds	r7, #20
 8012330:	683b      	ldr	r3, [r7, #0]
 8012332:	3001      	adds	r0, #1
 8012334:	b299      	uxth	r1, r3
 8012336:	4351      	muls	r1, r2
 8012338:	0c1b      	lsrs	r3, r3, #16
 801233a:	4353      	muls	r3, r2
 801233c:	1989      	adds	r1, r1, r6
 801233e:	0c0e      	lsrs	r6, r1, #16
 8012340:	199b      	adds	r3, r3, r6
 8012342:	0c1e      	lsrs	r6, r3, #16
 8012344:	b289      	uxth	r1, r1
 8012346:	041b      	lsls	r3, r3, #16
 8012348:	185b      	adds	r3, r3, r1
 801234a:	c708      	stmia	r7!, {r3}
 801234c:	4285      	cmp	r5, r0
 801234e:	dcef      	bgt.n	8012330 <__multadd+0x10>
 8012350:	2e00      	cmp	r6, #0
 8012352:	d022      	beq.n	801239a <__multadd+0x7a>
 8012354:	68a3      	ldr	r3, [r4, #8]
 8012356:	42ab      	cmp	r3, r5
 8012358:	dc19      	bgt.n	801238e <__multadd+0x6e>
 801235a:	6861      	ldr	r1, [r4, #4]
 801235c:	9801      	ldr	r0, [sp, #4]
 801235e:	3101      	adds	r1, #1
 8012360:	f7ff ff76 	bl	8012250 <_Balloc>
 8012364:	1e07      	subs	r7, r0, #0
 8012366:	d105      	bne.n	8012374 <__multadd+0x54>
 8012368:	003a      	movs	r2, r7
 801236a:	21ba      	movs	r1, #186	@ 0xba
 801236c:	4b0c      	ldr	r3, [pc, #48]	@ (80123a0 <__multadd+0x80>)
 801236e:	480d      	ldr	r0, [pc, #52]	@ (80123a4 <__multadd+0x84>)
 8012370:	f7fe ffc8 	bl	8011304 <__assert_func>
 8012374:	0021      	movs	r1, r4
 8012376:	6922      	ldr	r2, [r4, #16]
 8012378:	310c      	adds	r1, #12
 801237a:	3202      	adds	r2, #2
 801237c:	0092      	lsls	r2, r2, #2
 801237e:	300c      	adds	r0, #12
 8012380:	f000 ff6a 	bl	8013258 <memcpy>
 8012384:	0021      	movs	r1, r4
 8012386:	9801      	ldr	r0, [sp, #4]
 8012388:	f7ff ffa6 	bl	80122d8 <_Bfree>
 801238c:	003c      	movs	r4, r7
 801238e:	1d2b      	adds	r3, r5, #4
 8012390:	009b      	lsls	r3, r3, #2
 8012392:	18e3      	adds	r3, r4, r3
 8012394:	3501      	adds	r5, #1
 8012396:	605e      	str	r6, [r3, #4]
 8012398:	6125      	str	r5, [r4, #16]
 801239a:	0020      	movs	r0, r4
 801239c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801239e:	46c0      	nop			@ (mov r8, r8)
 80123a0:	08013c02 	.word	0x08013c02
 80123a4:	08013c13 	.word	0x08013c13

080123a8 <__hi0bits>:
 80123a8:	2280      	movs	r2, #128	@ 0x80
 80123aa:	0003      	movs	r3, r0
 80123ac:	0252      	lsls	r2, r2, #9
 80123ae:	2000      	movs	r0, #0
 80123b0:	4293      	cmp	r3, r2
 80123b2:	d201      	bcs.n	80123b8 <__hi0bits+0x10>
 80123b4:	041b      	lsls	r3, r3, #16
 80123b6:	3010      	adds	r0, #16
 80123b8:	2280      	movs	r2, #128	@ 0x80
 80123ba:	0452      	lsls	r2, r2, #17
 80123bc:	4293      	cmp	r3, r2
 80123be:	d201      	bcs.n	80123c4 <__hi0bits+0x1c>
 80123c0:	3008      	adds	r0, #8
 80123c2:	021b      	lsls	r3, r3, #8
 80123c4:	2280      	movs	r2, #128	@ 0x80
 80123c6:	0552      	lsls	r2, r2, #21
 80123c8:	4293      	cmp	r3, r2
 80123ca:	d201      	bcs.n	80123d0 <__hi0bits+0x28>
 80123cc:	3004      	adds	r0, #4
 80123ce:	011b      	lsls	r3, r3, #4
 80123d0:	2280      	movs	r2, #128	@ 0x80
 80123d2:	05d2      	lsls	r2, r2, #23
 80123d4:	4293      	cmp	r3, r2
 80123d6:	d201      	bcs.n	80123dc <__hi0bits+0x34>
 80123d8:	3002      	adds	r0, #2
 80123da:	009b      	lsls	r3, r3, #2
 80123dc:	2b00      	cmp	r3, #0
 80123de:	db03      	blt.n	80123e8 <__hi0bits+0x40>
 80123e0:	3001      	adds	r0, #1
 80123e2:	4213      	tst	r3, r2
 80123e4:	d100      	bne.n	80123e8 <__hi0bits+0x40>
 80123e6:	2020      	movs	r0, #32
 80123e8:	4770      	bx	lr

080123ea <__lo0bits>:
 80123ea:	6803      	ldr	r3, [r0, #0]
 80123ec:	0001      	movs	r1, r0
 80123ee:	2207      	movs	r2, #7
 80123f0:	0018      	movs	r0, r3
 80123f2:	4010      	ands	r0, r2
 80123f4:	4213      	tst	r3, r2
 80123f6:	d00d      	beq.n	8012414 <__lo0bits+0x2a>
 80123f8:	3a06      	subs	r2, #6
 80123fa:	2000      	movs	r0, #0
 80123fc:	4213      	tst	r3, r2
 80123fe:	d105      	bne.n	801240c <__lo0bits+0x22>
 8012400:	3002      	adds	r0, #2
 8012402:	4203      	tst	r3, r0
 8012404:	d003      	beq.n	801240e <__lo0bits+0x24>
 8012406:	40d3      	lsrs	r3, r2
 8012408:	0010      	movs	r0, r2
 801240a:	600b      	str	r3, [r1, #0]
 801240c:	4770      	bx	lr
 801240e:	089b      	lsrs	r3, r3, #2
 8012410:	600b      	str	r3, [r1, #0]
 8012412:	e7fb      	b.n	801240c <__lo0bits+0x22>
 8012414:	b29a      	uxth	r2, r3
 8012416:	2a00      	cmp	r2, #0
 8012418:	d101      	bne.n	801241e <__lo0bits+0x34>
 801241a:	2010      	movs	r0, #16
 801241c:	0c1b      	lsrs	r3, r3, #16
 801241e:	b2da      	uxtb	r2, r3
 8012420:	2a00      	cmp	r2, #0
 8012422:	d101      	bne.n	8012428 <__lo0bits+0x3e>
 8012424:	3008      	adds	r0, #8
 8012426:	0a1b      	lsrs	r3, r3, #8
 8012428:	071a      	lsls	r2, r3, #28
 801242a:	d101      	bne.n	8012430 <__lo0bits+0x46>
 801242c:	3004      	adds	r0, #4
 801242e:	091b      	lsrs	r3, r3, #4
 8012430:	079a      	lsls	r2, r3, #30
 8012432:	d101      	bne.n	8012438 <__lo0bits+0x4e>
 8012434:	3002      	adds	r0, #2
 8012436:	089b      	lsrs	r3, r3, #2
 8012438:	07da      	lsls	r2, r3, #31
 801243a:	d4e9      	bmi.n	8012410 <__lo0bits+0x26>
 801243c:	3001      	adds	r0, #1
 801243e:	085b      	lsrs	r3, r3, #1
 8012440:	d1e6      	bne.n	8012410 <__lo0bits+0x26>
 8012442:	2020      	movs	r0, #32
 8012444:	e7e2      	b.n	801240c <__lo0bits+0x22>
	...

08012448 <__i2b>:
 8012448:	b510      	push	{r4, lr}
 801244a:	000c      	movs	r4, r1
 801244c:	2101      	movs	r1, #1
 801244e:	f7ff feff 	bl	8012250 <_Balloc>
 8012452:	2800      	cmp	r0, #0
 8012454:	d107      	bne.n	8012466 <__i2b+0x1e>
 8012456:	2146      	movs	r1, #70	@ 0x46
 8012458:	4c05      	ldr	r4, [pc, #20]	@ (8012470 <__i2b+0x28>)
 801245a:	0002      	movs	r2, r0
 801245c:	4b05      	ldr	r3, [pc, #20]	@ (8012474 <__i2b+0x2c>)
 801245e:	0020      	movs	r0, r4
 8012460:	31ff      	adds	r1, #255	@ 0xff
 8012462:	f7fe ff4f 	bl	8011304 <__assert_func>
 8012466:	2301      	movs	r3, #1
 8012468:	6144      	str	r4, [r0, #20]
 801246a:	6103      	str	r3, [r0, #16]
 801246c:	bd10      	pop	{r4, pc}
 801246e:	46c0      	nop			@ (mov r8, r8)
 8012470:	08013c13 	.word	0x08013c13
 8012474:	08013c02 	.word	0x08013c02

08012478 <__multiply>:
 8012478:	b5f0      	push	{r4, r5, r6, r7, lr}
 801247a:	0014      	movs	r4, r2
 801247c:	690a      	ldr	r2, [r1, #16]
 801247e:	6923      	ldr	r3, [r4, #16]
 8012480:	000d      	movs	r5, r1
 8012482:	b08b      	sub	sp, #44	@ 0x2c
 8012484:	429a      	cmp	r2, r3
 8012486:	db02      	blt.n	801248e <__multiply+0x16>
 8012488:	0023      	movs	r3, r4
 801248a:	000c      	movs	r4, r1
 801248c:	001d      	movs	r5, r3
 801248e:	6927      	ldr	r7, [r4, #16]
 8012490:	692e      	ldr	r6, [r5, #16]
 8012492:	6861      	ldr	r1, [r4, #4]
 8012494:	19bb      	adds	r3, r7, r6
 8012496:	9303      	str	r3, [sp, #12]
 8012498:	68a3      	ldr	r3, [r4, #8]
 801249a:	19ba      	adds	r2, r7, r6
 801249c:	4293      	cmp	r3, r2
 801249e:	da00      	bge.n	80124a2 <__multiply+0x2a>
 80124a0:	3101      	adds	r1, #1
 80124a2:	f7ff fed5 	bl	8012250 <_Balloc>
 80124a6:	9002      	str	r0, [sp, #8]
 80124a8:	2800      	cmp	r0, #0
 80124aa:	d106      	bne.n	80124ba <__multiply+0x42>
 80124ac:	21b1      	movs	r1, #177	@ 0xb1
 80124ae:	4b49      	ldr	r3, [pc, #292]	@ (80125d4 <__multiply+0x15c>)
 80124b0:	4849      	ldr	r0, [pc, #292]	@ (80125d8 <__multiply+0x160>)
 80124b2:	9a02      	ldr	r2, [sp, #8]
 80124b4:	0049      	lsls	r1, r1, #1
 80124b6:	f7fe ff25 	bl	8011304 <__assert_func>
 80124ba:	9b02      	ldr	r3, [sp, #8]
 80124bc:	2200      	movs	r2, #0
 80124be:	3314      	adds	r3, #20
 80124c0:	469c      	mov	ip, r3
 80124c2:	19bb      	adds	r3, r7, r6
 80124c4:	009b      	lsls	r3, r3, #2
 80124c6:	4463      	add	r3, ip
 80124c8:	9304      	str	r3, [sp, #16]
 80124ca:	4663      	mov	r3, ip
 80124cc:	9904      	ldr	r1, [sp, #16]
 80124ce:	428b      	cmp	r3, r1
 80124d0:	d32a      	bcc.n	8012528 <__multiply+0xb0>
 80124d2:	0023      	movs	r3, r4
 80124d4:	00bf      	lsls	r7, r7, #2
 80124d6:	3314      	adds	r3, #20
 80124d8:	3514      	adds	r5, #20
 80124da:	9308      	str	r3, [sp, #32]
 80124dc:	00b6      	lsls	r6, r6, #2
 80124de:	19db      	adds	r3, r3, r7
 80124e0:	9305      	str	r3, [sp, #20]
 80124e2:	19ab      	adds	r3, r5, r6
 80124e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80124e6:	2304      	movs	r3, #4
 80124e8:	9306      	str	r3, [sp, #24]
 80124ea:	0023      	movs	r3, r4
 80124ec:	9a05      	ldr	r2, [sp, #20]
 80124ee:	3315      	adds	r3, #21
 80124f0:	9501      	str	r5, [sp, #4]
 80124f2:	429a      	cmp	r2, r3
 80124f4:	d305      	bcc.n	8012502 <__multiply+0x8a>
 80124f6:	1b13      	subs	r3, r2, r4
 80124f8:	3b15      	subs	r3, #21
 80124fa:	089b      	lsrs	r3, r3, #2
 80124fc:	3301      	adds	r3, #1
 80124fe:	009b      	lsls	r3, r3, #2
 8012500:	9306      	str	r3, [sp, #24]
 8012502:	9b01      	ldr	r3, [sp, #4]
 8012504:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012506:	4293      	cmp	r3, r2
 8012508:	d310      	bcc.n	801252c <__multiply+0xb4>
 801250a:	9b03      	ldr	r3, [sp, #12]
 801250c:	2b00      	cmp	r3, #0
 801250e:	dd05      	ble.n	801251c <__multiply+0xa4>
 8012510:	9b04      	ldr	r3, [sp, #16]
 8012512:	3b04      	subs	r3, #4
 8012514:	9304      	str	r3, [sp, #16]
 8012516:	681b      	ldr	r3, [r3, #0]
 8012518:	2b00      	cmp	r3, #0
 801251a:	d056      	beq.n	80125ca <__multiply+0x152>
 801251c:	9b02      	ldr	r3, [sp, #8]
 801251e:	9a03      	ldr	r2, [sp, #12]
 8012520:	0018      	movs	r0, r3
 8012522:	611a      	str	r2, [r3, #16]
 8012524:	b00b      	add	sp, #44	@ 0x2c
 8012526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012528:	c304      	stmia	r3!, {r2}
 801252a:	e7cf      	b.n	80124cc <__multiply+0x54>
 801252c:	9b01      	ldr	r3, [sp, #4]
 801252e:	6818      	ldr	r0, [r3, #0]
 8012530:	b280      	uxth	r0, r0
 8012532:	2800      	cmp	r0, #0
 8012534:	d01e      	beq.n	8012574 <__multiply+0xfc>
 8012536:	4667      	mov	r7, ip
 8012538:	2500      	movs	r5, #0
 801253a:	9e08      	ldr	r6, [sp, #32]
 801253c:	ce02      	ldmia	r6!, {r1}
 801253e:	683b      	ldr	r3, [r7, #0]
 8012540:	9307      	str	r3, [sp, #28]
 8012542:	b28b      	uxth	r3, r1
 8012544:	4343      	muls	r3, r0
 8012546:	001a      	movs	r2, r3
 8012548:	466b      	mov	r3, sp
 801254a:	0c09      	lsrs	r1, r1, #16
 801254c:	8b9b      	ldrh	r3, [r3, #28]
 801254e:	4341      	muls	r1, r0
 8012550:	18d3      	adds	r3, r2, r3
 8012552:	9a07      	ldr	r2, [sp, #28]
 8012554:	195b      	adds	r3, r3, r5
 8012556:	0c12      	lsrs	r2, r2, #16
 8012558:	1889      	adds	r1, r1, r2
 801255a:	0c1a      	lsrs	r2, r3, #16
 801255c:	188a      	adds	r2, r1, r2
 801255e:	b29b      	uxth	r3, r3
 8012560:	0c15      	lsrs	r5, r2, #16
 8012562:	0412      	lsls	r2, r2, #16
 8012564:	431a      	orrs	r2, r3
 8012566:	9b05      	ldr	r3, [sp, #20]
 8012568:	c704      	stmia	r7!, {r2}
 801256a:	42b3      	cmp	r3, r6
 801256c:	d8e6      	bhi.n	801253c <__multiply+0xc4>
 801256e:	4663      	mov	r3, ip
 8012570:	9a06      	ldr	r2, [sp, #24]
 8012572:	509d      	str	r5, [r3, r2]
 8012574:	9b01      	ldr	r3, [sp, #4]
 8012576:	6818      	ldr	r0, [r3, #0]
 8012578:	0c00      	lsrs	r0, r0, #16
 801257a:	d020      	beq.n	80125be <__multiply+0x146>
 801257c:	4663      	mov	r3, ip
 801257e:	0025      	movs	r5, r4
 8012580:	4661      	mov	r1, ip
 8012582:	2700      	movs	r7, #0
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	3514      	adds	r5, #20
 8012588:	682a      	ldr	r2, [r5, #0]
 801258a:	680e      	ldr	r6, [r1, #0]
 801258c:	b292      	uxth	r2, r2
 801258e:	4342      	muls	r2, r0
 8012590:	0c36      	lsrs	r6, r6, #16
 8012592:	1992      	adds	r2, r2, r6
 8012594:	19d2      	adds	r2, r2, r7
 8012596:	0416      	lsls	r6, r2, #16
 8012598:	b29b      	uxth	r3, r3
 801259a:	431e      	orrs	r6, r3
 801259c:	600e      	str	r6, [r1, #0]
 801259e:	cd40      	ldmia	r5!, {r6}
 80125a0:	684b      	ldr	r3, [r1, #4]
 80125a2:	0c36      	lsrs	r6, r6, #16
 80125a4:	4346      	muls	r6, r0
 80125a6:	b29b      	uxth	r3, r3
 80125a8:	0c12      	lsrs	r2, r2, #16
 80125aa:	18f3      	adds	r3, r6, r3
 80125ac:	189b      	adds	r3, r3, r2
 80125ae:	9a05      	ldr	r2, [sp, #20]
 80125b0:	0c1f      	lsrs	r7, r3, #16
 80125b2:	3104      	adds	r1, #4
 80125b4:	42aa      	cmp	r2, r5
 80125b6:	d8e7      	bhi.n	8012588 <__multiply+0x110>
 80125b8:	4662      	mov	r2, ip
 80125ba:	9906      	ldr	r1, [sp, #24]
 80125bc:	5053      	str	r3, [r2, r1]
 80125be:	9b01      	ldr	r3, [sp, #4]
 80125c0:	3304      	adds	r3, #4
 80125c2:	9301      	str	r3, [sp, #4]
 80125c4:	2304      	movs	r3, #4
 80125c6:	449c      	add	ip, r3
 80125c8:	e79b      	b.n	8012502 <__multiply+0x8a>
 80125ca:	9b03      	ldr	r3, [sp, #12]
 80125cc:	3b01      	subs	r3, #1
 80125ce:	9303      	str	r3, [sp, #12]
 80125d0:	e79b      	b.n	801250a <__multiply+0x92>
 80125d2:	46c0      	nop			@ (mov r8, r8)
 80125d4:	08013c02 	.word	0x08013c02
 80125d8:	08013c13 	.word	0x08013c13

080125dc <__pow5mult>:
 80125dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80125de:	2303      	movs	r3, #3
 80125e0:	0015      	movs	r5, r2
 80125e2:	0007      	movs	r7, r0
 80125e4:	000e      	movs	r6, r1
 80125e6:	401a      	ands	r2, r3
 80125e8:	421d      	tst	r5, r3
 80125ea:	d008      	beq.n	80125fe <__pow5mult+0x22>
 80125ec:	4925      	ldr	r1, [pc, #148]	@ (8012684 <__pow5mult+0xa8>)
 80125ee:	3a01      	subs	r2, #1
 80125f0:	0092      	lsls	r2, r2, #2
 80125f2:	5852      	ldr	r2, [r2, r1]
 80125f4:	2300      	movs	r3, #0
 80125f6:	0031      	movs	r1, r6
 80125f8:	f7ff fe92 	bl	8012320 <__multadd>
 80125fc:	0006      	movs	r6, r0
 80125fe:	10ad      	asrs	r5, r5, #2
 8012600:	d03d      	beq.n	801267e <__pow5mult+0xa2>
 8012602:	69fc      	ldr	r4, [r7, #28]
 8012604:	2c00      	cmp	r4, #0
 8012606:	d10f      	bne.n	8012628 <__pow5mult+0x4c>
 8012608:	2010      	movs	r0, #16
 801260a:	f7ff fd65 	bl	80120d8 <malloc>
 801260e:	1e02      	subs	r2, r0, #0
 8012610:	61f8      	str	r0, [r7, #28]
 8012612:	d105      	bne.n	8012620 <__pow5mult+0x44>
 8012614:	21b4      	movs	r1, #180	@ 0xb4
 8012616:	4b1c      	ldr	r3, [pc, #112]	@ (8012688 <__pow5mult+0xac>)
 8012618:	481c      	ldr	r0, [pc, #112]	@ (801268c <__pow5mult+0xb0>)
 801261a:	31ff      	adds	r1, #255	@ 0xff
 801261c:	f7fe fe72 	bl	8011304 <__assert_func>
 8012620:	6044      	str	r4, [r0, #4]
 8012622:	6084      	str	r4, [r0, #8]
 8012624:	6004      	str	r4, [r0, #0]
 8012626:	60c4      	str	r4, [r0, #12]
 8012628:	69fb      	ldr	r3, [r7, #28]
 801262a:	689c      	ldr	r4, [r3, #8]
 801262c:	9301      	str	r3, [sp, #4]
 801262e:	2c00      	cmp	r4, #0
 8012630:	d108      	bne.n	8012644 <__pow5mult+0x68>
 8012632:	0038      	movs	r0, r7
 8012634:	4916      	ldr	r1, [pc, #88]	@ (8012690 <__pow5mult+0xb4>)
 8012636:	f7ff ff07 	bl	8012448 <__i2b>
 801263a:	9b01      	ldr	r3, [sp, #4]
 801263c:	0004      	movs	r4, r0
 801263e:	6098      	str	r0, [r3, #8]
 8012640:	2300      	movs	r3, #0
 8012642:	6003      	str	r3, [r0, #0]
 8012644:	2301      	movs	r3, #1
 8012646:	421d      	tst	r5, r3
 8012648:	d00a      	beq.n	8012660 <__pow5mult+0x84>
 801264a:	0031      	movs	r1, r6
 801264c:	0022      	movs	r2, r4
 801264e:	0038      	movs	r0, r7
 8012650:	f7ff ff12 	bl	8012478 <__multiply>
 8012654:	0031      	movs	r1, r6
 8012656:	9001      	str	r0, [sp, #4]
 8012658:	0038      	movs	r0, r7
 801265a:	f7ff fe3d 	bl	80122d8 <_Bfree>
 801265e:	9e01      	ldr	r6, [sp, #4]
 8012660:	106d      	asrs	r5, r5, #1
 8012662:	d00c      	beq.n	801267e <__pow5mult+0xa2>
 8012664:	6820      	ldr	r0, [r4, #0]
 8012666:	2800      	cmp	r0, #0
 8012668:	d107      	bne.n	801267a <__pow5mult+0x9e>
 801266a:	0022      	movs	r2, r4
 801266c:	0021      	movs	r1, r4
 801266e:	0038      	movs	r0, r7
 8012670:	f7ff ff02 	bl	8012478 <__multiply>
 8012674:	2300      	movs	r3, #0
 8012676:	6020      	str	r0, [r4, #0]
 8012678:	6003      	str	r3, [r0, #0]
 801267a:	0004      	movs	r4, r0
 801267c:	e7e2      	b.n	8012644 <__pow5mult+0x68>
 801267e:	0030      	movs	r0, r6
 8012680:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012682:	46c0      	nop			@ (mov r8, r8)
 8012684:	08013c6c 	.word	0x08013c6c
 8012688:	08013af0 	.word	0x08013af0
 801268c:	08013c13 	.word	0x08013c13
 8012690:	00000271 	.word	0x00000271

08012694 <__lshift>:
 8012694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012696:	000c      	movs	r4, r1
 8012698:	0016      	movs	r6, r2
 801269a:	6923      	ldr	r3, [r4, #16]
 801269c:	1157      	asrs	r7, r2, #5
 801269e:	b085      	sub	sp, #20
 80126a0:	18fb      	adds	r3, r7, r3
 80126a2:	9301      	str	r3, [sp, #4]
 80126a4:	3301      	adds	r3, #1
 80126a6:	9300      	str	r3, [sp, #0]
 80126a8:	6849      	ldr	r1, [r1, #4]
 80126aa:	68a3      	ldr	r3, [r4, #8]
 80126ac:	9002      	str	r0, [sp, #8]
 80126ae:	9a00      	ldr	r2, [sp, #0]
 80126b0:	4293      	cmp	r3, r2
 80126b2:	db10      	blt.n	80126d6 <__lshift+0x42>
 80126b4:	9802      	ldr	r0, [sp, #8]
 80126b6:	f7ff fdcb 	bl	8012250 <_Balloc>
 80126ba:	2300      	movs	r3, #0
 80126bc:	0001      	movs	r1, r0
 80126be:	0005      	movs	r5, r0
 80126c0:	001a      	movs	r2, r3
 80126c2:	3114      	adds	r1, #20
 80126c4:	4298      	cmp	r0, r3
 80126c6:	d10c      	bne.n	80126e2 <__lshift+0x4e>
 80126c8:	21ef      	movs	r1, #239	@ 0xef
 80126ca:	002a      	movs	r2, r5
 80126cc:	4b25      	ldr	r3, [pc, #148]	@ (8012764 <__lshift+0xd0>)
 80126ce:	4826      	ldr	r0, [pc, #152]	@ (8012768 <__lshift+0xd4>)
 80126d0:	0049      	lsls	r1, r1, #1
 80126d2:	f7fe fe17 	bl	8011304 <__assert_func>
 80126d6:	3101      	adds	r1, #1
 80126d8:	005b      	lsls	r3, r3, #1
 80126da:	e7e8      	b.n	80126ae <__lshift+0x1a>
 80126dc:	0098      	lsls	r0, r3, #2
 80126de:	500a      	str	r2, [r1, r0]
 80126e0:	3301      	adds	r3, #1
 80126e2:	42bb      	cmp	r3, r7
 80126e4:	dbfa      	blt.n	80126dc <__lshift+0x48>
 80126e6:	43fb      	mvns	r3, r7
 80126e8:	17db      	asrs	r3, r3, #31
 80126ea:	401f      	ands	r7, r3
 80126ec:	00bf      	lsls	r7, r7, #2
 80126ee:	0023      	movs	r3, r4
 80126f0:	201f      	movs	r0, #31
 80126f2:	19c9      	adds	r1, r1, r7
 80126f4:	0037      	movs	r7, r6
 80126f6:	6922      	ldr	r2, [r4, #16]
 80126f8:	3314      	adds	r3, #20
 80126fa:	0092      	lsls	r2, r2, #2
 80126fc:	189a      	adds	r2, r3, r2
 80126fe:	4007      	ands	r7, r0
 8012700:	4206      	tst	r6, r0
 8012702:	d029      	beq.n	8012758 <__lshift+0xc4>
 8012704:	3001      	adds	r0, #1
 8012706:	1bc0      	subs	r0, r0, r7
 8012708:	9003      	str	r0, [sp, #12]
 801270a:	468c      	mov	ip, r1
 801270c:	2000      	movs	r0, #0
 801270e:	681e      	ldr	r6, [r3, #0]
 8012710:	40be      	lsls	r6, r7
 8012712:	4306      	orrs	r6, r0
 8012714:	4660      	mov	r0, ip
 8012716:	c040      	stmia	r0!, {r6}
 8012718:	4684      	mov	ip, r0
 801271a:	9e03      	ldr	r6, [sp, #12]
 801271c:	cb01      	ldmia	r3!, {r0}
 801271e:	40f0      	lsrs	r0, r6
 8012720:	429a      	cmp	r2, r3
 8012722:	d8f4      	bhi.n	801270e <__lshift+0x7a>
 8012724:	0026      	movs	r6, r4
 8012726:	3615      	adds	r6, #21
 8012728:	2304      	movs	r3, #4
 801272a:	42b2      	cmp	r2, r6
 801272c:	d304      	bcc.n	8012738 <__lshift+0xa4>
 801272e:	1b13      	subs	r3, r2, r4
 8012730:	3b15      	subs	r3, #21
 8012732:	089b      	lsrs	r3, r3, #2
 8012734:	3301      	adds	r3, #1
 8012736:	009b      	lsls	r3, r3, #2
 8012738:	50c8      	str	r0, [r1, r3]
 801273a:	2800      	cmp	r0, #0
 801273c:	d002      	beq.n	8012744 <__lshift+0xb0>
 801273e:	9b01      	ldr	r3, [sp, #4]
 8012740:	3302      	adds	r3, #2
 8012742:	9300      	str	r3, [sp, #0]
 8012744:	9b00      	ldr	r3, [sp, #0]
 8012746:	9802      	ldr	r0, [sp, #8]
 8012748:	3b01      	subs	r3, #1
 801274a:	0021      	movs	r1, r4
 801274c:	612b      	str	r3, [r5, #16]
 801274e:	f7ff fdc3 	bl	80122d8 <_Bfree>
 8012752:	0028      	movs	r0, r5
 8012754:	b005      	add	sp, #20
 8012756:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012758:	cb01      	ldmia	r3!, {r0}
 801275a:	c101      	stmia	r1!, {r0}
 801275c:	429a      	cmp	r2, r3
 801275e:	d8fb      	bhi.n	8012758 <__lshift+0xc4>
 8012760:	e7f0      	b.n	8012744 <__lshift+0xb0>
 8012762:	46c0      	nop			@ (mov r8, r8)
 8012764:	08013c02 	.word	0x08013c02
 8012768:	08013c13 	.word	0x08013c13

0801276c <__mcmp>:
 801276c:	b530      	push	{r4, r5, lr}
 801276e:	690b      	ldr	r3, [r1, #16]
 8012770:	6904      	ldr	r4, [r0, #16]
 8012772:	0002      	movs	r2, r0
 8012774:	1ae0      	subs	r0, r4, r3
 8012776:	429c      	cmp	r4, r3
 8012778:	d10f      	bne.n	801279a <__mcmp+0x2e>
 801277a:	3214      	adds	r2, #20
 801277c:	009b      	lsls	r3, r3, #2
 801277e:	3114      	adds	r1, #20
 8012780:	0014      	movs	r4, r2
 8012782:	18c9      	adds	r1, r1, r3
 8012784:	18d2      	adds	r2, r2, r3
 8012786:	3a04      	subs	r2, #4
 8012788:	3904      	subs	r1, #4
 801278a:	6815      	ldr	r5, [r2, #0]
 801278c:	680b      	ldr	r3, [r1, #0]
 801278e:	429d      	cmp	r5, r3
 8012790:	d004      	beq.n	801279c <__mcmp+0x30>
 8012792:	2001      	movs	r0, #1
 8012794:	429d      	cmp	r5, r3
 8012796:	d200      	bcs.n	801279a <__mcmp+0x2e>
 8012798:	3802      	subs	r0, #2
 801279a:	bd30      	pop	{r4, r5, pc}
 801279c:	4294      	cmp	r4, r2
 801279e:	d3f2      	bcc.n	8012786 <__mcmp+0x1a>
 80127a0:	e7fb      	b.n	801279a <__mcmp+0x2e>
	...

080127a4 <__mdiff>:
 80127a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80127a6:	000c      	movs	r4, r1
 80127a8:	b087      	sub	sp, #28
 80127aa:	9000      	str	r0, [sp, #0]
 80127ac:	0011      	movs	r1, r2
 80127ae:	0020      	movs	r0, r4
 80127b0:	0017      	movs	r7, r2
 80127b2:	f7ff ffdb 	bl	801276c <__mcmp>
 80127b6:	1e05      	subs	r5, r0, #0
 80127b8:	d110      	bne.n	80127dc <__mdiff+0x38>
 80127ba:	0001      	movs	r1, r0
 80127bc:	9800      	ldr	r0, [sp, #0]
 80127be:	f7ff fd47 	bl	8012250 <_Balloc>
 80127c2:	1e02      	subs	r2, r0, #0
 80127c4:	d104      	bne.n	80127d0 <__mdiff+0x2c>
 80127c6:	4b40      	ldr	r3, [pc, #256]	@ (80128c8 <__mdiff+0x124>)
 80127c8:	4840      	ldr	r0, [pc, #256]	@ (80128cc <__mdiff+0x128>)
 80127ca:	4941      	ldr	r1, [pc, #260]	@ (80128d0 <__mdiff+0x12c>)
 80127cc:	f7fe fd9a 	bl	8011304 <__assert_func>
 80127d0:	2301      	movs	r3, #1
 80127d2:	6145      	str	r5, [r0, #20]
 80127d4:	6103      	str	r3, [r0, #16]
 80127d6:	0010      	movs	r0, r2
 80127d8:	b007      	add	sp, #28
 80127da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80127dc:	2600      	movs	r6, #0
 80127de:	42b0      	cmp	r0, r6
 80127e0:	da03      	bge.n	80127ea <__mdiff+0x46>
 80127e2:	0023      	movs	r3, r4
 80127e4:	003c      	movs	r4, r7
 80127e6:	001f      	movs	r7, r3
 80127e8:	3601      	adds	r6, #1
 80127ea:	6861      	ldr	r1, [r4, #4]
 80127ec:	9800      	ldr	r0, [sp, #0]
 80127ee:	f7ff fd2f 	bl	8012250 <_Balloc>
 80127f2:	1e02      	subs	r2, r0, #0
 80127f4:	d103      	bne.n	80127fe <__mdiff+0x5a>
 80127f6:	4b34      	ldr	r3, [pc, #208]	@ (80128c8 <__mdiff+0x124>)
 80127f8:	4834      	ldr	r0, [pc, #208]	@ (80128cc <__mdiff+0x128>)
 80127fa:	4936      	ldr	r1, [pc, #216]	@ (80128d4 <__mdiff+0x130>)
 80127fc:	e7e6      	b.n	80127cc <__mdiff+0x28>
 80127fe:	6923      	ldr	r3, [r4, #16]
 8012800:	3414      	adds	r4, #20
 8012802:	9300      	str	r3, [sp, #0]
 8012804:	009b      	lsls	r3, r3, #2
 8012806:	18e3      	adds	r3, r4, r3
 8012808:	0021      	movs	r1, r4
 801280a:	9401      	str	r4, [sp, #4]
 801280c:	003c      	movs	r4, r7
 801280e:	9302      	str	r3, [sp, #8]
 8012810:	693b      	ldr	r3, [r7, #16]
 8012812:	3414      	adds	r4, #20
 8012814:	009b      	lsls	r3, r3, #2
 8012816:	18e3      	adds	r3, r4, r3
 8012818:	9303      	str	r3, [sp, #12]
 801281a:	0003      	movs	r3, r0
 801281c:	60c6      	str	r6, [r0, #12]
 801281e:	468c      	mov	ip, r1
 8012820:	2000      	movs	r0, #0
 8012822:	3314      	adds	r3, #20
 8012824:	9304      	str	r3, [sp, #16]
 8012826:	9305      	str	r3, [sp, #20]
 8012828:	4663      	mov	r3, ip
 801282a:	cb20      	ldmia	r3!, {r5}
 801282c:	b2a9      	uxth	r1, r5
 801282e:	000e      	movs	r6, r1
 8012830:	469c      	mov	ip, r3
 8012832:	cc08      	ldmia	r4!, {r3}
 8012834:	0c2d      	lsrs	r5, r5, #16
 8012836:	b299      	uxth	r1, r3
 8012838:	1a71      	subs	r1, r6, r1
 801283a:	1809      	adds	r1, r1, r0
 801283c:	0c1b      	lsrs	r3, r3, #16
 801283e:	1408      	asrs	r0, r1, #16
 8012840:	1aeb      	subs	r3, r5, r3
 8012842:	181b      	adds	r3, r3, r0
 8012844:	1418      	asrs	r0, r3, #16
 8012846:	b289      	uxth	r1, r1
 8012848:	041b      	lsls	r3, r3, #16
 801284a:	4319      	orrs	r1, r3
 801284c:	9b05      	ldr	r3, [sp, #20]
 801284e:	c302      	stmia	r3!, {r1}
 8012850:	9305      	str	r3, [sp, #20]
 8012852:	9b03      	ldr	r3, [sp, #12]
 8012854:	42a3      	cmp	r3, r4
 8012856:	d8e7      	bhi.n	8012828 <__mdiff+0x84>
 8012858:	0039      	movs	r1, r7
 801285a:	9c03      	ldr	r4, [sp, #12]
 801285c:	3115      	adds	r1, #21
 801285e:	2304      	movs	r3, #4
 8012860:	428c      	cmp	r4, r1
 8012862:	d304      	bcc.n	801286e <__mdiff+0xca>
 8012864:	1be3      	subs	r3, r4, r7
 8012866:	3b15      	subs	r3, #21
 8012868:	089b      	lsrs	r3, r3, #2
 801286a:	3301      	adds	r3, #1
 801286c:	009b      	lsls	r3, r3, #2
 801286e:	9901      	ldr	r1, [sp, #4]
 8012870:	18cd      	adds	r5, r1, r3
 8012872:	9904      	ldr	r1, [sp, #16]
 8012874:	002e      	movs	r6, r5
 8012876:	18cb      	adds	r3, r1, r3
 8012878:	001f      	movs	r7, r3
 801287a:	9902      	ldr	r1, [sp, #8]
 801287c:	428e      	cmp	r6, r1
 801287e:	d311      	bcc.n	80128a4 <__mdiff+0x100>
 8012880:	9c02      	ldr	r4, [sp, #8]
 8012882:	1ee9      	subs	r1, r5, #3
 8012884:	2000      	movs	r0, #0
 8012886:	428c      	cmp	r4, r1
 8012888:	d304      	bcc.n	8012894 <__mdiff+0xf0>
 801288a:	0021      	movs	r1, r4
 801288c:	3103      	adds	r1, #3
 801288e:	1b49      	subs	r1, r1, r5
 8012890:	0889      	lsrs	r1, r1, #2
 8012892:	0088      	lsls	r0, r1, #2
 8012894:	181b      	adds	r3, r3, r0
 8012896:	3b04      	subs	r3, #4
 8012898:	6819      	ldr	r1, [r3, #0]
 801289a:	2900      	cmp	r1, #0
 801289c:	d010      	beq.n	80128c0 <__mdiff+0x11c>
 801289e:	9b00      	ldr	r3, [sp, #0]
 80128a0:	6113      	str	r3, [r2, #16]
 80128a2:	e798      	b.n	80127d6 <__mdiff+0x32>
 80128a4:	4684      	mov	ip, r0
 80128a6:	ce02      	ldmia	r6!, {r1}
 80128a8:	b288      	uxth	r0, r1
 80128aa:	4460      	add	r0, ip
 80128ac:	1400      	asrs	r0, r0, #16
 80128ae:	0c0c      	lsrs	r4, r1, #16
 80128b0:	1904      	adds	r4, r0, r4
 80128b2:	4461      	add	r1, ip
 80128b4:	1420      	asrs	r0, r4, #16
 80128b6:	b289      	uxth	r1, r1
 80128b8:	0424      	lsls	r4, r4, #16
 80128ba:	4321      	orrs	r1, r4
 80128bc:	c702      	stmia	r7!, {r1}
 80128be:	e7dc      	b.n	801287a <__mdiff+0xd6>
 80128c0:	9900      	ldr	r1, [sp, #0]
 80128c2:	3901      	subs	r1, #1
 80128c4:	9100      	str	r1, [sp, #0]
 80128c6:	e7e6      	b.n	8012896 <__mdiff+0xf2>
 80128c8:	08013c02 	.word	0x08013c02
 80128cc:	08013c13 	.word	0x08013c13
 80128d0:	00000237 	.word	0x00000237
 80128d4:	00000245 	.word	0x00000245

080128d8 <__d2b>:
 80128d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80128da:	2101      	movs	r1, #1
 80128dc:	0016      	movs	r6, r2
 80128de:	001f      	movs	r7, r3
 80128e0:	f7ff fcb6 	bl	8012250 <_Balloc>
 80128e4:	1e04      	subs	r4, r0, #0
 80128e6:	d105      	bne.n	80128f4 <__d2b+0x1c>
 80128e8:	0022      	movs	r2, r4
 80128ea:	4b25      	ldr	r3, [pc, #148]	@ (8012980 <__d2b+0xa8>)
 80128ec:	4825      	ldr	r0, [pc, #148]	@ (8012984 <__d2b+0xac>)
 80128ee:	4926      	ldr	r1, [pc, #152]	@ (8012988 <__d2b+0xb0>)
 80128f0:	f7fe fd08 	bl	8011304 <__assert_func>
 80128f4:	033b      	lsls	r3, r7, #12
 80128f6:	007d      	lsls	r5, r7, #1
 80128f8:	0b1b      	lsrs	r3, r3, #12
 80128fa:	0d6d      	lsrs	r5, r5, #21
 80128fc:	d002      	beq.n	8012904 <__d2b+0x2c>
 80128fe:	2280      	movs	r2, #128	@ 0x80
 8012900:	0352      	lsls	r2, r2, #13
 8012902:	4313      	orrs	r3, r2
 8012904:	9301      	str	r3, [sp, #4]
 8012906:	2e00      	cmp	r6, #0
 8012908:	d025      	beq.n	8012956 <__d2b+0x7e>
 801290a:	4668      	mov	r0, sp
 801290c:	9600      	str	r6, [sp, #0]
 801290e:	f7ff fd6c 	bl	80123ea <__lo0bits>
 8012912:	9b01      	ldr	r3, [sp, #4]
 8012914:	9900      	ldr	r1, [sp, #0]
 8012916:	2800      	cmp	r0, #0
 8012918:	d01b      	beq.n	8012952 <__d2b+0x7a>
 801291a:	2220      	movs	r2, #32
 801291c:	001e      	movs	r6, r3
 801291e:	1a12      	subs	r2, r2, r0
 8012920:	4096      	lsls	r6, r2
 8012922:	0032      	movs	r2, r6
 8012924:	40c3      	lsrs	r3, r0
 8012926:	430a      	orrs	r2, r1
 8012928:	6162      	str	r2, [r4, #20]
 801292a:	9301      	str	r3, [sp, #4]
 801292c:	9e01      	ldr	r6, [sp, #4]
 801292e:	61a6      	str	r6, [r4, #24]
 8012930:	1e73      	subs	r3, r6, #1
 8012932:	419e      	sbcs	r6, r3
 8012934:	3601      	adds	r6, #1
 8012936:	6126      	str	r6, [r4, #16]
 8012938:	2d00      	cmp	r5, #0
 801293a:	d014      	beq.n	8012966 <__d2b+0x8e>
 801293c:	2635      	movs	r6, #53	@ 0x35
 801293e:	4b13      	ldr	r3, [pc, #76]	@ (801298c <__d2b+0xb4>)
 8012940:	18ed      	adds	r5, r5, r3
 8012942:	9b08      	ldr	r3, [sp, #32]
 8012944:	182d      	adds	r5, r5, r0
 8012946:	601d      	str	r5, [r3, #0]
 8012948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801294a:	1a36      	subs	r6, r6, r0
 801294c:	601e      	str	r6, [r3, #0]
 801294e:	0020      	movs	r0, r4
 8012950:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012952:	6161      	str	r1, [r4, #20]
 8012954:	e7ea      	b.n	801292c <__d2b+0x54>
 8012956:	a801      	add	r0, sp, #4
 8012958:	f7ff fd47 	bl	80123ea <__lo0bits>
 801295c:	9b01      	ldr	r3, [sp, #4]
 801295e:	2601      	movs	r6, #1
 8012960:	6163      	str	r3, [r4, #20]
 8012962:	3020      	adds	r0, #32
 8012964:	e7e7      	b.n	8012936 <__d2b+0x5e>
 8012966:	4b0a      	ldr	r3, [pc, #40]	@ (8012990 <__d2b+0xb8>)
 8012968:	18c0      	adds	r0, r0, r3
 801296a:	9b08      	ldr	r3, [sp, #32]
 801296c:	6018      	str	r0, [r3, #0]
 801296e:	4b09      	ldr	r3, [pc, #36]	@ (8012994 <__d2b+0xbc>)
 8012970:	18f3      	adds	r3, r6, r3
 8012972:	009b      	lsls	r3, r3, #2
 8012974:	18e3      	adds	r3, r4, r3
 8012976:	6958      	ldr	r0, [r3, #20]
 8012978:	f7ff fd16 	bl	80123a8 <__hi0bits>
 801297c:	0176      	lsls	r6, r6, #5
 801297e:	e7e3      	b.n	8012948 <__d2b+0x70>
 8012980:	08013c02 	.word	0x08013c02
 8012984:	08013c13 	.word	0x08013c13
 8012988:	0000030f 	.word	0x0000030f
 801298c:	fffffbcd 	.word	0xfffffbcd
 8012990:	fffffbce 	.word	0xfffffbce
 8012994:	3fffffff 	.word	0x3fffffff

08012998 <__ssputs_r>:
 8012998:	b5f0      	push	{r4, r5, r6, r7, lr}
 801299a:	688e      	ldr	r6, [r1, #8]
 801299c:	b085      	sub	sp, #20
 801299e:	001f      	movs	r7, r3
 80129a0:	000c      	movs	r4, r1
 80129a2:	680b      	ldr	r3, [r1, #0]
 80129a4:	9002      	str	r0, [sp, #8]
 80129a6:	9203      	str	r2, [sp, #12]
 80129a8:	42be      	cmp	r6, r7
 80129aa:	d830      	bhi.n	8012a0e <__ssputs_r+0x76>
 80129ac:	210c      	movs	r1, #12
 80129ae:	5e62      	ldrsh	r2, [r4, r1]
 80129b0:	2190      	movs	r1, #144	@ 0x90
 80129b2:	00c9      	lsls	r1, r1, #3
 80129b4:	420a      	tst	r2, r1
 80129b6:	d028      	beq.n	8012a0a <__ssputs_r+0x72>
 80129b8:	2003      	movs	r0, #3
 80129ba:	6921      	ldr	r1, [r4, #16]
 80129bc:	1a5b      	subs	r3, r3, r1
 80129be:	9301      	str	r3, [sp, #4]
 80129c0:	6963      	ldr	r3, [r4, #20]
 80129c2:	4343      	muls	r3, r0
 80129c4:	9801      	ldr	r0, [sp, #4]
 80129c6:	0fdd      	lsrs	r5, r3, #31
 80129c8:	18ed      	adds	r5, r5, r3
 80129ca:	1c7b      	adds	r3, r7, #1
 80129cc:	181b      	adds	r3, r3, r0
 80129ce:	106d      	asrs	r5, r5, #1
 80129d0:	42ab      	cmp	r3, r5
 80129d2:	d900      	bls.n	80129d6 <__ssputs_r+0x3e>
 80129d4:	001d      	movs	r5, r3
 80129d6:	0552      	lsls	r2, r2, #21
 80129d8:	d528      	bpl.n	8012a2c <__ssputs_r+0x94>
 80129da:	0029      	movs	r1, r5
 80129dc:	9802      	ldr	r0, [sp, #8]
 80129de:	f7ff fba7 	bl	8012130 <_malloc_r>
 80129e2:	1e06      	subs	r6, r0, #0
 80129e4:	d02c      	beq.n	8012a40 <__ssputs_r+0xa8>
 80129e6:	9a01      	ldr	r2, [sp, #4]
 80129e8:	6921      	ldr	r1, [r4, #16]
 80129ea:	f000 fc35 	bl	8013258 <memcpy>
 80129ee:	89a2      	ldrh	r2, [r4, #12]
 80129f0:	4b18      	ldr	r3, [pc, #96]	@ (8012a54 <__ssputs_r+0xbc>)
 80129f2:	401a      	ands	r2, r3
 80129f4:	2380      	movs	r3, #128	@ 0x80
 80129f6:	4313      	orrs	r3, r2
 80129f8:	81a3      	strh	r3, [r4, #12]
 80129fa:	9b01      	ldr	r3, [sp, #4]
 80129fc:	6126      	str	r6, [r4, #16]
 80129fe:	18f6      	adds	r6, r6, r3
 8012a00:	6026      	str	r6, [r4, #0]
 8012a02:	003e      	movs	r6, r7
 8012a04:	6165      	str	r5, [r4, #20]
 8012a06:	1aed      	subs	r5, r5, r3
 8012a08:	60a5      	str	r5, [r4, #8]
 8012a0a:	42be      	cmp	r6, r7
 8012a0c:	d900      	bls.n	8012a10 <__ssputs_r+0x78>
 8012a0e:	003e      	movs	r6, r7
 8012a10:	0032      	movs	r2, r6
 8012a12:	9903      	ldr	r1, [sp, #12]
 8012a14:	6820      	ldr	r0, [r4, #0]
 8012a16:	f000 fbf9 	bl	801320c <memmove>
 8012a1a:	2000      	movs	r0, #0
 8012a1c:	68a3      	ldr	r3, [r4, #8]
 8012a1e:	1b9b      	subs	r3, r3, r6
 8012a20:	60a3      	str	r3, [r4, #8]
 8012a22:	6823      	ldr	r3, [r4, #0]
 8012a24:	199b      	adds	r3, r3, r6
 8012a26:	6023      	str	r3, [r4, #0]
 8012a28:	b005      	add	sp, #20
 8012a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a2c:	002a      	movs	r2, r5
 8012a2e:	9802      	ldr	r0, [sp, #8]
 8012a30:	f000 fc61 	bl	80132f6 <_realloc_r>
 8012a34:	1e06      	subs	r6, r0, #0
 8012a36:	d1e0      	bne.n	80129fa <__ssputs_r+0x62>
 8012a38:	6921      	ldr	r1, [r4, #16]
 8012a3a:	9802      	ldr	r0, [sp, #8]
 8012a3c:	f7ff fb02 	bl	8012044 <_free_r>
 8012a40:	230c      	movs	r3, #12
 8012a42:	2001      	movs	r0, #1
 8012a44:	9a02      	ldr	r2, [sp, #8]
 8012a46:	4240      	negs	r0, r0
 8012a48:	6013      	str	r3, [r2, #0]
 8012a4a:	89a2      	ldrh	r2, [r4, #12]
 8012a4c:	3334      	adds	r3, #52	@ 0x34
 8012a4e:	4313      	orrs	r3, r2
 8012a50:	81a3      	strh	r3, [r4, #12]
 8012a52:	e7e9      	b.n	8012a28 <__ssputs_r+0x90>
 8012a54:	fffffb7f 	.word	0xfffffb7f

08012a58 <_svfiprintf_r>:
 8012a58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012a5a:	b0a1      	sub	sp, #132	@ 0x84
 8012a5c:	9003      	str	r0, [sp, #12]
 8012a5e:	001d      	movs	r5, r3
 8012a60:	898b      	ldrh	r3, [r1, #12]
 8012a62:	000f      	movs	r7, r1
 8012a64:	0016      	movs	r6, r2
 8012a66:	061b      	lsls	r3, r3, #24
 8012a68:	d511      	bpl.n	8012a8e <_svfiprintf_r+0x36>
 8012a6a:	690b      	ldr	r3, [r1, #16]
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d10e      	bne.n	8012a8e <_svfiprintf_r+0x36>
 8012a70:	2140      	movs	r1, #64	@ 0x40
 8012a72:	f7ff fb5d 	bl	8012130 <_malloc_r>
 8012a76:	6038      	str	r0, [r7, #0]
 8012a78:	6138      	str	r0, [r7, #16]
 8012a7a:	2800      	cmp	r0, #0
 8012a7c:	d105      	bne.n	8012a8a <_svfiprintf_r+0x32>
 8012a7e:	230c      	movs	r3, #12
 8012a80:	9a03      	ldr	r2, [sp, #12]
 8012a82:	6013      	str	r3, [r2, #0]
 8012a84:	2001      	movs	r0, #1
 8012a86:	4240      	negs	r0, r0
 8012a88:	e0cf      	b.n	8012c2a <_svfiprintf_r+0x1d2>
 8012a8a:	2340      	movs	r3, #64	@ 0x40
 8012a8c:	617b      	str	r3, [r7, #20]
 8012a8e:	2300      	movs	r3, #0
 8012a90:	ac08      	add	r4, sp, #32
 8012a92:	6163      	str	r3, [r4, #20]
 8012a94:	3320      	adds	r3, #32
 8012a96:	7663      	strb	r3, [r4, #25]
 8012a98:	3310      	adds	r3, #16
 8012a9a:	76a3      	strb	r3, [r4, #26]
 8012a9c:	9507      	str	r5, [sp, #28]
 8012a9e:	0035      	movs	r5, r6
 8012aa0:	782b      	ldrb	r3, [r5, #0]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d001      	beq.n	8012aaa <_svfiprintf_r+0x52>
 8012aa6:	2b25      	cmp	r3, #37	@ 0x25
 8012aa8:	d148      	bne.n	8012b3c <_svfiprintf_r+0xe4>
 8012aaa:	1bab      	subs	r3, r5, r6
 8012aac:	9305      	str	r3, [sp, #20]
 8012aae:	42b5      	cmp	r5, r6
 8012ab0:	d00b      	beq.n	8012aca <_svfiprintf_r+0x72>
 8012ab2:	0032      	movs	r2, r6
 8012ab4:	0039      	movs	r1, r7
 8012ab6:	9803      	ldr	r0, [sp, #12]
 8012ab8:	f7ff ff6e 	bl	8012998 <__ssputs_r>
 8012abc:	3001      	adds	r0, #1
 8012abe:	d100      	bne.n	8012ac2 <_svfiprintf_r+0x6a>
 8012ac0:	e0ae      	b.n	8012c20 <_svfiprintf_r+0x1c8>
 8012ac2:	6963      	ldr	r3, [r4, #20]
 8012ac4:	9a05      	ldr	r2, [sp, #20]
 8012ac6:	189b      	adds	r3, r3, r2
 8012ac8:	6163      	str	r3, [r4, #20]
 8012aca:	782b      	ldrb	r3, [r5, #0]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d100      	bne.n	8012ad2 <_svfiprintf_r+0x7a>
 8012ad0:	e0a6      	b.n	8012c20 <_svfiprintf_r+0x1c8>
 8012ad2:	2201      	movs	r2, #1
 8012ad4:	2300      	movs	r3, #0
 8012ad6:	4252      	negs	r2, r2
 8012ad8:	6062      	str	r2, [r4, #4]
 8012ada:	a904      	add	r1, sp, #16
 8012adc:	3254      	adds	r2, #84	@ 0x54
 8012ade:	1852      	adds	r2, r2, r1
 8012ae0:	1c6e      	adds	r6, r5, #1
 8012ae2:	6023      	str	r3, [r4, #0]
 8012ae4:	60e3      	str	r3, [r4, #12]
 8012ae6:	60a3      	str	r3, [r4, #8]
 8012ae8:	7013      	strb	r3, [r2, #0]
 8012aea:	65a3      	str	r3, [r4, #88]	@ 0x58
 8012aec:	4b54      	ldr	r3, [pc, #336]	@ (8012c40 <_svfiprintf_r+0x1e8>)
 8012aee:	2205      	movs	r2, #5
 8012af0:	0018      	movs	r0, r3
 8012af2:	7831      	ldrb	r1, [r6, #0]
 8012af4:	9305      	str	r3, [sp, #20]
 8012af6:	f7fe fbfa 	bl	80112ee <memchr>
 8012afa:	1c75      	adds	r5, r6, #1
 8012afc:	2800      	cmp	r0, #0
 8012afe:	d11f      	bne.n	8012b40 <_svfiprintf_r+0xe8>
 8012b00:	6822      	ldr	r2, [r4, #0]
 8012b02:	06d3      	lsls	r3, r2, #27
 8012b04:	d504      	bpl.n	8012b10 <_svfiprintf_r+0xb8>
 8012b06:	2353      	movs	r3, #83	@ 0x53
 8012b08:	a904      	add	r1, sp, #16
 8012b0a:	185b      	adds	r3, r3, r1
 8012b0c:	2120      	movs	r1, #32
 8012b0e:	7019      	strb	r1, [r3, #0]
 8012b10:	0713      	lsls	r3, r2, #28
 8012b12:	d504      	bpl.n	8012b1e <_svfiprintf_r+0xc6>
 8012b14:	2353      	movs	r3, #83	@ 0x53
 8012b16:	a904      	add	r1, sp, #16
 8012b18:	185b      	adds	r3, r3, r1
 8012b1a:	212b      	movs	r1, #43	@ 0x2b
 8012b1c:	7019      	strb	r1, [r3, #0]
 8012b1e:	7833      	ldrb	r3, [r6, #0]
 8012b20:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b22:	d016      	beq.n	8012b52 <_svfiprintf_r+0xfa>
 8012b24:	0035      	movs	r5, r6
 8012b26:	2100      	movs	r1, #0
 8012b28:	200a      	movs	r0, #10
 8012b2a:	68e3      	ldr	r3, [r4, #12]
 8012b2c:	782a      	ldrb	r2, [r5, #0]
 8012b2e:	1c6e      	adds	r6, r5, #1
 8012b30:	3a30      	subs	r2, #48	@ 0x30
 8012b32:	2a09      	cmp	r2, #9
 8012b34:	d950      	bls.n	8012bd8 <_svfiprintf_r+0x180>
 8012b36:	2900      	cmp	r1, #0
 8012b38:	d111      	bne.n	8012b5e <_svfiprintf_r+0x106>
 8012b3a:	e017      	b.n	8012b6c <_svfiprintf_r+0x114>
 8012b3c:	3501      	adds	r5, #1
 8012b3e:	e7af      	b.n	8012aa0 <_svfiprintf_r+0x48>
 8012b40:	9b05      	ldr	r3, [sp, #20]
 8012b42:	6822      	ldr	r2, [r4, #0]
 8012b44:	1ac0      	subs	r0, r0, r3
 8012b46:	2301      	movs	r3, #1
 8012b48:	4083      	lsls	r3, r0
 8012b4a:	4313      	orrs	r3, r2
 8012b4c:	002e      	movs	r6, r5
 8012b4e:	6023      	str	r3, [r4, #0]
 8012b50:	e7cc      	b.n	8012aec <_svfiprintf_r+0x94>
 8012b52:	9b07      	ldr	r3, [sp, #28]
 8012b54:	1d19      	adds	r1, r3, #4
 8012b56:	681b      	ldr	r3, [r3, #0]
 8012b58:	9107      	str	r1, [sp, #28]
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	db01      	blt.n	8012b62 <_svfiprintf_r+0x10a>
 8012b5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012b60:	e004      	b.n	8012b6c <_svfiprintf_r+0x114>
 8012b62:	425b      	negs	r3, r3
 8012b64:	60e3      	str	r3, [r4, #12]
 8012b66:	2302      	movs	r3, #2
 8012b68:	4313      	orrs	r3, r2
 8012b6a:	6023      	str	r3, [r4, #0]
 8012b6c:	782b      	ldrb	r3, [r5, #0]
 8012b6e:	2b2e      	cmp	r3, #46	@ 0x2e
 8012b70:	d10c      	bne.n	8012b8c <_svfiprintf_r+0x134>
 8012b72:	786b      	ldrb	r3, [r5, #1]
 8012b74:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b76:	d134      	bne.n	8012be2 <_svfiprintf_r+0x18a>
 8012b78:	9b07      	ldr	r3, [sp, #28]
 8012b7a:	3502      	adds	r5, #2
 8012b7c:	1d1a      	adds	r2, r3, #4
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	9207      	str	r2, [sp, #28]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	da01      	bge.n	8012b8a <_svfiprintf_r+0x132>
 8012b86:	2301      	movs	r3, #1
 8012b88:	425b      	negs	r3, r3
 8012b8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b8c:	4e2d      	ldr	r6, [pc, #180]	@ (8012c44 <_svfiprintf_r+0x1ec>)
 8012b8e:	2203      	movs	r2, #3
 8012b90:	0030      	movs	r0, r6
 8012b92:	7829      	ldrb	r1, [r5, #0]
 8012b94:	f7fe fbab 	bl	80112ee <memchr>
 8012b98:	2800      	cmp	r0, #0
 8012b9a:	d006      	beq.n	8012baa <_svfiprintf_r+0x152>
 8012b9c:	2340      	movs	r3, #64	@ 0x40
 8012b9e:	1b80      	subs	r0, r0, r6
 8012ba0:	4083      	lsls	r3, r0
 8012ba2:	6822      	ldr	r2, [r4, #0]
 8012ba4:	3501      	adds	r5, #1
 8012ba6:	4313      	orrs	r3, r2
 8012ba8:	6023      	str	r3, [r4, #0]
 8012baa:	7829      	ldrb	r1, [r5, #0]
 8012bac:	2206      	movs	r2, #6
 8012bae:	4826      	ldr	r0, [pc, #152]	@ (8012c48 <_svfiprintf_r+0x1f0>)
 8012bb0:	1c6e      	adds	r6, r5, #1
 8012bb2:	7621      	strb	r1, [r4, #24]
 8012bb4:	f7fe fb9b 	bl	80112ee <memchr>
 8012bb8:	2800      	cmp	r0, #0
 8012bba:	d038      	beq.n	8012c2e <_svfiprintf_r+0x1d6>
 8012bbc:	4b23      	ldr	r3, [pc, #140]	@ (8012c4c <_svfiprintf_r+0x1f4>)
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	d122      	bne.n	8012c08 <_svfiprintf_r+0x1b0>
 8012bc2:	2207      	movs	r2, #7
 8012bc4:	9b07      	ldr	r3, [sp, #28]
 8012bc6:	3307      	adds	r3, #7
 8012bc8:	4393      	bics	r3, r2
 8012bca:	3308      	adds	r3, #8
 8012bcc:	9307      	str	r3, [sp, #28]
 8012bce:	6963      	ldr	r3, [r4, #20]
 8012bd0:	9a04      	ldr	r2, [sp, #16]
 8012bd2:	189b      	adds	r3, r3, r2
 8012bd4:	6163      	str	r3, [r4, #20]
 8012bd6:	e762      	b.n	8012a9e <_svfiprintf_r+0x46>
 8012bd8:	4343      	muls	r3, r0
 8012bda:	0035      	movs	r5, r6
 8012bdc:	2101      	movs	r1, #1
 8012bde:	189b      	adds	r3, r3, r2
 8012be0:	e7a4      	b.n	8012b2c <_svfiprintf_r+0xd4>
 8012be2:	2300      	movs	r3, #0
 8012be4:	200a      	movs	r0, #10
 8012be6:	0019      	movs	r1, r3
 8012be8:	3501      	adds	r5, #1
 8012bea:	6063      	str	r3, [r4, #4]
 8012bec:	782a      	ldrb	r2, [r5, #0]
 8012bee:	1c6e      	adds	r6, r5, #1
 8012bf0:	3a30      	subs	r2, #48	@ 0x30
 8012bf2:	2a09      	cmp	r2, #9
 8012bf4:	d903      	bls.n	8012bfe <_svfiprintf_r+0x1a6>
 8012bf6:	2b00      	cmp	r3, #0
 8012bf8:	d0c8      	beq.n	8012b8c <_svfiprintf_r+0x134>
 8012bfa:	9109      	str	r1, [sp, #36]	@ 0x24
 8012bfc:	e7c6      	b.n	8012b8c <_svfiprintf_r+0x134>
 8012bfe:	4341      	muls	r1, r0
 8012c00:	0035      	movs	r5, r6
 8012c02:	2301      	movs	r3, #1
 8012c04:	1889      	adds	r1, r1, r2
 8012c06:	e7f1      	b.n	8012bec <_svfiprintf_r+0x194>
 8012c08:	aa07      	add	r2, sp, #28
 8012c0a:	9200      	str	r2, [sp, #0]
 8012c0c:	0021      	movs	r1, r4
 8012c0e:	003a      	movs	r2, r7
 8012c10:	4b0f      	ldr	r3, [pc, #60]	@ (8012c50 <_svfiprintf_r+0x1f8>)
 8012c12:	9803      	ldr	r0, [sp, #12]
 8012c14:	f7fd fd62 	bl	80106dc <_printf_float>
 8012c18:	9004      	str	r0, [sp, #16]
 8012c1a:	9b04      	ldr	r3, [sp, #16]
 8012c1c:	3301      	adds	r3, #1
 8012c1e:	d1d6      	bne.n	8012bce <_svfiprintf_r+0x176>
 8012c20:	89bb      	ldrh	r3, [r7, #12]
 8012c22:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8012c24:	065b      	lsls	r3, r3, #25
 8012c26:	d500      	bpl.n	8012c2a <_svfiprintf_r+0x1d2>
 8012c28:	e72c      	b.n	8012a84 <_svfiprintf_r+0x2c>
 8012c2a:	b021      	add	sp, #132	@ 0x84
 8012c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c2e:	aa07      	add	r2, sp, #28
 8012c30:	9200      	str	r2, [sp, #0]
 8012c32:	0021      	movs	r1, r4
 8012c34:	003a      	movs	r2, r7
 8012c36:	4b06      	ldr	r3, [pc, #24]	@ (8012c50 <_svfiprintf_r+0x1f8>)
 8012c38:	9803      	ldr	r0, [sp, #12]
 8012c3a:	f7fd fffd 	bl	8010c38 <_printf_i>
 8012c3e:	e7eb      	b.n	8012c18 <_svfiprintf_r+0x1c0>
 8012c40:	08013d68 	.word	0x08013d68
 8012c44:	08013d6e 	.word	0x08013d6e
 8012c48:	08013d72 	.word	0x08013d72
 8012c4c:	080106dd 	.word	0x080106dd
 8012c50:	08012999 	.word	0x08012999

08012c54 <__sfputc_r>:
 8012c54:	6893      	ldr	r3, [r2, #8]
 8012c56:	b510      	push	{r4, lr}
 8012c58:	3b01      	subs	r3, #1
 8012c5a:	6093      	str	r3, [r2, #8]
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	da04      	bge.n	8012c6a <__sfputc_r+0x16>
 8012c60:	6994      	ldr	r4, [r2, #24]
 8012c62:	42a3      	cmp	r3, r4
 8012c64:	db07      	blt.n	8012c76 <__sfputc_r+0x22>
 8012c66:	290a      	cmp	r1, #10
 8012c68:	d005      	beq.n	8012c76 <__sfputc_r+0x22>
 8012c6a:	6813      	ldr	r3, [r2, #0]
 8012c6c:	1c58      	adds	r0, r3, #1
 8012c6e:	6010      	str	r0, [r2, #0]
 8012c70:	7019      	strb	r1, [r3, #0]
 8012c72:	0008      	movs	r0, r1
 8012c74:	bd10      	pop	{r4, pc}
 8012c76:	f000 fa29 	bl	80130cc <__swbuf_r>
 8012c7a:	0001      	movs	r1, r0
 8012c7c:	e7f9      	b.n	8012c72 <__sfputc_r+0x1e>

08012c7e <__sfputs_r>:
 8012c7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c80:	0006      	movs	r6, r0
 8012c82:	000f      	movs	r7, r1
 8012c84:	0014      	movs	r4, r2
 8012c86:	18d5      	adds	r5, r2, r3
 8012c88:	42ac      	cmp	r4, r5
 8012c8a:	d101      	bne.n	8012c90 <__sfputs_r+0x12>
 8012c8c:	2000      	movs	r0, #0
 8012c8e:	e007      	b.n	8012ca0 <__sfputs_r+0x22>
 8012c90:	7821      	ldrb	r1, [r4, #0]
 8012c92:	003a      	movs	r2, r7
 8012c94:	0030      	movs	r0, r6
 8012c96:	f7ff ffdd 	bl	8012c54 <__sfputc_r>
 8012c9a:	3401      	adds	r4, #1
 8012c9c:	1c43      	adds	r3, r0, #1
 8012c9e:	d1f3      	bne.n	8012c88 <__sfputs_r+0xa>
 8012ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012ca4 <_vfiprintf_r>:
 8012ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012ca6:	b0a1      	sub	sp, #132	@ 0x84
 8012ca8:	000f      	movs	r7, r1
 8012caa:	0015      	movs	r5, r2
 8012cac:	001e      	movs	r6, r3
 8012cae:	9003      	str	r0, [sp, #12]
 8012cb0:	2800      	cmp	r0, #0
 8012cb2:	d004      	beq.n	8012cbe <_vfiprintf_r+0x1a>
 8012cb4:	6a03      	ldr	r3, [r0, #32]
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	d101      	bne.n	8012cbe <_vfiprintf_r+0x1a>
 8012cba:	f7fe f95b 	bl	8010f74 <__sinit>
 8012cbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012cc0:	07db      	lsls	r3, r3, #31
 8012cc2:	d405      	bmi.n	8012cd0 <_vfiprintf_r+0x2c>
 8012cc4:	89bb      	ldrh	r3, [r7, #12]
 8012cc6:	059b      	lsls	r3, r3, #22
 8012cc8:	d402      	bmi.n	8012cd0 <_vfiprintf_r+0x2c>
 8012cca:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012ccc:	f7fe fb05 	bl	80112da <__retarget_lock_acquire_recursive>
 8012cd0:	89bb      	ldrh	r3, [r7, #12]
 8012cd2:	071b      	lsls	r3, r3, #28
 8012cd4:	d502      	bpl.n	8012cdc <_vfiprintf_r+0x38>
 8012cd6:	693b      	ldr	r3, [r7, #16]
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d113      	bne.n	8012d04 <_vfiprintf_r+0x60>
 8012cdc:	0039      	movs	r1, r7
 8012cde:	9803      	ldr	r0, [sp, #12]
 8012ce0:	f000 fa36 	bl	8013150 <__swsetup_r>
 8012ce4:	2800      	cmp	r0, #0
 8012ce6:	d00d      	beq.n	8012d04 <_vfiprintf_r+0x60>
 8012ce8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012cea:	07db      	lsls	r3, r3, #31
 8012cec:	d503      	bpl.n	8012cf6 <_vfiprintf_r+0x52>
 8012cee:	2001      	movs	r0, #1
 8012cf0:	4240      	negs	r0, r0
 8012cf2:	b021      	add	sp, #132	@ 0x84
 8012cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012cf6:	89bb      	ldrh	r3, [r7, #12]
 8012cf8:	059b      	lsls	r3, r3, #22
 8012cfa:	d4f8      	bmi.n	8012cee <_vfiprintf_r+0x4a>
 8012cfc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012cfe:	f7fe faed 	bl	80112dc <__retarget_lock_release_recursive>
 8012d02:	e7f4      	b.n	8012cee <_vfiprintf_r+0x4a>
 8012d04:	2300      	movs	r3, #0
 8012d06:	ac08      	add	r4, sp, #32
 8012d08:	6163      	str	r3, [r4, #20]
 8012d0a:	3320      	adds	r3, #32
 8012d0c:	7663      	strb	r3, [r4, #25]
 8012d0e:	3310      	adds	r3, #16
 8012d10:	76a3      	strb	r3, [r4, #26]
 8012d12:	9607      	str	r6, [sp, #28]
 8012d14:	002e      	movs	r6, r5
 8012d16:	7833      	ldrb	r3, [r6, #0]
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d001      	beq.n	8012d20 <_vfiprintf_r+0x7c>
 8012d1c:	2b25      	cmp	r3, #37	@ 0x25
 8012d1e:	d148      	bne.n	8012db2 <_vfiprintf_r+0x10e>
 8012d20:	1b73      	subs	r3, r6, r5
 8012d22:	9305      	str	r3, [sp, #20]
 8012d24:	42ae      	cmp	r6, r5
 8012d26:	d00b      	beq.n	8012d40 <_vfiprintf_r+0x9c>
 8012d28:	002a      	movs	r2, r5
 8012d2a:	0039      	movs	r1, r7
 8012d2c:	9803      	ldr	r0, [sp, #12]
 8012d2e:	f7ff ffa6 	bl	8012c7e <__sfputs_r>
 8012d32:	3001      	adds	r0, #1
 8012d34:	d100      	bne.n	8012d38 <_vfiprintf_r+0x94>
 8012d36:	e0ae      	b.n	8012e96 <_vfiprintf_r+0x1f2>
 8012d38:	6963      	ldr	r3, [r4, #20]
 8012d3a:	9a05      	ldr	r2, [sp, #20]
 8012d3c:	189b      	adds	r3, r3, r2
 8012d3e:	6163      	str	r3, [r4, #20]
 8012d40:	7833      	ldrb	r3, [r6, #0]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d100      	bne.n	8012d48 <_vfiprintf_r+0xa4>
 8012d46:	e0a6      	b.n	8012e96 <_vfiprintf_r+0x1f2>
 8012d48:	2201      	movs	r2, #1
 8012d4a:	2300      	movs	r3, #0
 8012d4c:	4252      	negs	r2, r2
 8012d4e:	6062      	str	r2, [r4, #4]
 8012d50:	a904      	add	r1, sp, #16
 8012d52:	3254      	adds	r2, #84	@ 0x54
 8012d54:	1852      	adds	r2, r2, r1
 8012d56:	1c75      	adds	r5, r6, #1
 8012d58:	6023      	str	r3, [r4, #0]
 8012d5a:	60e3      	str	r3, [r4, #12]
 8012d5c:	60a3      	str	r3, [r4, #8]
 8012d5e:	7013      	strb	r3, [r2, #0]
 8012d60:	65a3      	str	r3, [r4, #88]	@ 0x58
 8012d62:	4b59      	ldr	r3, [pc, #356]	@ (8012ec8 <_vfiprintf_r+0x224>)
 8012d64:	2205      	movs	r2, #5
 8012d66:	0018      	movs	r0, r3
 8012d68:	7829      	ldrb	r1, [r5, #0]
 8012d6a:	9305      	str	r3, [sp, #20]
 8012d6c:	f7fe fabf 	bl	80112ee <memchr>
 8012d70:	1c6e      	adds	r6, r5, #1
 8012d72:	2800      	cmp	r0, #0
 8012d74:	d11f      	bne.n	8012db6 <_vfiprintf_r+0x112>
 8012d76:	6822      	ldr	r2, [r4, #0]
 8012d78:	06d3      	lsls	r3, r2, #27
 8012d7a:	d504      	bpl.n	8012d86 <_vfiprintf_r+0xe2>
 8012d7c:	2353      	movs	r3, #83	@ 0x53
 8012d7e:	a904      	add	r1, sp, #16
 8012d80:	185b      	adds	r3, r3, r1
 8012d82:	2120      	movs	r1, #32
 8012d84:	7019      	strb	r1, [r3, #0]
 8012d86:	0713      	lsls	r3, r2, #28
 8012d88:	d504      	bpl.n	8012d94 <_vfiprintf_r+0xf0>
 8012d8a:	2353      	movs	r3, #83	@ 0x53
 8012d8c:	a904      	add	r1, sp, #16
 8012d8e:	185b      	adds	r3, r3, r1
 8012d90:	212b      	movs	r1, #43	@ 0x2b
 8012d92:	7019      	strb	r1, [r3, #0]
 8012d94:	782b      	ldrb	r3, [r5, #0]
 8012d96:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d98:	d016      	beq.n	8012dc8 <_vfiprintf_r+0x124>
 8012d9a:	002e      	movs	r6, r5
 8012d9c:	2100      	movs	r1, #0
 8012d9e:	200a      	movs	r0, #10
 8012da0:	68e3      	ldr	r3, [r4, #12]
 8012da2:	7832      	ldrb	r2, [r6, #0]
 8012da4:	1c75      	adds	r5, r6, #1
 8012da6:	3a30      	subs	r2, #48	@ 0x30
 8012da8:	2a09      	cmp	r2, #9
 8012daa:	d950      	bls.n	8012e4e <_vfiprintf_r+0x1aa>
 8012dac:	2900      	cmp	r1, #0
 8012dae:	d111      	bne.n	8012dd4 <_vfiprintf_r+0x130>
 8012db0:	e017      	b.n	8012de2 <_vfiprintf_r+0x13e>
 8012db2:	3601      	adds	r6, #1
 8012db4:	e7af      	b.n	8012d16 <_vfiprintf_r+0x72>
 8012db6:	9b05      	ldr	r3, [sp, #20]
 8012db8:	6822      	ldr	r2, [r4, #0]
 8012dba:	1ac0      	subs	r0, r0, r3
 8012dbc:	2301      	movs	r3, #1
 8012dbe:	4083      	lsls	r3, r0
 8012dc0:	4313      	orrs	r3, r2
 8012dc2:	0035      	movs	r5, r6
 8012dc4:	6023      	str	r3, [r4, #0]
 8012dc6:	e7cc      	b.n	8012d62 <_vfiprintf_r+0xbe>
 8012dc8:	9b07      	ldr	r3, [sp, #28]
 8012dca:	1d19      	adds	r1, r3, #4
 8012dcc:	681b      	ldr	r3, [r3, #0]
 8012dce:	9107      	str	r1, [sp, #28]
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	db01      	blt.n	8012dd8 <_vfiprintf_r+0x134>
 8012dd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012dd6:	e004      	b.n	8012de2 <_vfiprintf_r+0x13e>
 8012dd8:	425b      	negs	r3, r3
 8012dda:	60e3      	str	r3, [r4, #12]
 8012ddc:	2302      	movs	r3, #2
 8012dde:	4313      	orrs	r3, r2
 8012de0:	6023      	str	r3, [r4, #0]
 8012de2:	7833      	ldrb	r3, [r6, #0]
 8012de4:	2b2e      	cmp	r3, #46	@ 0x2e
 8012de6:	d10c      	bne.n	8012e02 <_vfiprintf_r+0x15e>
 8012de8:	7873      	ldrb	r3, [r6, #1]
 8012dea:	2b2a      	cmp	r3, #42	@ 0x2a
 8012dec:	d134      	bne.n	8012e58 <_vfiprintf_r+0x1b4>
 8012dee:	9b07      	ldr	r3, [sp, #28]
 8012df0:	3602      	adds	r6, #2
 8012df2:	1d1a      	adds	r2, r3, #4
 8012df4:	681b      	ldr	r3, [r3, #0]
 8012df6:	9207      	str	r2, [sp, #28]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	da01      	bge.n	8012e00 <_vfiprintf_r+0x15c>
 8012dfc:	2301      	movs	r3, #1
 8012dfe:	425b      	negs	r3, r3
 8012e00:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e02:	4d32      	ldr	r5, [pc, #200]	@ (8012ecc <_vfiprintf_r+0x228>)
 8012e04:	2203      	movs	r2, #3
 8012e06:	0028      	movs	r0, r5
 8012e08:	7831      	ldrb	r1, [r6, #0]
 8012e0a:	f7fe fa70 	bl	80112ee <memchr>
 8012e0e:	2800      	cmp	r0, #0
 8012e10:	d006      	beq.n	8012e20 <_vfiprintf_r+0x17c>
 8012e12:	2340      	movs	r3, #64	@ 0x40
 8012e14:	1b40      	subs	r0, r0, r5
 8012e16:	4083      	lsls	r3, r0
 8012e18:	6822      	ldr	r2, [r4, #0]
 8012e1a:	3601      	adds	r6, #1
 8012e1c:	4313      	orrs	r3, r2
 8012e1e:	6023      	str	r3, [r4, #0]
 8012e20:	7831      	ldrb	r1, [r6, #0]
 8012e22:	2206      	movs	r2, #6
 8012e24:	482a      	ldr	r0, [pc, #168]	@ (8012ed0 <_vfiprintf_r+0x22c>)
 8012e26:	1c75      	adds	r5, r6, #1
 8012e28:	7621      	strb	r1, [r4, #24]
 8012e2a:	f7fe fa60 	bl	80112ee <memchr>
 8012e2e:	2800      	cmp	r0, #0
 8012e30:	d040      	beq.n	8012eb4 <_vfiprintf_r+0x210>
 8012e32:	4b28      	ldr	r3, [pc, #160]	@ (8012ed4 <_vfiprintf_r+0x230>)
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d122      	bne.n	8012e7e <_vfiprintf_r+0x1da>
 8012e38:	2207      	movs	r2, #7
 8012e3a:	9b07      	ldr	r3, [sp, #28]
 8012e3c:	3307      	adds	r3, #7
 8012e3e:	4393      	bics	r3, r2
 8012e40:	3308      	adds	r3, #8
 8012e42:	9307      	str	r3, [sp, #28]
 8012e44:	6963      	ldr	r3, [r4, #20]
 8012e46:	9a04      	ldr	r2, [sp, #16]
 8012e48:	189b      	adds	r3, r3, r2
 8012e4a:	6163      	str	r3, [r4, #20]
 8012e4c:	e762      	b.n	8012d14 <_vfiprintf_r+0x70>
 8012e4e:	4343      	muls	r3, r0
 8012e50:	002e      	movs	r6, r5
 8012e52:	2101      	movs	r1, #1
 8012e54:	189b      	adds	r3, r3, r2
 8012e56:	e7a4      	b.n	8012da2 <_vfiprintf_r+0xfe>
 8012e58:	2300      	movs	r3, #0
 8012e5a:	200a      	movs	r0, #10
 8012e5c:	0019      	movs	r1, r3
 8012e5e:	3601      	adds	r6, #1
 8012e60:	6063      	str	r3, [r4, #4]
 8012e62:	7832      	ldrb	r2, [r6, #0]
 8012e64:	1c75      	adds	r5, r6, #1
 8012e66:	3a30      	subs	r2, #48	@ 0x30
 8012e68:	2a09      	cmp	r2, #9
 8012e6a:	d903      	bls.n	8012e74 <_vfiprintf_r+0x1d0>
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d0c8      	beq.n	8012e02 <_vfiprintf_r+0x15e>
 8012e70:	9109      	str	r1, [sp, #36]	@ 0x24
 8012e72:	e7c6      	b.n	8012e02 <_vfiprintf_r+0x15e>
 8012e74:	4341      	muls	r1, r0
 8012e76:	002e      	movs	r6, r5
 8012e78:	2301      	movs	r3, #1
 8012e7a:	1889      	adds	r1, r1, r2
 8012e7c:	e7f1      	b.n	8012e62 <_vfiprintf_r+0x1be>
 8012e7e:	aa07      	add	r2, sp, #28
 8012e80:	9200      	str	r2, [sp, #0]
 8012e82:	0021      	movs	r1, r4
 8012e84:	003a      	movs	r2, r7
 8012e86:	4b14      	ldr	r3, [pc, #80]	@ (8012ed8 <_vfiprintf_r+0x234>)
 8012e88:	9803      	ldr	r0, [sp, #12]
 8012e8a:	f7fd fc27 	bl	80106dc <_printf_float>
 8012e8e:	9004      	str	r0, [sp, #16]
 8012e90:	9b04      	ldr	r3, [sp, #16]
 8012e92:	3301      	adds	r3, #1
 8012e94:	d1d6      	bne.n	8012e44 <_vfiprintf_r+0x1a0>
 8012e96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012e98:	07db      	lsls	r3, r3, #31
 8012e9a:	d405      	bmi.n	8012ea8 <_vfiprintf_r+0x204>
 8012e9c:	89bb      	ldrh	r3, [r7, #12]
 8012e9e:	059b      	lsls	r3, r3, #22
 8012ea0:	d402      	bmi.n	8012ea8 <_vfiprintf_r+0x204>
 8012ea2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012ea4:	f7fe fa1a 	bl	80112dc <__retarget_lock_release_recursive>
 8012ea8:	89bb      	ldrh	r3, [r7, #12]
 8012eaa:	065b      	lsls	r3, r3, #25
 8012eac:	d500      	bpl.n	8012eb0 <_vfiprintf_r+0x20c>
 8012eae:	e71e      	b.n	8012cee <_vfiprintf_r+0x4a>
 8012eb0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8012eb2:	e71e      	b.n	8012cf2 <_vfiprintf_r+0x4e>
 8012eb4:	aa07      	add	r2, sp, #28
 8012eb6:	9200      	str	r2, [sp, #0]
 8012eb8:	0021      	movs	r1, r4
 8012eba:	003a      	movs	r2, r7
 8012ebc:	4b06      	ldr	r3, [pc, #24]	@ (8012ed8 <_vfiprintf_r+0x234>)
 8012ebe:	9803      	ldr	r0, [sp, #12]
 8012ec0:	f7fd feba 	bl	8010c38 <_printf_i>
 8012ec4:	e7e3      	b.n	8012e8e <_vfiprintf_r+0x1ea>
 8012ec6:	46c0      	nop			@ (mov r8, r8)
 8012ec8:	08013d68 	.word	0x08013d68
 8012ecc:	08013d6e 	.word	0x08013d6e
 8012ed0:	08013d72 	.word	0x08013d72
 8012ed4:	080106dd 	.word	0x080106dd
 8012ed8:	08012c7f 	.word	0x08012c7f

08012edc <__sflush_r>:
 8012edc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012ede:	220c      	movs	r2, #12
 8012ee0:	5e8b      	ldrsh	r3, [r1, r2]
 8012ee2:	0005      	movs	r5, r0
 8012ee4:	000c      	movs	r4, r1
 8012ee6:	071a      	lsls	r2, r3, #28
 8012ee8:	d456      	bmi.n	8012f98 <__sflush_r+0xbc>
 8012eea:	684a      	ldr	r2, [r1, #4]
 8012eec:	2a00      	cmp	r2, #0
 8012eee:	dc02      	bgt.n	8012ef6 <__sflush_r+0x1a>
 8012ef0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8012ef2:	2a00      	cmp	r2, #0
 8012ef4:	dd4e      	ble.n	8012f94 <__sflush_r+0xb8>
 8012ef6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8012ef8:	2f00      	cmp	r7, #0
 8012efa:	d04b      	beq.n	8012f94 <__sflush_r+0xb8>
 8012efc:	2200      	movs	r2, #0
 8012efe:	2080      	movs	r0, #128	@ 0x80
 8012f00:	682e      	ldr	r6, [r5, #0]
 8012f02:	602a      	str	r2, [r5, #0]
 8012f04:	001a      	movs	r2, r3
 8012f06:	0140      	lsls	r0, r0, #5
 8012f08:	6a21      	ldr	r1, [r4, #32]
 8012f0a:	4002      	ands	r2, r0
 8012f0c:	4203      	tst	r3, r0
 8012f0e:	d033      	beq.n	8012f78 <__sflush_r+0x9c>
 8012f10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012f12:	89a3      	ldrh	r3, [r4, #12]
 8012f14:	075b      	lsls	r3, r3, #29
 8012f16:	d506      	bpl.n	8012f26 <__sflush_r+0x4a>
 8012f18:	6863      	ldr	r3, [r4, #4]
 8012f1a:	1ad2      	subs	r2, r2, r3
 8012f1c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d001      	beq.n	8012f26 <__sflush_r+0x4a>
 8012f22:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012f24:	1ad2      	subs	r2, r2, r3
 8012f26:	2300      	movs	r3, #0
 8012f28:	0028      	movs	r0, r5
 8012f2a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8012f2c:	6a21      	ldr	r1, [r4, #32]
 8012f2e:	47b8      	blx	r7
 8012f30:	89a2      	ldrh	r2, [r4, #12]
 8012f32:	1c43      	adds	r3, r0, #1
 8012f34:	d106      	bne.n	8012f44 <__sflush_r+0x68>
 8012f36:	6829      	ldr	r1, [r5, #0]
 8012f38:	291d      	cmp	r1, #29
 8012f3a:	d846      	bhi.n	8012fca <__sflush_r+0xee>
 8012f3c:	4b29      	ldr	r3, [pc, #164]	@ (8012fe4 <__sflush_r+0x108>)
 8012f3e:	410b      	asrs	r3, r1
 8012f40:	07db      	lsls	r3, r3, #31
 8012f42:	d442      	bmi.n	8012fca <__sflush_r+0xee>
 8012f44:	2300      	movs	r3, #0
 8012f46:	6063      	str	r3, [r4, #4]
 8012f48:	6923      	ldr	r3, [r4, #16]
 8012f4a:	6023      	str	r3, [r4, #0]
 8012f4c:	04d2      	lsls	r2, r2, #19
 8012f4e:	d505      	bpl.n	8012f5c <__sflush_r+0x80>
 8012f50:	1c43      	adds	r3, r0, #1
 8012f52:	d102      	bne.n	8012f5a <__sflush_r+0x7e>
 8012f54:	682b      	ldr	r3, [r5, #0]
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	d100      	bne.n	8012f5c <__sflush_r+0x80>
 8012f5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8012f5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012f5e:	602e      	str	r6, [r5, #0]
 8012f60:	2900      	cmp	r1, #0
 8012f62:	d017      	beq.n	8012f94 <__sflush_r+0xb8>
 8012f64:	0023      	movs	r3, r4
 8012f66:	3344      	adds	r3, #68	@ 0x44
 8012f68:	4299      	cmp	r1, r3
 8012f6a:	d002      	beq.n	8012f72 <__sflush_r+0x96>
 8012f6c:	0028      	movs	r0, r5
 8012f6e:	f7ff f869 	bl	8012044 <_free_r>
 8012f72:	2300      	movs	r3, #0
 8012f74:	6363      	str	r3, [r4, #52]	@ 0x34
 8012f76:	e00d      	b.n	8012f94 <__sflush_r+0xb8>
 8012f78:	2301      	movs	r3, #1
 8012f7a:	0028      	movs	r0, r5
 8012f7c:	47b8      	blx	r7
 8012f7e:	0002      	movs	r2, r0
 8012f80:	1c43      	adds	r3, r0, #1
 8012f82:	d1c6      	bne.n	8012f12 <__sflush_r+0x36>
 8012f84:	682b      	ldr	r3, [r5, #0]
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d0c3      	beq.n	8012f12 <__sflush_r+0x36>
 8012f8a:	2b1d      	cmp	r3, #29
 8012f8c:	d001      	beq.n	8012f92 <__sflush_r+0xb6>
 8012f8e:	2b16      	cmp	r3, #22
 8012f90:	d11a      	bne.n	8012fc8 <__sflush_r+0xec>
 8012f92:	602e      	str	r6, [r5, #0]
 8012f94:	2000      	movs	r0, #0
 8012f96:	e01e      	b.n	8012fd6 <__sflush_r+0xfa>
 8012f98:	690e      	ldr	r6, [r1, #16]
 8012f9a:	2e00      	cmp	r6, #0
 8012f9c:	d0fa      	beq.n	8012f94 <__sflush_r+0xb8>
 8012f9e:	680f      	ldr	r7, [r1, #0]
 8012fa0:	600e      	str	r6, [r1, #0]
 8012fa2:	1bba      	subs	r2, r7, r6
 8012fa4:	9201      	str	r2, [sp, #4]
 8012fa6:	2200      	movs	r2, #0
 8012fa8:	079b      	lsls	r3, r3, #30
 8012faa:	d100      	bne.n	8012fae <__sflush_r+0xd2>
 8012fac:	694a      	ldr	r2, [r1, #20]
 8012fae:	60a2      	str	r2, [r4, #8]
 8012fb0:	9b01      	ldr	r3, [sp, #4]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	ddee      	ble.n	8012f94 <__sflush_r+0xb8>
 8012fb6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8012fb8:	0032      	movs	r2, r6
 8012fba:	001f      	movs	r7, r3
 8012fbc:	0028      	movs	r0, r5
 8012fbe:	9b01      	ldr	r3, [sp, #4]
 8012fc0:	6a21      	ldr	r1, [r4, #32]
 8012fc2:	47b8      	blx	r7
 8012fc4:	2800      	cmp	r0, #0
 8012fc6:	dc07      	bgt.n	8012fd8 <__sflush_r+0xfc>
 8012fc8:	89a2      	ldrh	r2, [r4, #12]
 8012fca:	2340      	movs	r3, #64	@ 0x40
 8012fcc:	2001      	movs	r0, #1
 8012fce:	4313      	orrs	r3, r2
 8012fd0:	b21b      	sxth	r3, r3
 8012fd2:	81a3      	strh	r3, [r4, #12]
 8012fd4:	4240      	negs	r0, r0
 8012fd6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012fd8:	9b01      	ldr	r3, [sp, #4]
 8012fda:	1836      	adds	r6, r6, r0
 8012fdc:	1a1b      	subs	r3, r3, r0
 8012fde:	9301      	str	r3, [sp, #4]
 8012fe0:	e7e6      	b.n	8012fb0 <__sflush_r+0xd4>
 8012fe2:	46c0      	nop			@ (mov r8, r8)
 8012fe4:	dfbffffe 	.word	0xdfbffffe

08012fe8 <_fflush_r>:
 8012fe8:	690b      	ldr	r3, [r1, #16]
 8012fea:	b570      	push	{r4, r5, r6, lr}
 8012fec:	0005      	movs	r5, r0
 8012fee:	000c      	movs	r4, r1
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d102      	bne.n	8012ffa <_fflush_r+0x12>
 8012ff4:	2500      	movs	r5, #0
 8012ff6:	0028      	movs	r0, r5
 8012ff8:	bd70      	pop	{r4, r5, r6, pc}
 8012ffa:	2800      	cmp	r0, #0
 8012ffc:	d004      	beq.n	8013008 <_fflush_r+0x20>
 8012ffe:	6a03      	ldr	r3, [r0, #32]
 8013000:	2b00      	cmp	r3, #0
 8013002:	d101      	bne.n	8013008 <_fflush_r+0x20>
 8013004:	f7fd ffb6 	bl	8010f74 <__sinit>
 8013008:	220c      	movs	r2, #12
 801300a:	5ea3      	ldrsh	r3, [r4, r2]
 801300c:	2b00      	cmp	r3, #0
 801300e:	d0f1      	beq.n	8012ff4 <_fflush_r+0xc>
 8013010:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013012:	07d2      	lsls	r2, r2, #31
 8013014:	d404      	bmi.n	8013020 <_fflush_r+0x38>
 8013016:	059b      	lsls	r3, r3, #22
 8013018:	d402      	bmi.n	8013020 <_fflush_r+0x38>
 801301a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801301c:	f7fe f95d 	bl	80112da <__retarget_lock_acquire_recursive>
 8013020:	0028      	movs	r0, r5
 8013022:	0021      	movs	r1, r4
 8013024:	f7ff ff5a 	bl	8012edc <__sflush_r>
 8013028:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801302a:	0005      	movs	r5, r0
 801302c:	07db      	lsls	r3, r3, #31
 801302e:	d4e2      	bmi.n	8012ff6 <_fflush_r+0xe>
 8013030:	89a3      	ldrh	r3, [r4, #12]
 8013032:	059b      	lsls	r3, r3, #22
 8013034:	d4df      	bmi.n	8012ff6 <_fflush_r+0xe>
 8013036:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013038:	f7fe f950 	bl	80112dc <__retarget_lock_release_recursive>
 801303c:	e7db      	b.n	8012ff6 <_fflush_r+0xe>
	...

08013040 <fiprintf>:
 8013040:	b40e      	push	{r1, r2, r3}
 8013042:	b517      	push	{r0, r1, r2, r4, lr}
 8013044:	4c05      	ldr	r4, [pc, #20]	@ (801305c <fiprintf+0x1c>)
 8013046:	ab05      	add	r3, sp, #20
 8013048:	cb04      	ldmia	r3!, {r2}
 801304a:	0001      	movs	r1, r0
 801304c:	6820      	ldr	r0, [r4, #0]
 801304e:	9301      	str	r3, [sp, #4]
 8013050:	f7ff fe28 	bl	8012ca4 <_vfiprintf_r>
 8013054:	bc1e      	pop	{r1, r2, r3, r4}
 8013056:	bc08      	pop	{r3}
 8013058:	b003      	add	sp, #12
 801305a:	4718      	bx	r3
 801305c:	20000128 	.word	0x20000128

08013060 <_putc_r>:
 8013060:	b570      	push	{r4, r5, r6, lr}
 8013062:	0006      	movs	r6, r0
 8013064:	000d      	movs	r5, r1
 8013066:	0014      	movs	r4, r2
 8013068:	2800      	cmp	r0, #0
 801306a:	d004      	beq.n	8013076 <_putc_r+0x16>
 801306c:	6a03      	ldr	r3, [r0, #32]
 801306e:	2b00      	cmp	r3, #0
 8013070:	d101      	bne.n	8013076 <_putc_r+0x16>
 8013072:	f7fd ff7f 	bl	8010f74 <__sinit>
 8013076:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013078:	07db      	lsls	r3, r3, #31
 801307a:	d405      	bmi.n	8013088 <_putc_r+0x28>
 801307c:	89a3      	ldrh	r3, [r4, #12]
 801307e:	059b      	lsls	r3, r3, #22
 8013080:	d402      	bmi.n	8013088 <_putc_r+0x28>
 8013082:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013084:	f7fe f929 	bl	80112da <__retarget_lock_acquire_recursive>
 8013088:	68a3      	ldr	r3, [r4, #8]
 801308a:	3b01      	subs	r3, #1
 801308c:	60a3      	str	r3, [r4, #8]
 801308e:	2b00      	cmp	r3, #0
 8013090:	da05      	bge.n	801309e <_putc_r+0x3e>
 8013092:	69a2      	ldr	r2, [r4, #24]
 8013094:	4293      	cmp	r3, r2
 8013096:	db12      	blt.n	80130be <_putc_r+0x5e>
 8013098:	b2eb      	uxtb	r3, r5
 801309a:	2b0a      	cmp	r3, #10
 801309c:	d00f      	beq.n	80130be <_putc_r+0x5e>
 801309e:	6823      	ldr	r3, [r4, #0]
 80130a0:	1c5a      	adds	r2, r3, #1
 80130a2:	6022      	str	r2, [r4, #0]
 80130a4:	701d      	strb	r5, [r3, #0]
 80130a6:	b2ed      	uxtb	r5, r5
 80130a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80130aa:	07db      	lsls	r3, r3, #31
 80130ac:	d405      	bmi.n	80130ba <_putc_r+0x5a>
 80130ae:	89a3      	ldrh	r3, [r4, #12]
 80130b0:	059b      	lsls	r3, r3, #22
 80130b2:	d402      	bmi.n	80130ba <_putc_r+0x5a>
 80130b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80130b6:	f7fe f911 	bl	80112dc <__retarget_lock_release_recursive>
 80130ba:	0028      	movs	r0, r5
 80130bc:	bd70      	pop	{r4, r5, r6, pc}
 80130be:	0029      	movs	r1, r5
 80130c0:	0022      	movs	r2, r4
 80130c2:	0030      	movs	r0, r6
 80130c4:	f000 f802 	bl	80130cc <__swbuf_r>
 80130c8:	0005      	movs	r5, r0
 80130ca:	e7ed      	b.n	80130a8 <_putc_r+0x48>

080130cc <__swbuf_r>:
 80130cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80130ce:	0006      	movs	r6, r0
 80130d0:	000d      	movs	r5, r1
 80130d2:	0014      	movs	r4, r2
 80130d4:	2800      	cmp	r0, #0
 80130d6:	d004      	beq.n	80130e2 <__swbuf_r+0x16>
 80130d8:	6a03      	ldr	r3, [r0, #32]
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d101      	bne.n	80130e2 <__swbuf_r+0x16>
 80130de:	f7fd ff49 	bl	8010f74 <__sinit>
 80130e2:	69a3      	ldr	r3, [r4, #24]
 80130e4:	60a3      	str	r3, [r4, #8]
 80130e6:	89a3      	ldrh	r3, [r4, #12]
 80130e8:	071b      	lsls	r3, r3, #28
 80130ea:	d502      	bpl.n	80130f2 <__swbuf_r+0x26>
 80130ec:	6923      	ldr	r3, [r4, #16]
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d109      	bne.n	8013106 <__swbuf_r+0x3a>
 80130f2:	0021      	movs	r1, r4
 80130f4:	0030      	movs	r0, r6
 80130f6:	f000 f82b 	bl	8013150 <__swsetup_r>
 80130fa:	2800      	cmp	r0, #0
 80130fc:	d003      	beq.n	8013106 <__swbuf_r+0x3a>
 80130fe:	2501      	movs	r5, #1
 8013100:	426d      	negs	r5, r5
 8013102:	0028      	movs	r0, r5
 8013104:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013106:	6923      	ldr	r3, [r4, #16]
 8013108:	6820      	ldr	r0, [r4, #0]
 801310a:	b2ef      	uxtb	r7, r5
 801310c:	1ac0      	subs	r0, r0, r3
 801310e:	6963      	ldr	r3, [r4, #20]
 8013110:	b2ed      	uxtb	r5, r5
 8013112:	4283      	cmp	r3, r0
 8013114:	dc05      	bgt.n	8013122 <__swbuf_r+0x56>
 8013116:	0021      	movs	r1, r4
 8013118:	0030      	movs	r0, r6
 801311a:	f7ff ff65 	bl	8012fe8 <_fflush_r>
 801311e:	2800      	cmp	r0, #0
 8013120:	d1ed      	bne.n	80130fe <__swbuf_r+0x32>
 8013122:	68a3      	ldr	r3, [r4, #8]
 8013124:	3001      	adds	r0, #1
 8013126:	3b01      	subs	r3, #1
 8013128:	60a3      	str	r3, [r4, #8]
 801312a:	6823      	ldr	r3, [r4, #0]
 801312c:	1c5a      	adds	r2, r3, #1
 801312e:	6022      	str	r2, [r4, #0]
 8013130:	701f      	strb	r7, [r3, #0]
 8013132:	6963      	ldr	r3, [r4, #20]
 8013134:	4283      	cmp	r3, r0
 8013136:	d004      	beq.n	8013142 <__swbuf_r+0x76>
 8013138:	89a3      	ldrh	r3, [r4, #12]
 801313a:	07db      	lsls	r3, r3, #31
 801313c:	d5e1      	bpl.n	8013102 <__swbuf_r+0x36>
 801313e:	2d0a      	cmp	r5, #10
 8013140:	d1df      	bne.n	8013102 <__swbuf_r+0x36>
 8013142:	0021      	movs	r1, r4
 8013144:	0030      	movs	r0, r6
 8013146:	f7ff ff4f 	bl	8012fe8 <_fflush_r>
 801314a:	2800      	cmp	r0, #0
 801314c:	d0d9      	beq.n	8013102 <__swbuf_r+0x36>
 801314e:	e7d6      	b.n	80130fe <__swbuf_r+0x32>

08013150 <__swsetup_r>:
 8013150:	4b2d      	ldr	r3, [pc, #180]	@ (8013208 <__swsetup_r+0xb8>)
 8013152:	b570      	push	{r4, r5, r6, lr}
 8013154:	0005      	movs	r5, r0
 8013156:	6818      	ldr	r0, [r3, #0]
 8013158:	000c      	movs	r4, r1
 801315a:	2800      	cmp	r0, #0
 801315c:	d004      	beq.n	8013168 <__swsetup_r+0x18>
 801315e:	6a03      	ldr	r3, [r0, #32]
 8013160:	2b00      	cmp	r3, #0
 8013162:	d101      	bne.n	8013168 <__swsetup_r+0x18>
 8013164:	f7fd ff06 	bl	8010f74 <__sinit>
 8013168:	230c      	movs	r3, #12
 801316a:	5ee2      	ldrsh	r2, [r4, r3]
 801316c:	0713      	lsls	r3, r2, #28
 801316e:	d423      	bmi.n	80131b8 <__swsetup_r+0x68>
 8013170:	06d3      	lsls	r3, r2, #27
 8013172:	d407      	bmi.n	8013184 <__swsetup_r+0x34>
 8013174:	2309      	movs	r3, #9
 8013176:	602b      	str	r3, [r5, #0]
 8013178:	2340      	movs	r3, #64	@ 0x40
 801317a:	2001      	movs	r0, #1
 801317c:	4313      	orrs	r3, r2
 801317e:	81a3      	strh	r3, [r4, #12]
 8013180:	4240      	negs	r0, r0
 8013182:	e03a      	b.n	80131fa <__swsetup_r+0xaa>
 8013184:	0752      	lsls	r2, r2, #29
 8013186:	d513      	bpl.n	80131b0 <__swsetup_r+0x60>
 8013188:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801318a:	2900      	cmp	r1, #0
 801318c:	d008      	beq.n	80131a0 <__swsetup_r+0x50>
 801318e:	0023      	movs	r3, r4
 8013190:	3344      	adds	r3, #68	@ 0x44
 8013192:	4299      	cmp	r1, r3
 8013194:	d002      	beq.n	801319c <__swsetup_r+0x4c>
 8013196:	0028      	movs	r0, r5
 8013198:	f7fe ff54 	bl	8012044 <_free_r>
 801319c:	2300      	movs	r3, #0
 801319e:	6363      	str	r3, [r4, #52]	@ 0x34
 80131a0:	2224      	movs	r2, #36	@ 0x24
 80131a2:	89a3      	ldrh	r3, [r4, #12]
 80131a4:	4393      	bics	r3, r2
 80131a6:	81a3      	strh	r3, [r4, #12]
 80131a8:	2300      	movs	r3, #0
 80131aa:	6063      	str	r3, [r4, #4]
 80131ac:	6923      	ldr	r3, [r4, #16]
 80131ae:	6023      	str	r3, [r4, #0]
 80131b0:	2308      	movs	r3, #8
 80131b2:	89a2      	ldrh	r2, [r4, #12]
 80131b4:	4313      	orrs	r3, r2
 80131b6:	81a3      	strh	r3, [r4, #12]
 80131b8:	6923      	ldr	r3, [r4, #16]
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	d10b      	bne.n	80131d6 <__swsetup_r+0x86>
 80131be:	21a0      	movs	r1, #160	@ 0xa0
 80131c0:	2280      	movs	r2, #128	@ 0x80
 80131c2:	89a3      	ldrh	r3, [r4, #12]
 80131c4:	0089      	lsls	r1, r1, #2
 80131c6:	0092      	lsls	r2, r2, #2
 80131c8:	400b      	ands	r3, r1
 80131ca:	4293      	cmp	r3, r2
 80131cc:	d003      	beq.n	80131d6 <__swsetup_r+0x86>
 80131ce:	0021      	movs	r1, r4
 80131d0:	0028      	movs	r0, r5
 80131d2:	f000 f8f7 	bl	80133c4 <__smakebuf_r>
 80131d6:	230c      	movs	r3, #12
 80131d8:	5ee2      	ldrsh	r2, [r4, r3]
 80131da:	2101      	movs	r1, #1
 80131dc:	0013      	movs	r3, r2
 80131de:	400b      	ands	r3, r1
 80131e0:	420a      	tst	r2, r1
 80131e2:	d00b      	beq.n	80131fc <__swsetup_r+0xac>
 80131e4:	2300      	movs	r3, #0
 80131e6:	60a3      	str	r3, [r4, #8]
 80131e8:	6963      	ldr	r3, [r4, #20]
 80131ea:	425b      	negs	r3, r3
 80131ec:	61a3      	str	r3, [r4, #24]
 80131ee:	2000      	movs	r0, #0
 80131f0:	6923      	ldr	r3, [r4, #16]
 80131f2:	4283      	cmp	r3, r0
 80131f4:	d101      	bne.n	80131fa <__swsetup_r+0xaa>
 80131f6:	0613      	lsls	r3, r2, #24
 80131f8:	d4be      	bmi.n	8013178 <__swsetup_r+0x28>
 80131fa:	bd70      	pop	{r4, r5, r6, pc}
 80131fc:	0791      	lsls	r1, r2, #30
 80131fe:	d400      	bmi.n	8013202 <__swsetup_r+0xb2>
 8013200:	6963      	ldr	r3, [r4, #20]
 8013202:	60a3      	str	r3, [r4, #8]
 8013204:	e7f3      	b.n	80131ee <__swsetup_r+0x9e>
 8013206:	46c0      	nop			@ (mov r8, r8)
 8013208:	20000128 	.word	0x20000128

0801320c <memmove>:
 801320c:	b510      	push	{r4, lr}
 801320e:	4288      	cmp	r0, r1
 8013210:	d806      	bhi.n	8013220 <memmove+0x14>
 8013212:	2300      	movs	r3, #0
 8013214:	429a      	cmp	r2, r3
 8013216:	d008      	beq.n	801322a <memmove+0x1e>
 8013218:	5ccc      	ldrb	r4, [r1, r3]
 801321a:	54c4      	strb	r4, [r0, r3]
 801321c:	3301      	adds	r3, #1
 801321e:	e7f9      	b.n	8013214 <memmove+0x8>
 8013220:	188b      	adds	r3, r1, r2
 8013222:	4298      	cmp	r0, r3
 8013224:	d2f5      	bcs.n	8013212 <memmove+0x6>
 8013226:	3a01      	subs	r2, #1
 8013228:	d200      	bcs.n	801322c <memmove+0x20>
 801322a:	bd10      	pop	{r4, pc}
 801322c:	5c8b      	ldrb	r3, [r1, r2]
 801322e:	5483      	strb	r3, [r0, r2]
 8013230:	e7f9      	b.n	8013226 <memmove+0x1a>
	...

08013234 <_sbrk_r>:
 8013234:	2300      	movs	r3, #0
 8013236:	b570      	push	{r4, r5, r6, lr}
 8013238:	4d06      	ldr	r5, [pc, #24]	@ (8013254 <_sbrk_r+0x20>)
 801323a:	0004      	movs	r4, r0
 801323c:	0008      	movs	r0, r1
 801323e:	602b      	str	r3, [r5, #0]
 8013240:	f7f1 fa1e 	bl	8004680 <_sbrk>
 8013244:	1c43      	adds	r3, r0, #1
 8013246:	d103      	bne.n	8013250 <_sbrk_r+0x1c>
 8013248:	682b      	ldr	r3, [r5, #0]
 801324a:	2b00      	cmp	r3, #0
 801324c:	d000      	beq.n	8013250 <_sbrk_r+0x1c>
 801324e:	6023      	str	r3, [r4, #0]
 8013250:	bd70      	pop	{r4, r5, r6, pc}
 8013252:	46c0      	nop			@ (mov r8, r8)
 8013254:	20002294 	.word	0x20002294

08013258 <memcpy>:
 8013258:	2300      	movs	r3, #0
 801325a:	b510      	push	{r4, lr}
 801325c:	429a      	cmp	r2, r3
 801325e:	d100      	bne.n	8013262 <memcpy+0xa>
 8013260:	bd10      	pop	{r4, pc}
 8013262:	5ccc      	ldrb	r4, [r1, r3]
 8013264:	54c4      	strb	r4, [r0, r3]
 8013266:	3301      	adds	r3, #1
 8013268:	e7f8      	b.n	801325c <memcpy+0x4>

0801326a <abort>:
 801326a:	2006      	movs	r0, #6
 801326c:	b510      	push	{r4, lr}
 801326e:	f000 f913 	bl	8013498 <raise>
 8013272:	2001      	movs	r0, #1
 8013274:	f7f1 f992 	bl	800459c <_exit>

08013278 <_calloc_r>:
 8013278:	b570      	push	{r4, r5, r6, lr}
 801327a:	0c0b      	lsrs	r3, r1, #16
 801327c:	0c15      	lsrs	r5, r2, #16
 801327e:	2b00      	cmp	r3, #0
 8013280:	d11e      	bne.n	80132c0 <_calloc_r+0x48>
 8013282:	2d00      	cmp	r5, #0
 8013284:	d10c      	bne.n	80132a0 <_calloc_r+0x28>
 8013286:	b289      	uxth	r1, r1
 8013288:	b294      	uxth	r4, r2
 801328a:	434c      	muls	r4, r1
 801328c:	0021      	movs	r1, r4
 801328e:	f7fe ff4f 	bl	8012130 <_malloc_r>
 8013292:	1e05      	subs	r5, r0, #0
 8013294:	d01a      	beq.n	80132cc <_calloc_r+0x54>
 8013296:	0022      	movs	r2, r4
 8013298:	2100      	movs	r1, #0
 801329a:	f7fd ff25 	bl	80110e8 <memset>
 801329e:	e016      	b.n	80132ce <_calloc_r+0x56>
 80132a0:	1c2b      	adds	r3, r5, #0
 80132a2:	1c0c      	adds	r4, r1, #0
 80132a4:	b289      	uxth	r1, r1
 80132a6:	b292      	uxth	r2, r2
 80132a8:	434a      	muls	r2, r1
 80132aa:	b29b      	uxth	r3, r3
 80132ac:	b2a1      	uxth	r1, r4
 80132ae:	4359      	muls	r1, r3
 80132b0:	0c14      	lsrs	r4, r2, #16
 80132b2:	190c      	adds	r4, r1, r4
 80132b4:	0c23      	lsrs	r3, r4, #16
 80132b6:	d107      	bne.n	80132c8 <_calloc_r+0x50>
 80132b8:	0424      	lsls	r4, r4, #16
 80132ba:	b292      	uxth	r2, r2
 80132bc:	4314      	orrs	r4, r2
 80132be:	e7e5      	b.n	801328c <_calloc_r+0x14>
 80132c0:	2d00      	cmp	r5, #0
 80132c2:	d101      	bne.n	80132c8 <_calloc_r+0x50>
 80132c4:	1c14      	adds	r4, r2, #0
 80132c6:	e7ed      	b.n	80132a4 <_calloc_r+0x2c>
 80132c8:	230c      	movs	r3, #12
 80132ca:	6003      	str	r3, [r0, #0]
 80132cc:	2500      	movs	r5, #0
 80132ce:	0028      	movs	r0, r5
 80132d0:	bd70      	pop	{r4, r5, r6, pc}

080132d2 <__ascii_mbtowc>:
 80132d2:	b082      	sub	sp, #8
 80132d4:	2900      	cmp	r1, #0
 80132d6:	d100      	bne.n	80132da <__ascii_mbtowc+0x8>
 80132d8:	a901      	add	r1, sp, #4
 80132da:	1e10      	subs	r0, r2, #0
 80132dc:	d006      	beq.n	80132ec <__ascii_mbtowc+0x1a>
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d006      	beq.n	80132f0 <__ascii_mbtowc+0x1e>
 80132e2:	7813      	ldrb	r3, [r2, #0]
 80132e4:	600b      	str	r3, [r1, #0]
 80132e6:	7810      	ldrb	r0, [r2, #0]
 80132e8:	1e43      	subs	r3, r0, #1
 80132ea:	4198      	sbcs	r0, r3
 80132ec:	b002      	add	sp, #8
 80132ee:	4770      	bx	lr
 80132f0:	2002      	movs	r0, #2
 80132f2:	4240      	negs	r0, r0
 80132f4:	e7fa      	b.n	80132ec <__ascii_mbtowc+0x1a>

080132f6 <_realloc_r>:
 80132f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80132f8:	0006      	movs	r6, r0
 80132fa:	000c      	movs	r4, r1
 80132fc:	0015      	movs	r5, r2
 80132fe:	2900      	cmp	r1, #0
 8013300:	d105      	bne.n	801330e <_realloc_r+0x18>
 8013302:	0011      	movs	r1, r2
 8013304:	f7fe ff14 	bl	8012130 <_malloc_r>
 8013308:	0004      	movs	r4, r0
 801330a:	0020      	movs	r0, r4
 801330c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801330e:	2a00      	cmp	r2, #0
 8013310:	d103      	bne.n	801331a <_realloc_r+0x24>
 8013312:	f7fe fe97 	bl	8012044 <_free_r>
 8013316:	2400      	movs	r4, #0
 8013318:	e7f7      	b.n	801330a <_realloc_r+0x14>
 801331a:	f000 f901 	bl	8013520 <_malloc_usable_size_r>
 801331e:	0007      	movs	r7, r0
 8013320:	4285      	cmp	r5, r0
 8013322:	d802      	bhi.n	801332a <_realloc_r+0x34>
 8013324:	0843      	lsrs	r3, r0, #1
 8013326:	42ab      	cmp	r3, r5
 8013328:	d3ef      	bcc.n	801330a <_realloc_r+0x14>
 801332a:	0029      	movs	r1, r5
 801332c:	0030      	movs	r0, r6
 801332e:	f7fe feff 	bl	8012130 <_malloc_r>
 8013332:	9001      	str	r0, [sp, #4]
 8013334:	2800      	cmp	r0, #0
 8013336:	d0ee      	beq.n	8013316 <_realloc_r+0x20>
 8013338:	002a      	movs	r2, r5
 801333a:	42bd      	cmp	r5, r7
 801333c:	d900      	bls.n	8013340 <_realloc_r+0x4a>
 801333e:	003a      	movs	r2, r7
 8013340:	0021      	movs	r1, r4
 8013342:	9801      	ldr	r0, [sp, #4]
 8013344:	f7ff ff88 	bl	8013258 <memcpy>
 8013348:	0021      	movs	r1, r4
 801334a:	0030      	movs	r0, r6
 801334c:	f7fe fe7a 	bl	8012044 <_free_r>
 8013350:	9c01      	ldr	r4, [sp, #4]
 8013352:	e7da      	b.n	801330a <_realloc_r+0x14>

08013354 <__ascii_wctomb>:
 8013354:	0003      	movs	r3, r0
 8013356:	1e08      	subs	r0, r1, #0
 8013358:	d005      	beq.n	8013366 <__ascii_wctomb+0x12>
 801335a:	2aff      	cmp	r2, #255	@ 0xff
 801335c:	d904      	bls.n	8013368 <__ascii_wctomb+0x14>
 801335e:	228a      	movs	r2, #138	@ 0x8a
 8013360:	2001      	movs	r0, #1
 8013362:	601a      	str	r2, [r3, #0]
 8013364:	4240      	negs	r0, r0
 8013366:	4770      	bx	lr
 8013368:	2001      	movs	r0, #1
 801336a:	700a      	strb	r2, [r1, #0]
 801336c:	e7fb      	b.n	8013366 <__ascii_wctomb+0x12>
	...

08013370 <__swhatbuf_r>:
 8013370:	b570      	push	{r4, r5, r6, lr}
 8013372:	000e      	movs	r6, r1
 8013374:	001d      	movs	r5, r3
 8013376:	230e      	movs	r3, #14
 8013378:	5ec9      	ldrsh	r1, [r1, r3]
 801337a:	0014      	movs	r4, r2
 801337c:	b096      	sub	sp, #88	@ 0x58
 801337e:	2900      	cmp	r1, #0
 8013380:	da0c      	bge.n	801339c <__swhatbuf_r+0x2c>
 8013382:	89b2      	ldrh	r2, [r6, #12]
 8013384:	2380      	movs	r3, #128	@ 0x80
 8013386:	0011      	movs	r1, r2
 8013388:	4019      	ands	r1, r3
 801338a:	421a      	tst	r2, r3
 801338c:	d114      	bne.n	80133b8 <__swhatbuf_r+0x48>
 801338e:	2380      	movs	r3, #128	@ 0x80
 8013390:	00db      	lsls	r3, r3, #3
 8013392:	2000      	movs	r0, #0
 8013394:	6029      	str	r1, [r5, #0]
 8013396:	6023      	str	r3, [r4, #0]
 8013398:	b016      	add	sp, #88	@ 0x58
 801339a:	bd70      	pop	{r4, r5, r6, pc}
 801339c:	466a      	mov	r2, sp
 801339e:	f000 f885 	bl	80134ac <_fstat_r>
 80133a2:	2800      	cmp	r0, #0
 80133a4:	dbed      	blt.n	8013382 <__swhatbuf_r+0x12>
 80133a6:	23f0      	movs	r3, #240	@ 0xf0
 80133a8:	9901      	ldr	r1, [sp, #4]
 80133aa:	021b      	lsls	r3, r3, #8
 80133ac:	4019      	ands	r1, r3
 80133ae:	4b04      	ldr	r3, [pc, #16]	@ (80133c0 <__swhatbuf_r+0x50>)
 80133b0:	18c9      	adds	r1, r1, r3
 80133b2:	424b      	negs	r3, r1
 80133b4:	4159      	adcs	r1, r3
 80133b6:	e7ea      	b.n	801338e <__swhatbuf_r+0x1e>
 80133b8:	2100      	movs	r1, #0
 80133ba:	2340      	movs	r3, #64	@ 0x40
 80133bc:	e7e9      	b.n	8013392 <__swhatbuf_r+0x22>
 80133be:	46c0      	nop			@ (mov r8, r8)
 80133c0:	ffffe000 	.word	0xffffe000

080133c4 <__smakebuf_r>:
 80133c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80133c6:	2602      	movs	r6, #2
 80133c8:	898b      	ldrh	r3, [r1, #12]
 80133ca:	0005      	movs	r5, r0
 80133cc:	000c      	movs	r4, r1
 80133ce:	b085      	sub	sp, #20
 80133d0:	4233      	tst	r3, r6
 80133d2:	d007      	beq.n	80133e4 <__smakebuf_r+0x20>
 80133d4:	0023      	movs	r3, r4
 80133d6:	3347      	adds	r3, #71	@ 0x47
 80133d8:	6023      	str	r3, [r4, #0]
 80133da:	6123      	str	r3, [r4, #16]
 80133dc:	2301      	movs	r3, #1
 80133de:	6163      	str	r3, [r4, #20]
 80133e0:	b005      	add	sp, #20
 80133e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80133e4:	ab03      	add	r3, sp, #12
 80133e6:	aa02      	add	r2, sp, #8
 80133e8:	f7ff ffc2 	bl	8013370 <__swhatbuf_r>
 80133ec:	9f02      	ldr	r7, [sp, #8]
 80133ee:	9001      	str	r0, [sp, #4]
 80133f0:	0039      	movs	r1, r7
 80133f2:	0028      	movs	r0, r5
 80133f4:	f7fe fe9c 	bl	8012130 <_malloc_r>
 80133f8:	2800      	cmp	r0, #0
 80133fa:	d108      	bne.n	801340e <__smakebuf_r+0x4a>
 80133fc:	220c      	movs	r2, #12
 80133fe:	5ea3      	ldrsh	r3, [r4, r2]
 8013400:	059a      	lsls	r2, r3, #22
 8013402:	d4ed      	bmi.n	80133e0 <__smakebuf_r+0x1c>
 8013404:	2203      	movs	r2, #3
 8013406:	4393      	bics	r3, r2
 8013408:	431e      	orrs	r6, r3
 801340a:	81a6      	strh	r6, [r4, #12]
 801340c:	e7e2      	b.n	80133d4 <__smakebuf_r+0x10>
 801340e:	2380      	movs	r3, #128	@ 0x80
 8013410:	89a2      	ldrh	r2, [r4, #12]
 8013412:	6020      	str	r0, [r4, #0]
 8013414:	4313      	orrs	r3, r2
 8013416:	81a3      	strh	r3, [r4, #12]
 8013418:	9b03      	ldr	r3, [sp, #12]
 801341a:	6120      	str	r0, [r4, #16]
 801341c:	6167      	str	r7, [r4, #20]
 801341e:	2b00      	cmp	r3, #0
 8013420:	d00c      	beq.n	801343c <__smakebuf_r+0x78>
 8013422:	0028      	movs	r0, r5
 8013424:	230e      	movs	r3, #14
 8013426:	5ee1      	ldrsh	r1, [r4, r3]
 8013428:	f000 f852 	bl	80134d0 <_isatty_r>
 801342c:	2800      	cmp	r0, #0
 801342e:	d005      	beq.n	801343c <__smakebuf_r+0x78>
 8013430:	2303      	movs	r3, #3
 8013432:	89a2      	ldrh	r2, [r4, #12]
 8013434:	439a      	bics	r2, r3
 8013436:	3b02      	subs	r3, #2
 8013438:	4313      	orrs	r3, r2
 801343a:	81a3      	strh	r3, [r4, #12]
 801343c:	89a3      	ldrh	r3, [r4, #12]
 801343e:	9a01      	ldr	r2, [sp, #4]
 8013440:	4313      	orrs	r3, r2
 8013442:	81a3      	strh	r3, [r4, #12]
 8013444:	e7cc      	b.n	80133e0 <__smakebuf_r+0x1c>

08013446 <_raise_r>:
 8013446:	b570      	push	{r4, r5, r6, lr}
 8013448:	0004      	movs	r4, r0
 801344a:	000d      	movs	r5, r1
 801344c:	291f      	cmp	r1, #31
 801344e:	d904      	bls.n	801345a <_raise_r+0x14>
 8013450:	2316      	movs	r3, #22
 8013452:	6003      	str	r3, [r0, #0]
 8013454:	2001      	movs	r0, #1
 8013456:	4240      	negs	r0, r0
 8013458:	bd70      	pop	{r4, r5, r6, pc}
 801345a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 801345c:	2b00      	cmp	r3, #0
 801345e:	d004      	beq.n	801346a <_raise_r+0x24>
 8013460:	008a      	lsls	r2, r1, #2
 8013462:	189b      	adds	r3, r3, r2
 8013464:	681a      	ldr	r2, [r3, #0]
 8013466:	2a00      	cmp	r2, #0
 8013468:	d108      	bne.n	801347c <_raise_r+0x36>
 801346a:	0020      	movs	r0, r4
 801346c:	f000 f854 	bl	8013518 <_getpid_r>
 8013470:	002a      	movs	r2, r5
 8013472:	0001      	movs	r1, r0
 8013474:	0020      	movs	r0, r4
 8013476:	f000 f83d 	bl	80134f4 <_kill_r>
 801347a:	e7ed      	b.n	8013458 <_raise_r+0x12>
 801347c:	2a01      	cmp	r2, #1
 801347e:	d009      	beq.n	8013494 <_raise_r+0x4e>
 8013480:	1c51      	adds	r1, r2, #1
 8013482:	d103      	bne.n	801348c <_raise_r+0x46>
 8013484:	2316      	movs	r3, #22
 8013486:	6003      	str	r3, [r0, #0]
 8013488:	2001      	movs	r0, #1
 801348a:	e7e5      	b.n	8013458 <_raise_r+0x12>
 801348c:	2100      	movs	r1, #0
 801348e:	0028      	movs	r0, r5
 8013490:	6019      	str	r1, [r3, #0]
 8013492:	4790      	blx	r2
 8013494:	2000      	movs	r0, #0
 8013496:	e7df      	b.n	8013458 <_raise_r+0x12>

08013498 <raise>:
 8013498:	b510      	push	{r4, lr}
 801349a:	4b03      	ldr	r3, [pc, #12]	@ (80134a8 <raise+0x10>)
 801349c:	0001      	movs	r1, r0
 801349e:	6818      	ldr	r0, [r3, #0]
 80134a0:	f7ff ffd1 	bl	8013446 <_raise_r>
 80134a4:	bd10      	pop	{r4, pc}
 80134a6:	46c0      	nop			@ (mov r8, r8)
 80134a8:	20000128 	.word	0x20000128

080134ac <_fstat_r>:
 80134ac:	2300      	movs	r3, #0
 80134ae:	b570      	push	{r4, r5, r6, lr}
 80134b0:	4d06      	ldr	r5, [pc, #24]	@ (80134cc <_fstat_r+0x20>)
 80134b2:	0004      	movs	r4, r0
 80134b4:	0008      	movs	r0, r1
 80134b6:	0011      	movs	r1, r2
 80134b8:	602b      	str	r3, [r5, #0]
 80134ba:	f7f1 f8bf 	bl	800463c <_fstat>
 80134be:	1c43      	adds	r3, r0, #1
 80134c0:	d103      	bne.n	80134ca <_fstat_r+0x1e>
 80134c2:	682b      	ldr	r3, [r5, #0]
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	d000      	beq.n	80134ca <_fstat_r+0x1e>
 80134c8:	6023      	str	r3, [r4, #0]
 80134ca:	bd70      	pop	{r4, r5, r6, pc}
 80134cc:	20002294 	.word	0x20002294

080134d0 <_isatty_r>:
 80134d0:	2300      	movs	r3, #0
 80134d2:	b570      	push	{r4, r5, r6, lr}
 80134d4:	4d06      	ldr	r5, [pc, #24]	@ (80134f0 <_isatty_r+0x20>)
 80134d6:	0004      	movs	r4, r0
 80134d8:	0008      	movs	r0, r1
 80134da:	602b      	str	r3, [r5, #0]
 80134dc:	f7f1 f8bc 	bl	8004658 <_isatty>
 80134e0:	1c43      	adds	r3, r0, #1
 80134e2:	d103      	bne.n	80134ec <_isatty_r+0x1c>
 80134e4:	682b      	ldr	r3, [r5, #0]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d000      	beq.n	80134ec <_isatty_r+0x1c>
 80134ea:	6023      	str	r3, [r4, #0]
 80134ec:	bd70      	pop	{r4, r5, r6, pc}
 80134ee:	46c0      	nop			@ (mov r8, r8)
 80134f0:	20002294 	.word	0x20002294

080134f4 <_kill_r>:
 80134f4:	2300      	movs	r3, #0
 80134f6:	b570      	push	{r4, r5, r6, lr}
 80134f8:	4d06      	ldr	r5, [pc, #24]	@ (8013514 <_kill_r+0x20>)
 80134fa:	0004      	movs	r4, r0
 80134fc:	0008      	movs	r0, r1
 80134fe:	0011      	movs	r1, r2
 8013500:	602b      	str	r3, [r5, #0]
 8013502:	f7f1 f83b 	bl	800457c <_kill>
 8013506:	1c43      	adds	r3, r0, #1
 8013508:	d103      	bne.n	8013512 <_kill_r+0x1e>
 801350a:	682b      	ldr	r3, [r5, #0]
 801350c:	2b00      	cmp	r3, #0
 801350e:	d000      	beq.n	8013512 <_kill_r+0x1e>
 8013510:	6023      	str	r3, [r4, #0]
 8013512:	bd70      	pop	{r4, r5, r6, pc}
 8013514:	20002294 	.word	0x20002294

08013518 <_getpid_r>:
 8013518:	b510      	push	{r4, lr}
 801351a:	f7f1 f829 	bl	8004570 <_getpid>
 801351e:	bd10      	pop	{r4, pc}

08013520 <_malloc_usable_size_r>:
 8013520:	1f0b      	subs	r3, r1, #4
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	1f18      	subs	r0, r3, #4
 8013526:	2b00      	cmp	r3, #0
 8013528:	da01      	bge.n	801352e <_malloc_usable_size_r+0xe>
 801352a:	580b      	ldr	r3, [r1, r0]
 801352c:	18c0      	adds	r0, r0, r3
 801352e:	4770      	bx	lr

08013530 <_init>:
 8013530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013532:	46c0      	nop			@ (mov r8, r8)
 8013534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013536:	bc08      	pop	{r3}
 8013538:	469e      	mov	lr, r3
 801353a:	4770      	bx	lr

0801353c <_fini>:
 801353c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801353e:	46c0      	nop			@ (mov r8, r8)
 8013540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013542:	bc08      	pop	{r3}
 8013544:	469e      	mov	lr, r3
 8013546:	4770      	bx	lr
