#*****************************************************************************************
# Vivado (TM) v2018.3 (64-bit)
#
# recreate_xpr.tcl: Tcl script for re-creating project 'pacman-fw'
#
# Generated by Vivado on Fri Apr 24 09:08:27 PDT 2020
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (recreate_xpr.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    <none>
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_reset_gen.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_counter.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_mclk_sel.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_clk_to_axi_stream.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd"
#    "/home/neutrino/larpix-firmware/pacman/constraints/gpio.xdc"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/tb/larpix_mclk_sel_tb.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/tb/larpix_clk_to_axi_stream_tb.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/tb/larpix_counter_tb.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/tb/larpix_reset_gen_tb.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/tb/uart_loopback_tb.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/tb/axi_loopback_tb.vhd"
#    "/home/neutrino/larpix-firmware/pacman/srcs/fw/tb/axi_stream_to_larpix_tb.vhd"
#
#*****************************************************************************************

# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "pacman-fw"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "recreate_xpr.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/pacman-fw"]"

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg484-1

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "dsa.accelerator_binary_content" -value "bitstream" -objects $obj
set_property -name "dsa.accelerator_binary_format" -value "xclbin2" -objects $obj
set_property -name "dsa.description" -value "Vivado generated DSA" -objects $obj
set_property -name "dsa.dr_bd_base_address" -value "0" -objects $obj
set_property -name "dsa.emu_dir" -value "emu" -objects $obj
set_property -name "dsa.flash_interface_type" -value "bpix16" -objects $obj
set_property -name "dsa.flash_offset_address" -value "0" -objects $obj
set_property -name "dsa.flash_size" -value "1024" -objects $obj
set_property -name "dsa.host_architecture" -value "x86_64" -objects $obj
set_property -name "dsa.host_interface" -value "pcie" -objects $obj
set_property -name "dsa.num_compute_units" -value "60" -objects $obj
set_property -name "dsa.platform_state" -value "pre_synth" -objects $obj
set_property -name "dsa.vendor" -value "xilinx" -objects $obj
set_property -name "dsa.version" -value "0.0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "part" -value "xc7z020clg484-1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "target_language" -value "VHDL" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "7" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "7" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "7" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "7" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "7" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "7" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "7" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "303" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
set_property "ip_repo_paths" "[file normalize "$origin_dir/srcs/ip"]" $obj

# Rebuild user ip_repo's index before adding any source files
update_ip_catalog -rebuild

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/srcs/fw/larpix_reset_gen.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/larpix_counter.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/larpix_mclk_sel.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/axi_lite_read_only.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/axi_lite_read_write.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/larpix_clk_to_axi_stream.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/larpix_to_axi_stream.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/uart_rx.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/larpix_uart_rx.vhd"] \
 [file normalize "${origin_dir}/srcs/ip/fifo_64x512/fifo_64x512.xci"] \
 [file normalize "${origin_dir}/srcs/fw/axi_stream_to_larpix.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/uart_tx.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/larpix_uart_tx.vhd"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/srcs/fw/larpix_reset_gen.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/larpix_counter.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/larpix_mclk_sel.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/axi_lite_read_only.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/axi_lite_read_write.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/larpix_clk_to_axi_stream.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/larpix_to_axi_stream.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/uart_rx.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/larpix_uart_rx.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/ip/fifo_64x512/fifo_64x512.xci"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj

set file "$origin_dir/srcs/fw/axi_stream_to_larpix.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/uart_tx.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/larpix_uart_tx.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "top" -value "larpix_uart_tx" -objects $obj
set_property -name "top_arch" -value "arch_imp" -objects $obj
set_property -name "top_file" -value "srcs/fw/larpix_uart_tx.vhd" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/constraints/gpio.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/constraints/gpio.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "target_part" -value "xc7z020clg484-1" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
set files [list \
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_mclk_sel_tb.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_clk_to_axi_stream_tb.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_counter_tb.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_reset_gen_tb.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/larpix_uart_tx.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/tb/uart_loopback_tb.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/tb/axi_loopback_tb.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/tb/axi_stream_to_larpix_tb.vhd"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sim_1' fileset file properties for remote files
set file "$origin_dir/srcs/fw/tb/larpix_mclk_sel_tb.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/tb/larpix_clk_to_axi_stream_tb.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/tb/larpix_counter_tb.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/tb/larpix_reset_gen_tb.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/larpix_uart_tx.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/tb/uart_loopback_tb.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/tb/axi_loopback_tb.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/srcs/fw/tb/axi_stream_to_larpix_tb.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj


# Set 'sim_1' fileset file properties for local files
# None

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "nl.mode" -value "funcsim" -objects $obj
set_property -name "top" -value "larpix_mclk_sel_tb" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added
if { [get_files larpix_reset_gen.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_reset_gen.vhd
}
if { [get_files larpix_counter.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_counter.vhd
}
if { [get_files larpix_mclk_sel.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_mclk_sel.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files larpix_clk_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_clk_to_axi_stream.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_rx.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_stream_to_larpix.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_stream_to_larpix.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/larpix_uart_tx.vhd
}
if { [get_files axi_lite_read_write.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_write.vhd
}
if { [get_files axi_lite_read_only.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/neutrino/larpix-firmware/pacman/srcs/fw/axi_lite_read_only.vhd
}


# Proc to create BD zsys
proc cr_bd_zsys { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# larpix_clk_to_axi_stream, larpix_counter, larpix_mclk_sel, larpix_reset_gen, axi_lite_read_only, axi_lite_read_write, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, larpix_uart_rx, larpix_uart_tx, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write, axi_lite_read_only, axi_lite_read_write



  # CHANGE DESIGN NAME HERE
  set design_name zsys

  common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axi_gpio:2.0\
  xilinx.com:ip:processing_system7:5.5\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:axis_broadcaster:1.1\
  xilinx.com:ip:axi_dma:7.1\
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:xlslice:1.0\
  xilinx.com:ip:xlconcat:2.1\
  "

   set list_ips_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  larpix_clk_to_axi_stream\
  larpix_counter\
  larpix_mclk_sel\
  larpix_reset_gen\
  axi_lite_read_only\
  axi_lite_read_write\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  larpix_uart_rx\
  larpix_uart_tx\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  axi_lite_read_only\
  axi_lite_read_write\
  "

   set list_mods_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_msg_id "BD_TCL-008" "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_32 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_32() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_31 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_31() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_30 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_30() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_29 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_29() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_28 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_28() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_27 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_27() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_26 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_26() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_25 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_25() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_24 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_24() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_23 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_23() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_22 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_22() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_21 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_21() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_20 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_20() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_19 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_19() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_18 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_18() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_17 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_17() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_16 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_16() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_15 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_15() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_14 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_14() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_13 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_13() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_12 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_12() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_11 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_11() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_10 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_10() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_9 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_9() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_8 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_8() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_7 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_7() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_6 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_6() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_5 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_5() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_4 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_4() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_3 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_3() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_2 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_2() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 7 -to 0 clk_out_ratio
  create_bd_pin -dir I -from 8 -to 0 tx_fifo_count

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_OFFSET {0x000} \
   CONFIG.C_REG1_OFFSET {0x004} \
   CONFIG.C_REG2_OFFSET {0x008} \
   CONFIG.C_REG3_OFFSET {0x00C} \
 ] $axi_lite_read_only_0

  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000002} \
 ] $axi_lite_read_write_0

  # Create instance: tx_fifo_count_0, and set properties
  set tx_fifo_count_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 tx_fifo_count_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {9} \
   CONFIG.IN1_WIDTH {23} \
   CONFIG.NUM_PORTS {2} \
 ] $tx_fifo_count_0

  # Create instance: uart_clk_ratio_0, and set properties
  set uart_clk_ratio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 uart_clk_ratio_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DOUT_WIDTH {8} \
 ] $uart_clk_ratio_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_1 [get_bd_pins tx_fifo_count] [get_bd_pins tx_fifo_count_0/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins uart_clk_ratio_0/Din]
  connect_bd_net -net tx_fifo_count_0_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins tx_fifo_count_0/dout]
  connect_bd_net -net uart_clk_ratio_0_Dout [get_bd_pins clk_out_ratio] [get_bd_pins uart_clk_ratio_0/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_read_only_0/REG1] [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins tx_fifo_count_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_32
proc create_hier_cell_larpix_uart_channel_32 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_32() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_32 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x20} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x20} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_31
proc create_hier_cell_larpix_uart_channel_31 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_31() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_31 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1F} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1F} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_30
proc create_hier_cell_larpix_uart_channel_30 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_30() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_30 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1E} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1E} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_29
proc create_hier_cell_larpix_uart_channel_29 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_29() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_29 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1D} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1D} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_28
proc create_hier_cell_larpix_uart_channel_28 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_28() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_28 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1C} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1C} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_27
proc create_hier_cell_larpix_uart_channel_27 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_27() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_27 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1B} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1B} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_26
proc create_hier_cell_larpix_uart_channel_26 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_26() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_26 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1A} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x1A} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_25
proc create_hier_cell_larpix_uart_channel_25 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_25() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_25 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x19} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x19} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_24
proc create_hier_cell_larpix_uart_channel_24 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_24() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_24 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x18} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x18} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_23
proc create_hier_cell_larpix_uart_channel_23 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_23() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_23 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x17} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x17} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_22
proc create_hier_cell_larpix_uart_channel_22 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_22() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_22 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x16} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x16} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_21
proc create_hier_cell_larpix_uart_channel_21 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_21() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_21 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x15} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x15} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_20
proc create_hier_cell_larpix_uart_channel_20 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_20() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_20 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x14} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x14} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_19
proc create_hier_cell_larpix_uart_channel_19 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_19() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_19 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x13} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x13} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_18
proc create_hier_cell_larpix_uart_channel_18 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_18() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_18 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x12} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x12} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_17
proc create_hier_cell_larpix_uart_channel_17 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_17() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_17 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x11} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x11} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_16
proc create_hier_cell_larpix_uart_channel_16 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_16() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_16 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x10} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x10} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_15
proc create_hier_cell_larpix_uart_channel_15 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_15() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_15 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0F} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0F} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_14
proc create_hier_cell_larpix_uart_channel_14 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_14() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_14 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0E} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0E} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_13
proc create_hier_cell_larpix_uart_channel_13 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_13() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_13 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0D} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0D} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_12
proc create_hier_cell_larpix_uart_channel_12 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_12() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_12 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0C} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0C} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_11
proc create_hier_cell_larpix_uart_channel_11 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_11() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_11 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0B} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0B} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_10
proc create_hier_cell_larpix_uart_channel_10 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_10() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_10 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0A} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x0A} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_9
proc create_hier_cell_larpix_uart_channel_9 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_9() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_9 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x09} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x09} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_8
proc create_hier_cell_larpix_uart_channel_8 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_8() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_8 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x08} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x08} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_7
proc create_hier_cell_larpix_uart_channel_7 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_7() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_7 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x07} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x07} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_6
proc create_hier_cell_larpix_uart_channel_6 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_6() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_6 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x06} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x06} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_5
proc create_hier_cell_larpix_uart_channel_5 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_5() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_5 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x05} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x05} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_4
proc create_hier_cell_larpix_uart_channel_4 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_4() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_4 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x04} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x04} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_3
proc create_hier_cell_larpix_uart_channel_3 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_3() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_3 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x03} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x03} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_2
proc create_hier_cell_larpix_uart_channel_2 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_2() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_2 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x02} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x02} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_channel_1
proc create_hier_cell_larpix_uart_channel_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_channel_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir I UART_RX
  create_bd_pin -dir O UART_TX

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_1 $hier_obj axi_lite_reg_space

  # Create instance: larpix_uart_rx_0, and set properties
  set block_name larpix_uart_rx
  set block_cell_name larpix_uart_rx_0
  if { [catch {set larpix_uart_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_rx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x01} \
 ] $larpix_uart_rx_0

  # Create instance: larpix_uart_tx_0, and set properties
  set block_name larpix_uart_tx
  set block_cell_name larpix_uart_tx_0
  if { [catch {set larpix_uart_tx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_uart_tx_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_CHANNEL {0x01} \
 ] $larpix_uart_tx_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins larpix_uart_tx_0/S_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_rx_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_uart_rx_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_uart_rx_0/ACLK] [get_bd_pins larpix_uart_tx_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_uart_rx_0/ARESETN] [get_bd_pins larpix_uart_tx_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_rx_0/MCLK] [get_bd_pins larpix_uart_tx_0/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_rx_0/PACMAN_TS]
  connect_bd_net -net UART_RX_1 [get_bd_pins UART_RX] [get_bd_pins larpix_uart_rx_0/UART_RX_IN]
  connect_bd_net -net larpix_uart_tx_0_FIFO_COUNT [get_bd_pins axi_lite_reg_space/tx_fifo_count] [get_bd_pins larpix_uart_tx_0/FIFO_COUNT]
  connect_bd_net -net larpix_uart_tx_0_UART_TX_OUT [get_bd_pins UART_TX] [get_bd_pins larpix_uart_tx_0/UART_TX_OUT]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins axi_lite_reg_space/clk_out_ratio] [get_bd_pins larpix_uart_rx_0/CLKIN_RATIO] [get_bd_pins larpix_uart_tx_0/CLKOUT_RATIO]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_lite_reg_space() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir O -from 0 -to 0 clk_sel
  create_bd_pin -dir I -from 0 -to 0 clk_sel_stat
  create_bd_pin -dir I -from 0 -to 0 clk_valid
  create_bd_pin -dir O -from 31 -to 0 hb_cycles
  create_bd_pin -dir O -from 0 -to 0 hb_en
  create_bd_pin -dir I -from 1 -to 0 pll_locked
  create_bd_pin -dir O -from 31 -to 0 sw_rst_cycles
  create_bd_pin -dir O -from 0 -to 0 sw_rst_trig
  create_bd_pin -dir I -from 31 -to 0 timestamp
  create_bd_pin -dir O update

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]

  # Create instance: axi_lite_read_only_0, and set properties
  set block_name axi_lite_read_only
  set block_cell_name axi_lite_read_only_0
  if { [catch {set axi_lite_read_only_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_only_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axi_lite_read_write_0, and set properties
  set block_name axi_lite_read_write
  set block_cell_name axi_lite_read_write_0
  if { [catch {set axi_lite_read_write_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_read_write_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_REG0_DEFAULT {0x00000004} \
   CONFIG.C_REG1_DEFAULT {0x00000100} \
   CONFIG.C_REG2_DEFAULT {0x05F5E100} \
 ] $axi_lite_read_write_0

  # Create instance: clk_sel, and set properties
  set clk_sel [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 clk_sel ]

  # Create instance: clk_stat, and set properties
  set clk_stat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 clk_stat ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {2} \
   CONFIG.IN1_WIDTH {1} \
   CONFIG.IN2_WIDTH {1} \
   CONFIG.IN3_WIDTH {28} \
   CONFIG.NUM_PORTS {4} \
 ] $clk_stat

  # Create instance: hb_en, and set properties
  set hb_en [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 hb_en ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {2} \
   CONFIG.DIN_TO {2} \
   CONFIG.DOUT_WIDTH {1} \
 ] $hb_en

  # Create instance: sw_rst_trig, and set properties
  set sw_rst_trig [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 sw_rst_trig ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {1} \
   CONFIG.DIN_TO {1} \
   CONFIG.DOUT_WIDTH {1} \
 ] $sw_rst_trig

  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_1

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_lite_read_write_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_lite_read_only_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ACLK] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_lite_read_only_0/S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_read_write_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_read_write_0/REG0] [get_bd_pins clk_sel/Din] [get_bd_pins hb_en/Din] [get_bd_pins sw_rst_trig/Din]
  connect_bd_net -net axi_lite_read_write_0_REG1 [get_bd_pins sw_rst_cycles] [get_bd_pins axi_lite_read_write_0/REG1]
  connect_bd_net -net axi_lite_read_write_0_REG2 [get_bd_pins hb_cycles] [get_bd_pins axi_lite_read_write_0/REG2]
  connect_bd_net -net axi_lite_read_write_0_update [get_bd_pins update] [get_bd_pins axi_lite_read_write_0/update]
  connect_bd_net -net clk_sel_Dout [get_bd_pins clk_sel] [get_bd_pins clk_sel/Dout]
  connect_bd_net -net clk_sel_stat_1 [get_bd_pins clk_sel_stat] [get_bd_pins clk_stat/In1]
  connect_bd_net -net clk_stat_dout [get_bd_pins axi_lite_read_only_0/REG0] [get_bd_pins clk_stat/dout]
  connect_bd_net -net clk_valid_1 [get_bd_pins clk_valid] [get_bd_pins clk_stat/In2]
  connect_bd_net -net hb_en_Dout [get_bd_pins hb_en] [get_bd_pins hb_en/Dout]
  connect_bd_net -net pll_locked_1 [get_bd_pins pll_locked] [get_bd_pins clk_stat/In0]
  connect_bd_net -net sw_rst_trig_Dout [get_bd_pins sw_rst_trig] [get_bd_pins sw_rst_trig/Dout]
  connect_bd_net -net timestamp_1 [get_bd_pins timestamp] [get_bd_pins axi_lite_read_only_0/REG1]
  connect_bd_net -net xlconstant_1_dout [get_bd_pins axi_lite_read_only_0/REG2] [get_bd_pins axi_lite_read_only_0/REG3] [get_bd_pins clk_stat/In3] [get_bd_pins xlconstant_1/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_array
proc create_hier_cell_larpix_uart_array { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_uart_array() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXIMM
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir I -type clk MCLK
  create_bd_pin -dir I -from 31 -to 0 PACMAN_TS
  create_bd_pin -dir O UART_TX_1
  create_bd_pin -dir O UART_TX_2
  create_bd_pin -dir O UART_TX_3
  create_bd_pin -dir O UART_TX_4
  create_bd_pin -dir O UART_TX_5
  create_bd_pin -dir O UART_TX_6
  create_bd_pin -dir O UART_TX_7
  create_bd_pin -dir O UART_TX_8
  create_bd_pin -dir O UART_TX_9
  create_bd_pin -dir O UART_TX_10
  create_bd_pin -dir O UART_TX_11
  create_bd_pin -dir O UART_TX_12
  create_bd_pin -dir O UART_TX_13
  create_bd_pin -dir O UART_TX_14
  create_bd_pin -dir O UART_TX_15
  create_bd_pin -dir O UART_TX_16
  create_bd_pin -dir O UART_TX_17
  create_bd_pin -dir O UART_TX_18
  create_bd_pin -dir O UART_TX_19
  create_bd_pin -dir O UART_TX_20
  create_bd_pin -dir O UART_TX_21
  create_bd_pin -dir O UART_TX_22
  create_bd_pin -dir O UART_TX_23
  create_bd_pin -dir O UART_TX_24
  create_bd_pin -dir O UART_TX_25
  create_bd_pin -dir O UART_TX_26
  create_bd_pin -dir O UART_TX_27
  create_bd_pin -dir O UART_TX_28
  create_bd_pin -dir O UART_TX_29
  create_bd_pin -dir O UART_TX_30
  create_bd_pin -dir O UART_TX_31
  create_bd_pin -dir O UART_TX_32

  # Create instance: aximm_interconnect_0, and set properties
  set aximm_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 aximm_interconnect_0 ]
  set_property -dict [ list \
   CONFIG.NUM_MI {32} \
 ] $aximm_interconnect_0

  # Create instance: axis_broadcaster_0, and set properties
  set axis_broadcaster_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0 ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {0} \
   CONFIG.HAS_TLAST {0} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.HAS_TSTRB {0} \
   CONFIG.M00_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M01_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M02_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M03_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M04_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M05_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M06_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M07_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M08_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M09_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M10_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M11_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M12_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M13_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M14_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M15_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M_TDATA_NUM_BYTES {16} \
   CONFIG.NUM_MI {2} \
   CONFIG.S_TDATA_NUM_BYTES {16} \
 ] $axis_broadcaster_0

  # Create instance: axis_broadcaster_1, and set properties
  set axis_broadcaster_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_1 ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {0} \
   CONFIG.HAS_TLAST {0} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.HAS_TSTRB {0} \
   CONFIG.M00_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M01_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M02_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M03_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M04_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M05_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M06_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M07_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M08_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M09_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M10_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M11_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M12_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M13_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M14_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M15_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M_TDATA_NUM_BYTES {16} \
   CONFIG.NUM_MI {16} \
   CONFIG.S_TDATA_NUM_BYTES {16} \
 ] $axis_broadcaster_1

  # Create instance: axis_broadcaster_2, and set properties
  set axis_broadcaster_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_2 ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {0} \
   CONFIG.HAS_TLAST {0} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.HAS_TSTRB {0} \
   CONFIG.M00_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M01_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M02_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M03_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M04_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M05_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M06_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M07_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M08_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M09_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M10_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M11_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M12_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M13_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M14_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M15_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M_TDATA_NUM_BYTES {16} \
   CONFIG.NUM_MI {16} \
   CONFIG.S_TDATA_NUM_BYTES {16} \
 ] $axis_broadcaster_2

  # Create instance: axis_interconnect_0, and set properties
  set axis_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0 ]
  set_property -dict [ list \
   CONFIG.M00_FIFO_DEPTH {4096} \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {2} \
   CONFIG.S00_FIFO_DEPTH {1024} \
   CONFIG.S01_FIFO_DEPTH {1024} \
 ] $axis_interconnect_0

  # Create instance: axis_interconnect_1, and set properties
  set axis_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_1 ]
  set_property -dict [ list \
   CONFIG.M00_FIFO_DEPTH {1024} \
   CONFIG.M01_FIFO_DEPTH {32} \
   CONFIG.M02_FIFO_DEPTH {32} \
   CONFIG.M03_FIFO_DEPTH {32} \
   CONFIG.M04_FIFO_DEPTH {32} \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {16} \
   CONFIG.S00_FIFO_DEPTH {32} \
   CONFIG.S01_FIFO_DEPTH {32} \
   CONFIG.S02_FIFO_DEPTH {32} \
   CONFIG.S03_FIFO_DEPTH {32} \
   CONFIG.S04_FIFO_DEPTH {32} \
   CONFIG.S05_FIFO_DEPTH {32} \
   CONFIG.S06_FIFO_DEPTH {32} \
   CONFIG.S07_FIFO_DEPTH {32} \
   CONFIG.S08_FIFO_DEPTH {32} \
   CONFIG.S09_FIFO_DEPTH {32} \
   CONFIG.S10_FIFO_DEPTH {32} \
   CONFIG.S11_FIFO_DEPTH {32} \
   CONFIG.S12_FIFO_DEPTH {32} \
   CONFIG.S13_FIFO_DEPTH {32} \
   CONFIG.S14_FIFO_DEPTH {32} \
   CONFIG.S15_FIFO_DEPTH {32} \
 ] $axis_interconnect_1

  # Create instance: axis_interconnect_2, and set properties
  set axis_interconnect_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_2 ]
  set_property -dict [ list \
   CONFIG.M00_FIFO_DEPTH {1024} \
   CONFIG.M01_FIFO_DEPTH {32} \
   CONFIG.M02_FIFO_DEPTH {32} \
   CONFIG.M03_FIFO_DEPTH {32} \
   CONFIG.M04_FIFO_DEPTH {32} \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {16} \
   CONFIG.S00_FIFO_DEPTH {32} \
   CONFIG.S01_FIFO_DEPTH {32} \
   CONFIG.S02_FIFO_DEPTH {32} \
   CONFIG.S03_FIFO_DEPTH {32} \
   CONFIG.S04_FIFO_DEPTH {32} \
   CONFIG.S05_FIFO_DEPTH {32} \
   CONFIG.S06_FIFO_DEPTH {32} \
   CONFIG.S07_FIFO_DEPTH {32} \
   CONFIG.S08_FIFO_DEPTH {32} \
   CONFIG.S09_FIFO_DEPTH {32} \
   CONFIG.S10_FIFO_DEPTH {32} \
   CONFIG.S11_FIFO_DEPTH {32} \
   CONFIG.S12_FIFO_DEPTH {32} \
   CONFIG.S13_FIFO_DEPTH {32} \
   CONFIG.S14_FIFO_DEPTH {32} \
   CONFIG.S15_FIFO_DEPTH {32} \
 ] $axis_interconnect_2

  # Create instance: larpix_uart_channel_1
  create_hier_cell_larpix_uart_channel_1 $hier_obj larpix_uart_channel_1

  # Create instance: larpix_uart_channel_2
  create_hier_cell_larpix_uart_channel_2 $hier_obj larpix_uart_channel_2

  # Create instance: larpix_uart_channel_3
  create_hier_cell_larpix_uart_channel_3 $hier_obj larpix_uart_channel_3

  # Create instance: larpix_uart_channel_4
  create_hier_cell_larpix_uart_channel_4 $hier_obj larpix_uart_channel_4

  # Create instance: larpix_uart_channel_5
  create_hier_cell_larpix_uart_channel_5 $hier_obj larpix_uart_channel_5

  # Create instance: larpix_uart_channel_6
  create_hier_cell_larpix_uart_channel_6 $hier_obj larpix_uart_channel_6

  # Create instance: larpix_uart_channel_7
  create_hier_cell_larpix_uart_channel_7 $hier_obj larpix_uart_channel_7

  # Create instance: larpix_uart_channel_8
  create_hier_cell_larpix_uart_channel_8 $hier_obj larpix_uart_channel_8

  # Create instance: larpix_uart_channel_9
  create_hier_cell_larpix_uart_channel_9 $hier_obj larpix_uart_channel_9

  # Create instance: larpix_uart_channel_10
  create_hier_cell_larpix_uart_channel_10 $hier_obj larpix_uart_channel_10

  # Create instance: larpix_uart_channel_11
  create_hier_cell_larpix_uart_channel_11 $hier_obj larpix_uart_channel_11

  # Create instance: larpix_uart_channel_12
  create_hier_cell_larpix_uart_channel_12 $hier_obj larpix_uart_channel_12

  # Create instance: larpix_uart_channel_13
  create_hier_cell_larpix_uart_channel_13 $hier_obj larpix_uart_channel_13

  # Create instance: larpix_uart_channel_14
  create_hier_cell_larpix_uart_channel_14 $hier_obj larpix_uart_channel_14

  # Create instance: larpix_uart_channel_15
  create_hier_cell_larpix_uart_channel_15 $hier_obj larpix_uart_channel_15

  # Create instance: larpix_uart_channel_16
  create_hier_cell_larpix_uart_channel_16 $hier_obj larpix_uart_channel_16

  # Create instance: larpix_uart_channel_17
  create_hier_cell_larpix_uart_channel_17 $hier_obj larpix_uart_channel_17

  # Create instance: larpix_uart_channel_18
  create_hier_cell_larpix_uart_channel_18 $hier_obj larpix_uart_channel_18

  # Create instance: larpix_uart_channel_19
  create_hier_cell_larpix_uart_channel_19 $hier_obj larpix_uart_channel_19

  # Create instance: larpix_uart_channel_20
  create_hier_cell_larpix_uart_channel_20 $hier_obj larpix_uart_channel_20

  # Create instance: larpix_uart_channel_21
  create_hier_cell_larpix_uart_channel_21 $hier_obj larpix_uart_channel_21

  # Create instance: larpix_uart_channel_22
  create_hier_cell_larpix_uart_channel_22 $hier_obj larpix_uart_channel_22

  # Create instance: larpix_uart_channel_23
  create_hier_cell_larpix_uart_channel_23 $hier_obj larpix_uart_channel_23

  # Create instance: larpix_uart_channel_24
  create_hier_cell_larpix_uart_channel_24 $hier_obj larpix_uart_channel_24

  # Create instance: larpix_uart_channel_25
  create_hier_cell_larpix_uart_channel_25 $hier_obj larpix_uart_channel_25

  # Create instance: larpix_uart_channel_26
  create_hier_cell_larpix_uart_channel_26 $hier_obj larpix_uart_channel_26

  # Create instance: larpix_uart_channel_27
  create_hier_cell_larpix_uart_channel_27 $hier_obj larpix_uart_channel_27

  # Create instance: larpix_uart_channel_28
  create_hier_cell_larpix_uart_channel_28 $hier_obj larpix_uart_channel_28

  # Create instance: larpix_uart_channel_29
  create_hier_cell_larpix_uart_channel_29 $hier_obj larpix_uart_channel_29

  # Create instance: larpix_uart_channel_30
  create_hier_cell_larpix_uart_channel_30 $hier_obj larpix_uart_channel_30

  # Create instance: larpix_uart_channel_31
  create_hier_cell_larpix_uart_channel_31 $hier_obj larpix_uart_channel_31

  # Create instance: larpix_uart_channel_32
  create_hier_cell_larpix_uart_channel_32 $hier_obj larpix_uart_channel_32

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S00_AXIS] [get_bd_intf_pins larpix_uart_channel_1/M_AXIS]
  connect_bd_intf_net -intf_net S00_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S00_AXIS] [get_bd_intf_pins larpix_uart_channel_17/M_AXIS]
  connect_bd_intf_net -intf_net S01_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S01_AXIS] [get_bd_intf_pins larpix_uart_channel_2/M_AXIS]
  connect_bd_intf_net -intf_net S01_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S01_AXIS] [get_bd_intf_pins larpix_uart_channel_18/M_AXIS]
  connect_bd_intf_net -intf_net S02_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S02_AXIS] [get_bd_intf_pins larpix_uart_channel_3/M_AXIS]
  connect_bd_intf_net -intf_net S02_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S02_AXIS] [get_bd_intf_pins larpix_uart_channel_19/M_AXIS]
  connect_bd_intf_net -intf_net S03_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S03_AXIS] [get_bd_intf_pins larpix_uart_channel_4/M_AXIS]
  connect_bd_intf_net -intf_net S03_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S03_AXIS] [get_bd_intf_pins larpix_uart_channel_20/M_AXIS]
  connect_bd_intf_net -intf_net S04_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S04_AXIS] [get_bd_intf_pins larpix_uart_channel_5/M_AXIS]
  connect_bd_intf_net -intf_net S04_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S04_AXIS] [get_bd_intf_pins larpix_uart_channel_21/M_AXIS]
  connect_bd_intf_net -intf_net S05_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S05_AXIS] [get_bd_intf_pins larpix_uart_channel_6/M_AXIS]
  connect_bd_intf_net -intf_net S05_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S05_AXIS] [get_bd_intf_pins larpix_uart_channel_22/M_AXIS]
  connect_bd_intf_net -intf_net S06_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S06_AXIS] [get_bd_intf_pins larpix_uart_channel_7/M_AXIS]
  connect_bd_intf_net -intf_net S06_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S06_AXIS] [get_bd_intf_pins larpix_uart_channel_23/M_AXIS]
  connect_bd_intf_net -intf_net S07_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S07_AXIS] [get_bd_intf_pins larpix_uart_channel_8/M_AXIS]
  connect_bd_intf_net -intf_net S07_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S07_AXIS] [get_bd_intf_pins larpix_uart_channel_24/M_AXIS]
  connect_bd_intf_net -intf_net S08_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S08_AXIS] [get_bd_intf_pins larpix_uart_channel_9/M_AXIS]
  connect_bd_intf_net -intf_net S08_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S08_AXIS] [get_bd_intf_pins larpix_uart_channel_25/M_AXIS]
  connect_bd_intf_net -intf_net S09_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S09_AXIS] [get_bd_intf_pins larpix_uart_channel_10/M_AXIS]
  connect_bd_intf_net -intf_net S09_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S09_AXIS] [get_bd_intf_pins larpix_uart_channel_26/M_AXIS]
  connect_bd_intf_net -intf_net S10_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S10_AXIS] [get_bd_intf_pins larpix_uart_channel_11/M_AXIS]
  connect_bd_intf_net -intf_net S10_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S10_AXIS] [get_bd_intf_pins larpix_uart_channel_27/M_AXIS]
  connect_bd_intf_net -intf_net S11_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S11_AXIS] [get_bd_intf_pins larpix_uart_channel_12/M_AXIS]
  connect_bd_intf_net -intf_net S11_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S11_AXIS] [get_bd_intf_pins larpix_uart_channel_28/M_AXIS]
  connect_bd_intf_net -intf_net S12_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S12_AXIS] [get_bd_intf_pins larpix_uart_channel_13/M_AXIS]
  connect_bd_intf_net -intf_net S12_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S12_AXIS] [get_bd_intf_pins larpix_uart_channel_29/M_AXIS]
  connect_bd_intf_net -intf_net S13_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S13_AXIS] [get_bd_intf_pins larpix_uart_channel_14/M_AXIS]
  connect_bd_intf_net -intf_net S13_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S13_AXIS] [get_bd_intf_pins larpix_uart_channel_30/M_AXIS]
  connect_bd_intf_net -intf_net S14_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S14_AXIS] [get_bd_intf_pins larpix_uart_channel_15/M_AXIS]
  connect_bd_intf_net -intf_net S14_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S14_AXIS] [get_bd_intf_pins larpix_uart_channel_31/M_AXIS]
  connect_bd_intf_net -intf_net S15_AXIS_1 [get_bd_intf_pins axis_interconnect_1/S15_AXIS] [get_bd_intf_pins larpix_uart_channel_16/M_AXIS]
  connect_bd_intf_net -intf_net S15_AXIS_2 [get_bd_intf_pins axis_interconnect_2/S15_AXIS] [get_bd_intf_pins larpix_uart_channel_32/M_AXIS]
  connect_bd_intf_net -intf_net S_AXIMM_1 [get_bd_intf_pins S_AXIMM] [get_bd_intf_pins aximm_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M00_AXI [get_bd_intf_pins aximm_interconnect_0/M00_AXI] [get_bd_intf_pins larpix_uart_channel_1/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M01_AXI [get_bd_intf_pins aximm_interconnect_0/M01_AXI] [get_bd_intf_pins larpix_uart_channel_2/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M02_AXI [get_bd_intf_pins aximm_interconnect_0/M02_AXI] [get_bd_intf_pins larpix_uart_channel_3/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M03_AXI [get_bd_intf_pins aximm_interconnect_0/M03_AXI] [get_bd_intf_pins larpix_uart_channel_4/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M04_AXI [get_bd_intf_pins aximm_interconnect_0/M04_AXI] [get_bd_intf_pins larpix_uart_channel_5/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M05_AXI [get_bd_intf_pins aximm_interconnect_0/M05_AXI] [get_bd_intf_pins larpix_uart_channel_6/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M06_AXI [get_bd_intf_pins aximm_interconnect_0/M06_AXI] [get_bd_intf_pins larpix_uart_channel_7/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M07_AXI [get_bd_intf_pins aximm_interconnect_0/M07_AXI] [get_bd_intf_pins larpix_uart_channel_8/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M08_AXI [get_bd_intf_pins aximm_interconnect_0/M08_AXI] [get_bd_intf_pins larpix_uart_channel_9/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M09_AXI [get_bd_intf_pins aximm_interconnect_0/M09_AXI] [get_bd_intf_pins larpix_uart_channel_10/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M10_AXI [get_bd_intf_pins aximm_interconnect_0/M10_AXI] [get_bd_intf_pins larpix_uart_channel_11/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M11_AXI [get_bd_intf_pins aximm_interconnect_0/M11_AXI] [get_bd_intf_pins larpix_uart_channel_12/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M12_AXI [get_bd_intf_pins aximm_interconnect_0/M12_AXI] [get_bd_intf_pins larpix_uart_channel_13/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M13_AXI [get_bd_intf_pins aximm_interconnect_0/M13_AXI] [get_bd_intf_pins larpix_uart_channel_14/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M14_AXI [get_bd_intf_pins aximm_interconnect_0/M14_AXI] [get_bd_intf_pins larpix_uart_channel_15/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M15_AXI [get_bd_intf_pins aximm_interconnect_0/M15_AXI] [get_bd_intf_pins larpix_uart_channel_16/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M16_AXI [get_bd_intf_pins aximm_interconnect_0/M16_AXI] [get_bd_intf_pins larpix_uart_channel_17/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M17_AXI [get_bd_intf_pins aximm_interconnect_0/M17_AXI] [get_bd_intf_pins larpix_uart_channel_18/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M18_AXI [get_bd_intf_pins aximm_interconnect_0/M18_AXI] [get_bd_intf_pins larpix_uart_channel_19/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M19_AXI [get_bd_intf_pins aximm_interconnect_0/M19_AXI] [get_bd_intf_pins larpix_uart_channel_20/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M20_AXI [get_bd_intf_pins aximm_interconnect_0/M20_AXI] [get_bd_intf_pins larpix_uart_channel_21/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M21_AXI [get_bd_intf_pins aximm_interconnect_0/M21_AXI] [get_bd_intf_pins larpix_uart_channel_22/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M22_AXI [get_bd_intf_pins aximm_interconnect_0/M22_AXI] [get_bd_intf_pins larpix_uart_channel_23/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M23_AXI [get_bd_intf_pins aximm_interconnect_0/M23_AXI] [get_bd_intf_pins larpix_uart_channel_24/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M24_AXI [get_bd_intf_pins aximm_interconnect_0/M24_AXI] [get_bd_intf_pins larpix_uart_channel_25/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M25_AXI [get_bd_intf_pins aximm_interconnect_0/M25_AXI] [get_bd_intf_pins larpix_uart_channel_26/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M26_AXI [get_bd_intf_pins aximm_interconnect_0/M26_AXI] [get_bd_intf_pins larpix_uart_channel_27/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M27_AXI [get_bd_intf_pins aximm_interconnect_0/M27_AXI] [get_bd_intf_pins larpix_uart_channel_28/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M28_AXI [get_bd_intf_pins aximm_interconnect_0/M28_AXI] [get_bd_intf_pins larpix_uart_channel_29/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M29_AXI [get_bd_intf_pins aximm_interconnect_0/M29_AXI] [get_bd_intf_pins larpix_uart_channel_30/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M30_AXI [get_bd_intf_pins aximm_interconnect_0/M30_AXI] [get_bd_intf_pins larpix_uart_channel_31/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M31_AXI [get_bd_intf_pins aximm_interconnect_0/M31_AXI] [get_bd_intf_pins larpix_uart_channel_32/S00_AXI]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M00_AXIS [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins axis_broadcaster_1/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M01_AXIS [get_bd_intf_pins axis_broadcaster_0/M01_AXIS] [get_bd_intf_pins axis_broadcaster_2/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M00_AXIS [get_bd_intf_pins axis_broadcaster_1/M00_AXIS] [get_bd_intf_pins larpix_uart_channel_1/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M01_AXIS [get_bd_intf_pins axis_broadcaster_1/M01_AXIS] [get_bd_intf_pins larpix_uart_channel_2/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M02_AXIS [get_bd_intf_pins axis_broadcaster_1/M02_AXIS] [get_bd_intf_pins larpix_uart_channel_3/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M03_AXIS [get_bd_intf_pins axis_broadcaster_1/M03_AXIS] [get_bd_intf_pins larpix_uart_channel_4/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M04_AXIS [get_bd_intf_pins axis_broadcaster_1/M04_AXIS] [get_bd_intf_pins larpix_uart_channel_5/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M05_AXIS [get_bd_intf_pins axis_broadcaster_1/M05_AXIS] [get_bd_intf_pins larpix_uart_channel_6/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M06_AXIS [get_bd_intf_pins axis_broadcaster_1/M06_AXIS] [get_bd_intf_pins larpix_uart_channel_7/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M07_AXIS [get_bd_intf_pins axis_broadcaster_1/M07_AXIS] [get_bd_intf_pins larpix_uart_channel_8/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M08_AXIS [get_bd_intf_pins axis_broadcaster_1/M08_AXIS] [get_bd_intf_pins larpix_uart_channel_9/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M09_AXIS [get_bd_intf_pins axis_broadcaster_1/M09_AXIS] [get_bd_intf_pins larpix_uart_channel_10/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M10_AXIS [get_bd_intf_pins axis_broadcaster_1/M10_AXIS] [get_bd_intf_pins larpix_uart_channel_11/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M11_AXIS [get_bd_intf_pins axis_broadcaster_1/M11_AXIS] [get_bd_intf_pins larpix_uart_channel_12/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M12_AXIS [get_bd_intf_pins axis_broadcaster_1/M12_AXIS] [get_bd_intf_pins larpix_uart_channel_13/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M13_AXIS [get_bd_intf_pins axis_broadcaster_1/M13_AXIS] [get_bd_intf_pins larpix_uart_channel_14/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M14_AXIS [get_bd_intf_pins axis_broadcaster_1/M14_AXIS] [get_bd_intf_pins larpix_uart_channel_15/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_1_M15_AXIS [get_bd_intf_pins axis_broadcaster_1/M15_AXIS] [get_bd_intf_pins larpix_uart_channel_16/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M00_AXIS [get_bd_intf_pins axis_broadcaster_2/M00_AXIS] [get_bd_intf_pins larpix_uart_channel_17/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M01_AXIS [get_bd_intf_pins axis_broadcaster_2/M01_AXIS] [get_bd_intf_pins larpix_uart_channel_18/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M02_AXIS [get_bd_intf_pins axis_broadcaster_2/M02_AXIS] [get_bd_intf_pins larpix_uart_channel_19/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M03_AXIS [get_bd_intf_pins axis_broadcaster_2/M03_AXIS] [get_bd_intf_pins larpix_uart_channel_20/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M04_AXIS [get_bd_intf_pins axis_broadcaster_2/M04_AXIS] [get_bd_intf_pins larpix_uart_channel_21/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M05_AXIS [get_bd_intf_pins axis_broadcaster_2/M05_AXIS] [get_bd_intf_pins larpix_uart_channel_22/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M06_AXIS [get_bd_intf_pins axis_broadcaster_2/M06_AXIS] [get_bd_intf_pins larpix_uart_channel_23/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M07_AXIS [get_bd_intf_pins axis_broadcaster_2/M07_AXIS] [get_bd_intf_pins larpix_uart_channel_24/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M08_AXIS [get_bd_intf_pins axis_broadcaster_2/M08_AXIS] [get_bd_intf_pins larpix_uart_channel_25/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M09_AXIS [get_bd_intf_pins axis_broadcaster_2/M09_AXIS] [get_bd_intf_pins larpix_uart_channel_26/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M10_AXIS [get_bd_intf_pins axis_broadcaster_2/M10_AXIS] [get_bd_intf_pins larpix_uart_channel_27/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M11_AXIS [get_bd_intf_pins axis_broadcaster_2/M11_AXIS] [get_bd_intf_pins larpix_uart_channel_28/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M12_AXIS [get_bd_intf_pins axis_broadcaster_2/M12_AXIS] [get_bd_intf_pins larpix_uart_channel_29/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M13_AXIS [get_bd_intf_pins axis_broadcaster_2/M13_AXIS] [get_bd_intf_pins larpix_uart_channel_30/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M14_AXIS [get_bd_intf_pins axis_broadcaster_2/M14_AXIS] [get_bd_intf_pins larpix_uart_channel_31/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_2_M15_AXIS [get_bd_intf_pins axis_broadcaster_2/M15_AXIS] [get_bd_intf_pins larpix_uart_channel_32/S_AXIS]
  connect_bd_intf_net -intf_net axis_interconnect_0_M00_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins axis_interconnect_0/M00_AXIS]
  connect_bd_intf_net -intf_net axis_interconnect_1_M00_AXIS [get_bd_intf_pins axis_interconnect_0/S00_AXIS] [get_bd_intf_pins axis_interconnect_1/M00_AXIS]
  connect_bd_intf_net -intf_net axis_interconnect_2_M00_AXIS [get_bd_intf_pins axis_interconnect_0/S01_AXIS] [get_bd_intf_pins axis_interconnect_2/M00_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins aximm_interconnect_0/ACLK] [get_bd_pins aximm_interconnect_0/M00_ACLK] [get_bd_pins aximm_interconnect_0/M01_ACLK] [get_bd_pins aximm_interconnect_0/M02_ACLK] [get_bd_pins aximm_interconnect_0/M03_ACLK] [get_bd_pins aximm_interconnect_0/M04_ACLK] [get_bd_pins aximm_interconnect_0/M05_ACLK] [get_bd_pins aximm_interconnect_0/M06_ACLK] [get_bd_pins aximm_interconnect_0/M07_ACLK] [get_bd_pins aximm_interconnect_0/M08_ACLK] [get_bd_pins aximm_interconnect_0/M09_ACLK] [get_bd_pins aximm_interconnect_0/M10_ACLK] [get_bd_pins aximm_interconnect_0/M11_ACLK] [get_bd_pins aximm_interconnect_0/M12_ACLK] [get_bd_pins aximm_interconnect_0/M13_ACLK] [get_bd_pins aximm_interconnect_0/M14_ACLK] [get_bd_pins aximm_interconnect_0/M15_ACLK] [get_bd_pins aximm_interconnect_0/M16_ACLK] [get_bd_pins aximm_interconnect_0/M17_ACLK] [get_bd_pins aximm_interconnect_0/M18_ACLK] [get_bd_pins aximm_interconnect_0/M19_ACLK] [get_bd_pins aximm_interconnect_0/M20_ACLK] [get_bd_pins aximm_interconnect_0/M21_ACLK] [get_bd_pins aximm_interconnect_0/M22_ACLK] [get_bd_pins aximm_interconnect_0/M23_ACLK] [get_bd_pins aximm_interconnect_0/M24_ACLK] [get_bd_pins aximm_interconnect_0/M25_ACLK] [get_bd_pins aximm_interconnect_0/M26_ACLK] [get_bd_pins aximm_interconnect_0/M27_ACLK] [get_bd_pins aximm_interconnect_0/M28_ACLK] [get_bd_pins aximm_interconnect_0/M29_ACLK] [get_bd_pins aximm_interconnect_0/M30_ACLK] [get_bd_pins aximm_interconnect_0/M31_ACLK] [get_bd_pins aximm_interconnect_0/S00_ACLK] [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins axis_broadcaster_1/aclk] [get_bd_pins axis_broadcaster_2/aclk] [get_bd_pins axis_interconnect_0/ACLK] [get_bd_pins axis_interconnect_0/M00_AXIS_ACLK] [get_bd_pins axis_interconnect_0/S00_AXIS_ACLK] [get_bd_pins axis_interconnect_0/S01_AXIS_ACLK] [get_bd_pins axis_interconnect_1/ACLK] [get_bd_pins axis_interconnect_1/M00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S01_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S02_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S03_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S04_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S05_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S06_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S07_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S08_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S09_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S10_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S11_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S12_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S13_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S14_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S15_AXIS_ACLK] [get_bd_pins axis_interconnect_2/ACLK] [get_bd_pins axis_interconnect_2/M00_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S00_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S01_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S02_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S03_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S04_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S05_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S06_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S07_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S08_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S09_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S10_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S11_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S12_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S13_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S14_AXIS_ACLK] [get_bd_pins axis_interconnect_2/S15_AXIS_ACLK] [get_bd_pins larpix_uart_channel_1/ACLK] [get_bd_pins larpix_uart_channel_10/ACLK] [get_bd_pins larpix_uart_channel_11/ACLK] [get_bd_pins larpix_uart_channel_12/ACLK] [get_bd_pins larpix_uart_channel_13/ACLK] [get_bd_pins larpix_uart_channel_14/ACLK] [get_bd_pins larpix_uart_channel_15/ACLK] [get_bd_pins larpix_uart_channel_16/ACLK] [get_bd_pins larpix_uart_channel_17/ACLK] [get_bd_pins larpix_uart_channel_18/ACLK] [get_bd_pins larpix_uart_channel_19/ACLK] [get_bd_pins larpix_uart_channel_2/ACLK] [get_bd_pins larpix_uart_channel_20/ACLK] [get_bd_pins larpix_uart_channel_21/ACLK] [get_bd_pins larpix_uart_channel_22/ACLK] [get_bd_pins larpix_uart_channel_23/ACLK] [get_bd_pins larpix_uart_channel_24/ACLK] [get_bd_pins larpix_uart_channel_25/ACLK] [get_bd_pins larpix_uart_channel_26/ACLK] [get_bd_pins larpix_uart_channel_27/ACLK] [get_bd_pins larpix_uart_channel_28/ACLK] [get_bd_pins larpix_uart_channel_29/ACLK] [get_bd_pins larpix_uart_channel_3/ACLK] [get_bd_pins larpix_uart_channel_30/ACLK] [get_bd_pins larpix_uart_channel_31/ACLK] [get_bd_pins larpix_uart_channel_32/ACLK] [get_bd_pins larpix_uart_channel_4/ACLK] [get_bd_pins larpix_uart_channel_5/ACLK] [get_bd_pins larpix_uart_channel_6/ACLK] [get_bd_pins larpix_uart_channel_7/ACLK] [get_bd_pins larpix_uart_channel_8/ACLK] [get_bd_pins larpix_uart_channel_9/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins aximm_interconnect_0/ARESETN] [get_bd_pins aximm_interconnect_0/M00_ARESETN] [get_bd_pins aximm_interconnect_0/M01_ARESETN] [get_bd_pins aximm_interconnect_0/M02_ARESETN] [get_bd_pins aximm_interconnect_0/M03_ARESETN] [get_bd_pins aximm_interconnect_0/M04_ARESETN] [get_bd_pins aximm_interconnect_0/M05_ARESETN] [get_bd_pins aximm_interconnect_0/M06_ARESETN] [get_bd_pins aximm_interconnect_0/M07_ARESETN] [get_bd_pins aximm_interconnect_0/M08_ARESETN] [get_bd_pins aximm_interconnect_0/M09_ARESETN] [get_bd_pins aximm_interconnect_0/M10_ARESETN] [get_bd_pins aximm_interconnect_0/M11_ARESETN] [get_bd_pins aximm_interconnect_0/M12_ARESETN] [get_bd_pins aximm_interconnect_0/M13_ARESETN] [get_bd_pins aximm_interconnect_0/M14_ARESETN] [get_bd_pins aximm_interconnect_0/M15_ARESETN] [get_bd_pins aximm_interconnect_0/M16_ARESETN] [get_bd_pins aximm_interconnect_0/M17_ARESETN] [get_bd_pins aximm_interconnect_0/M18_ARESETN] [get_bd_pins aximm_interconnect_0/M19_ARESETN] [get_bd_pins aximm_interconnect_0/M20_ARESETN] [get_bd_pins aximm_interconnect_0/M21_ARESETN] [get_bd_pins aximm_interconnect_0/M22_ARESETN] [get_bd_pins aximm_interconnect_0/M23_ARESETN] [get_bd_pins aximm_interconnect_0/M24_ARESETN] [get_bd_pins aximm_interconnect_0/M25_ARESETN] [get_bd_pins aximm_interconnect_0/M26_ARESETN] [get_bd_pins aximm_interconnect_0/M27_ARESETN] [get_bd_pins aximm_interconnect_0/M28_ARESETN] [get_bd_pins aximm_interconnect_0/M29_ARESETN] [get_bd_pins aximm_interconnect_0/M30_ARESETN] [get_bd_pins aximm_interconnect_0/M31_ARESETN] [get_bd_pins aximm_interconnect_0/S00_ARESETN] [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins axis_broadcaster_1/aresetn] [get_bd_pins axis_broadcaster_2/aresetn] [get_bd_pins axis_interconnect_0/ARESETN] [get_bd_pins axis_interconnect_0/M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_0/S00_AXIS_ARESETN] [get_bd_pins axis_interconnect_0/S01_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/ARESETN] [get_bd_pins axis_interconnect_1/M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S01_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S02_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S03_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S04_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S05_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S06_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S07_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S08_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S09_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S10_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S11_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S12_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S13_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S14_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S15_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/ARESETN] [get_bd_pins axis_interconnect_2/M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S00_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S01_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S02_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S03_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S04_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S05_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S06_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S07_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S08_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S09_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S10_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S11_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S12_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S13_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S14_AXIS_ARESETN] [get_bd_pins axis_interconnect_2/S15_AXIS_ARESETN] [get_bd_pins larpix_uart_channel_1/ARESETN] [get_bd_pins larpix_uart_channel_10/ARESETN] [get_bd_pins larpix_uart_channel_11/ARESETN] [get_bd_pins larpix_uart_channel_12/ARESETN] [get_bd_pins larpix_uart_channel_13/ARESETN] [get_bd_pins larpix_uart_channel_14/ARESETN] [get_bd_pins larpix_uart_channel_15/ARESETN] [get_bd_pins larpix_uart_channel_16/ARESETN] [get_bd_pins larpix_uart_channel_17/ARESETN] [get_bd_pins larpix_uart_channel_18/ARESETN] [get_bd_pins larpix_uart_channel_19/ARESETN] [get_bd_pins larpix_uart_channel_2/ARESETN] [get_bd_pins larpix_uart_channel_20/ARESETN] [get_bd_pins larpix_uart_channel_21/ARESETN] [get_bd_pins larpix_uart_channel_22/ARESETN] [get_bd_pins larpix_uart_channel_23/ARESETN] [get_bd_pins larpix_uart_channel_24/ARESETN] [get_bd_pins larpix_uart_channel_25/ARESETN] [get_bd_pins larpix_uart_channel_26/ARESETN] [get_bd_pins larpix_uart_channel_27/ARESETN] [get_bd_pins larpix_uart_channel_28/ARESETN] [get_bd_pins larpix_uart_channel_29/ARESETN] [get_bd_pins larpix_uart_channel_3/ARESETN] [get_bd_pins larpix_uart_channel_30/ARESETN] [get_bd_pins larpix_uart_channel_31/ARESETN] [get_bd_pins larpix_uart_channel_32/ARESETN] [get_bd_pins larpix_uart_channel_4/ARESETN] [get_bd_pins larpix_uart_channel_5/ARESETN] [get_bd_pins larpix_uart_channel_6/ARESETN] [get_bd_pins larpix_uart_channel_7/ARESETN] [get_bd_pins larpix_uart_channel_8/ARESETN] [get_bd_pins larpix_uart_channel_9/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_uart_channel_1/MCLK] [get_bd_pins larpix_uart_channel_10/MCLK] [get_bd_pins larpix_uart_channel_11/MCLK] [get_bd_pins larpix_uart_channel_12/MCLK] [get_bd_pins larpix_uart_channel_13/MCLK] [get_bd_pins larpix_uart_channel_14/MCLK] [get_bd_pins larpix_uart_channel_15/MCLK] [get_bd_pins larpix_uart_channel_16/MCLK] [get_bd_pins larpix_uart_channel_17/MCLK] [get_bd_pins larpix_uart_channel_18/MCLK] [get_bd_pins larpix_uart_channel_19/MCLK] [get_bd_pins larpix_uart_channel_2/MCLK] [get_bd_pins larpix_uart_channel_20/MCLK] [get_bd_pins larpix_uart_channel_21/MCLK] [get_bd_pins larpix_uart_channel_22/MCLK] [get_bd_pins larpix_uart_channel_23/MCLK] [get_bd_pins larpix_uart_channel_24/MCLK] [get_bd_pins larpix_uart_channel_25/MCLK] [get_bd_pins larpix_uart_channel_26/MCLK] [get_bd_pins larpix_uart_channel_27/MCLK] [get_bd_pins larpix_uart_channel_28/MCLK] [get_bd_pins larpix_uart_channel_29/MCLK] [get_bd_pins larpix_uart_channel_3/MCLK] [get_bd_pins larpix_uart_channel_30/MCLK] [get_bd_pins larpix_uart_channel_31/MCLK] [get_bd_pins larpix_uart_channel_32/MCLK] [get_bd_pins larpix_uart_channel_4/MCLK] [get_bd_pins larpix_uart_channel_5/MCLK] [get_bd_pins larpix_uart_channel_6/MCLK] [get_bd_pins larpix_uart_channel_7/MCLK] [get_bd_pins larpix_uart_channel_8/MCLK] [get_bd_pins larpix_uart_channel_9/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins larpix_uart_channel_1/PACMAN_TS] [get_bd_pins larpix_uart_channel_10/PACMAN_TS] [get_bd_pins larpix_uart_channel_11/PACMAN_TS] [get_bd_pins larpix_uart_channel_12/PACMAN_TS] [get_bd_pins larpix_uart_channel_13/PACMAN_TS] [get_bd_pins larpix_uart_channel_14/PACMAN_TS] [get_bd_pins larpix_uart_channel_15/PACMAN_TS] [get_bd_pins larpix_uart_channel_16/PACMAN_TS] [get_bd_pins larpix_uart_channel_17/PACMAN_TS] [get_bd_pins larpix_uart_channel_18/PACMAN_TS] [get_bd_pins larpix_uart_channel_19/PACMAN_TS] [get_bd_pins larpix_uart_channel_2/PACMAN_TS] [get_bd_pins larpix_uart_channel_20/PACMAN_TS] [get_bd_pins larpix_uart_channel_21/PACMAN_TS] [get_bd_pins larpix_uart_channel_22/PACMAN_TS] [get_bd_pins larpix_uart_channel_23/PACMAN_TS] [get_bd_pins larpix_uart_channel_24/PACMAN_TS] [get_bd_pins larpix_uart_channel_25/PACMAN_TS] [get_bd_pins larpix_uart_channel_26/PACMAN_TS] [get_bd_pins larpix_uart_channel_27/PACMAN_TS] [get_bd_pins larpix_uart_channel_28/PACMAN_TS] [get_bd_pins larpix_uart_channel_29/PACMAN_TS] [get_bd_pins larpix_uart_channel_3/PACMAN_TS] [get_bd_pins larpix_uart_channel_30/PACMAN_TS] [get_bd_pins larpix_uart_channel_31/PACMAN_TS] [get_bd_pins larpix_uart_channel_32/PACMAN_TS] [get_bd_pins larpix_uart_channel_4/PACMAN_TS] [get_bd_pins larpix_uart_channel_5/PACMAN_TS] [get_bd_pins larpix_uart_channel_6/PACMAN_TS] [get_bd_pins larpix_uart_channel_7/PACMAN_TS] [get_bd_pins larpix_uart_channel_8/PACMAN_TS] [get_bd_pins larpix_uart_channel_9/PACMAN_TS]
  create_bd_net larpix_uart_channel_10_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_10_UART_TX] [get_bd_pins UART_TX_10] [get_bd_pins larpix_uart_channel_10/UART_RX] [get_bd_pins larpix_uart_channel_10/UART_TX]
  create_bd_net larpix_uart_channel_11_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_11_UART_TX] [get_bd_pins UART_TX_11] [get_bd_pins larpix_uart_channel_11/UART_RX] [get_bd_pins larpix_uart_channel_11/UART_TX]
  create_bd_net larpix_uart_channel_12_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_12_UART_TX] [get_bd_pins UART_TX_12] [get_bd_pins larpix_uart_channel_12/UART_RX] [get_bd_pins larpix_uart_channel_12/UART_TX]
  create_bd_net larpix_uart_channel_13_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_13_UART_TX] [get_bd_pins UART_TX_13] [get_bd_pins larpix_uart_channel_13/UART_RX] [get_bd_pins larpix_uart_channel_13/UART_TX]
  create_bd_net larpix_uart_channel_14_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_14_UART_TX] [get_bd_pins UART_TX_14] [get_bd_pins larpix_uart_channel_14/UART_RX] [get_bd_pins larpix_uart_channel_14/UART_TX]
  create_bd_net larpix_uart_channel_15_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_15_UART_TX] [get_bd_pins UART_TX_15] [get_bd_pins larpix_uart_channel_15/UART_RX] [get_bd_pins larpix_uart_channel_15/UART_TX]
  create_bd_net larpix_uart_channel_16_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_16_UART_TX] [get_bd_pins UART_TX_16] [get_bd_pins larpix_uart_channel_16/UART_RX] [get_bd_pins larpix_uart_channel_16/UART_TX]
  create_bd_net larpix_uart_channel_17_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_17_UART_TX] [get_bd_pins UART_TX_17] [get_bd_pins larpix_uart_channel_17/UART_RX] [get_bd_pins larpix_uart_channel_17/UART_TX]
  create_bd_net larpix_uart_channel_18_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_18_UART_TX] [get_bd_pins UART_TX_18] [get_bd_pins larpix_uart_channel_18/UART_RX] [get_bd_pins larpix_uart_channel_18/UART_TX]
  create_bd_net larpix_uart_channel_19_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_19_UART_TX] [get_bd_pins UART_TX_19] [get_bd_pins larpix_uart_channel_19/UART_RX] [get_bd_pins larpix_uart_channel_19/UART_TX]
  create_bd_net larpix_uart_channel_1_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_1_UART_TX] [get_bd_pins UART_TX_1] [get_bd_pins larpix_uart_channel_1/UART_RX] [get_bd_pins larpix_uart_channel_1/UART_TX]
  create_bd_net larpix_uart_channel_20_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_20_UART_TX] [get_bd_pins UART_TX_20] [get_bd_pins larpix_uart_channel_20/UART_RX] [get_bd_pins larpix_uart_channel_20/UART_TX]
  create_bd_net larpix_uart_channel_21_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_21_UART_TX] [get_bd_pins UART_TX_21] [get_bd_pins larpix_uart_channel_21/UART_RX] [get_bd_pins larpix_uart_channel_21/UART_TX]
  create_bd_net larpix_uart_channel_22_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_22_UART_TX] [get_bd_pins UART_TX_22] [get_bd_pins larpix_uart_channel_22/UART_RX] [get_bd_pins larpix_uart_channel_22/UART_TX]
  create_bd_net larpix_uart_channel_23_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_23_UART_TX] [get_bd_pins UART_TX_23] [get_bd_pins larpix_uart_channel_23/UART_RX] [get_bd_pins larpix_uart_channel_23/UART_TX]
  create_bd_net larpix_uart_channel_24_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_24_UART_TX] [get_bd_pins UART_TX_24] [get_bd_pins larpix_uart_channel_24/UART_RX] [get_bd_pins larpix_uart_channel_24/UART_TX]
  create_bd_net larpix_uart_channel_25_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_25_UART_TX] [get_bd_pins UART_TX_25] [get_bd_pins larpix_uart_channel_25/UART_RX] [get_bd_pins larpix_uart_channel_25/UART_TX]
  create_bd_net larpix_uart_channel_26_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_26_UART_TX] [get_bd_pins UART_TX_26] [get_bd_pins larpix_uart_channel_26/UART_RX] [get_bd_pins larpix_uart_channel_26/UART_TX]
  create_bd_net larpix_uart_channel_27_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_27_UART_TX] [get_bd_pins UART_TX_27] [get_bd_pins larpix_uart_channel_27/UART_RX] [get_bd_pins larpix_uart_channel_27/UART_TX]
  create_bd_net larpix_uart_channel_28_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_28_UART_TX] [get_bd_pins UART_TX_28] [get_bd_pins larpix_uart_channel_28/UART_RX] [get_bd_pins larpix_uart_channel_28/UART_TX]
  create_bd_net larpix_uart_channel_29_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_29_UART_TX] [get_bd_pins UART_TX_29] [get_bd_pins larpix_uart_channel_29/UART_RX] [get_bd_pins larpix_uart_channel_29/UART_TX]
  create_bd_net larpix_uart_channel_2_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_2_UART_TX] [get_bd_pins UART_TX_2] [get_bd_pins larpix_uart_channel_2/UART_RX] [get_bd_pins larpix_uart_channel_2/UART_TX]
  create_bd_net larpix_uart_channel_30_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_30_UART_TX] [get_bd_pins UART_TX_30] [get_bd_pins larpix_uart_channel_30/UART_RX] [get_bd_pins larpix_uart_channel_30/UART_TX]
  create_bd_net larpix_uart_channel_31_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_31_UART_TX] [get_bd_pins UART_TX_31] [get_bd_pins larpix_uart_channel_31/UART_RX] [get_bd_pins larpix_uart_channel_31/UART_TX]
  create_bd_net larpix_uart_channel_32_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_32_UART_TX] [get_bd_pins UART_TX_32] [get_bd_pins larpix_uart_channel_32/UART_RX] [get_bd_pins larpix_uart_channel_32/UART_TX]
  create_bd_net larpix_uart_channel_3_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_3_UART_TX] [get_bd_pins UART_TX_3] [get_bd_pins larpix_uart_channel_3/UART_RX] [get_bd_pins larpix_uart_channel_3/UART_TX]
  create_bd_net larpix_uart_channel_4_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_4_UART_TX] [get_bd_pins UART_TX_4] [get_bd_pins larpix_uart_channel_4/UART_RX] [get_bd_pins larpix_uart_channel_4/UART_TX]
  create_bd_net larpix_uart_channel_5_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_5_UART_TX] [get_bd_pins UART_TX_5] [get_bd_pins larpix_uart_channel_5/UART_RX] [get_bd_pins larpix_uart_channel_5/UART_TX]
  create_bd_net larpix_uart_channel_6_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_6_UART_TX] [get_bd_pins UART_TX_6] [get_bd_pins larpix_uart_channel_6/UART_RX] [get_bd_pins larpix_uart_channel_6/UART_TX]
  create_bd_net larpix_uart_channel_7_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_7_UART_TX] [get_bd_pins UART_TX_7] [get_bd_pins larpix_uart_channel_7/UART_RX] [get_bd_pins larpix_uart_channel_7/UART_TX]
  create_bd_net larpix_uart_channel_8_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_8_UART_TX] [get_bd_pins UART_TX_8] [get_bd_pins larpix_uart_channel_8/UART_RX] [get_bd_pins larpix_uart_channel_8/UART_TX]
  create_bd_net larpix_uart_channel_9_UART_TX
  connect_bd_net -net [get_bd_nets larpix_uart_channel_9_UART_TX] [get_bd_pins UART_TX_9] [get_bd_pins larpix_uart_channel_9/UART_RX] [get_bd_pins larpix_uart_channel_9/UART_TX]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_clk
proc create_hier_cell_larpix_clk { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_larpix_clk() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I CLK_AUX
  create_bd_pin -dir I HW_HARD_RST_TRIG
  create_bd_pin -dir I HW_STATE_RST_TRIG
  create_bd_pin -dir I HW_SYNC_TRIG
  create_bd_pin -dir O MCLK
  create_bd_pin -dir I RSTN
  create_bd_pin -dir O RST_SYNC_N
  create_bd_pin -dir O -from 31 -to 0 TIMESTAMP

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space $hier_obj axi_lite_reg_space

  # Create instance: larpix_clk_to_axi_st_0, and set properties
  set block_name larpix_clk_to_axi_stream
  set block_cell_name larpix_clk_to_axi_st_0
  if { [catch {set larpix_clk_to_axi_st_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_clk_to_axi_st_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: larpix_counter_0, and set properties
  set block_name larpix_counter
  set block_cell_name larpix_counter_0
  if { [catch {set larpix_counter_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_counter_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: larpix_mclk_sel_0, and set properties
  set block_name larpix_mclk_sel
  set block_cell_name larpix_mclk_sel_0
  if { [catch {set larpix_mclk_sel_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_mclk_sel_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_AUX_CLK_PERIOD {100} \
 ] $larpix_mclk_sel_0

  # Create instance: larpix_reset_gen_0, and set properties
  set block_name larpix_reset_gen
  set block_cell_name larpix_reset_gen_0
  if { [catch {set larpix_reset_gen_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_reset_gen_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [ list \
   CONFIG.C_SIZE {1} \
 ] $util_vector_logic_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_lite_reg_space/S00_AXI]
  connect_bd_intf_net -intf_net larpix_clk_to_axi_st_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_clk_to_axi_st_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_clk_to_axi_st_0/M_AXIS_ACLK] [get_bd_pins larpix_mclk_sel_0/ACLK]
  connect_bd_net -net CLK_AUX_1 [get_bd_pins CLK_AUX] [get_bd_pins larpix_mclk_sel_0/AUX_CLK]
  connect_bd_net -net HW_HARD_RST_TRIG_1 [get_bd_pins HW_HARD_RST_TRIG] [get_bd_pins larpix_reset_gen_0/HW_HARD_RST_TRIG]
  connect_bd_net -net HW_STATE_RST_TRIG_1 [get_bd_pins HW_STATE_RST_TRIG] [get_bd_pins larpix_reset_gen_0/HW_STATE_RST_TRIG]
  connect_bd_net -net HW_SYNC_TRIG_1 [get_bd_pins HW_SYNC_TRIG] [get_bd_pins larpix_reset_gen_0/HW_SYNC_TRIG]
  connect_bd_net -net RSTN_1 [get_bd_pins RSTN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_clk_to_axi_st_0/M_AXIS_ARESETN] [get_bd_pins larpix_mclk_sel_0/RSTN] [get_bd_pins util_vector_logic_0/Op1]
  connect_bd_net -net axi_lite_reg_space_clk_sel [get_bd_pins axi_lite_reg_space/clk_sel] [get_bd_pins larpix_mclk_sel_0/CLK_SEL]
  connect_bd_net -net axi_lite_reg_space_hb_cycles [get_bd_pins axi_lite_reg_space/hb_cycles] [get_bd_pins larpix_clk_to_axi_st_0/HB_CYCLES]
  connect_bd_net -net axi_lite_reg_space_hb_en [get_bd_pins axi_lite_reg_space/hb_en] [get_bd_pins larpix_clk_to_axi_st_0/HB_EN]
  connect_bd_net -net axi_lite_reg_space_sw_rst_cycles [get_bd_pins axi_lite_reg_space/sw_rst_cycles] [get_bd_pins larpix_reset_gen_0/SW_RST_CYCLES]
  connect_bd_net -net axi_lite_reg_space_sw_rst_trig [get_bd_pins axi_lite_reg_space/sw_rst_trig] [get_bd_pins larpix_reset_gen_0/SW_RST_TRIG]
  connect_bd_net -net larpix_counter_0_COUNTER [get_bd_pins TIMESTAMP] [get_bd_pins axi_lite_reg_space/timestamp] [get_bd_pins larpix_clk_to_axi_st_0/TIMESTAMP] [get_bd_pins larpix_counter_0/COUNTER]
  connect_bd_net -net larpix_counter_0_COUNTER_PREV [get_bd_pins larpix_clk_to_axi_st_0/TIMESTAMP_PREV] [get_bd_pins larpix_counter_0/COUNTER_PREV]
  connect_bd_net -net larpix_counter_0_ROLLOVER_SYNC [get_bd_pins larpix_clk_to_axi_st_0/TIMESTAMP_SYNC] [get_bd_pins larpix_counter_0/ROLLOVER_SYNC]
  connect_bd_net -net larpix_mclk_sel_0_CLK_STAT [get_bd_pins axi_lite_reg_space/clk_sel_stat] [get_bd_pins larpix_mclk_sel_0/CLK_STAT_ACLK]
  connect_bd_net -net larpix_mclk_sel_0_CLK_VALID_ACLK [get_bd_pins axi_lite_reg_space/clk_valid] [get_bd_pins larpix_mclk_sel_0/CLK_VALID_ACLK] [get_bd_pins util_vector_logic_0/Op2]
  connect_bd_net -net larpix_mclk_sel_0_LOCKED [get_bd_pins axi_lite_reg_space/pll_locked] [get_bd_pins larpix_mclk_sel_0/LOCKED_ACLK]
  connect_bd_net -net larpix_mclk_sel_0_MCLK [get_bd_pins MCLK] [get_bd_pins larpix_clk_to_axi_st_0/MCLK] [get_bd_pins larpix_counter_0/MCLK] [get_bd_pins larpix_mclk_sel_0/MCLK] [get_bd_pins larpix_reset_gen_0/MCLK]
  connect_bd_net -net larpix_reset_gen_0_RST_SYNC_N [get_bd_pins RST_SYNC_N] [get_bd_pins larpix_counter_0/RSTN] [get_bd_pins larpix_reset_gen_0/RST_SYNC_N]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins larpix_reset_gen_0/RSTN] [get_bd_pins util_vector_logic_0/Res]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: dma
proc create_hier_cell_dma { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_dma() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_MM2S
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_S2MM
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE

  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN

  # Create instance: axi_dma_0, and set properties
  set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
  set_property -dict [ list \
   CONFIG.c_addr_width {32} \
   CONFIG.c_enable_multi_channel {0} \
   CONFIG.c_include_mm2s {1} \
   CONFIG.c_include_mm2s_dre {0} \
   CONFIG.c_include_sg {1} \
   CONFIG.c_m_axi_mm2s_data_width {128} \
   CONFIG.c_m_axis_mm2s_tdata_width {128} \
   CONFIG.c_micro_dma {0} \
   CONFIG.c_mm2s_burst_size {16} \
   CONFIG.c_s2mm_burst_size {32} \
   CONFIG.c_sg_include_stscntrl_strm {0} \
   CONFIG.c_sg_length_width {16} \
 ] $axi_dma_0

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
  set_property -dict [ list \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {3} \
 ] $axi_interconnect_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins axi_dma_0/M_AXI_SG] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net S01_AXI_1 [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_interconnect_0/S01_AXI]
  connect_bd_intf_net -intf_net S02_AXI_1 [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_interconnect_0/S02_AXI]
  connect_bd_intf_net -intf_net S_AXIS_S2MM_1 [get_bd_intf_pins S_AXIS_S2MM] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins M_AXIS_MM2S] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins M00_AXI] [get_bd_intf_pins axi_interconnect_0/M00_AXI]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: data_tx
proc create_hier_cell_data_tx { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_data_tx() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M01_AXIS
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M02_AXIS
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M03_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS

  # Create pins
  create_bd_pin -dir I aclk
  create_bd_pin -dir I aresetn

  # Create instance: axis_broadcaster_0, and set properties
  set axis_broadcaster_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0 ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.HAS_TSTRB {0} \
   CONFIG.M00_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M01_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M02_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M03_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M_TDATA_NUM_BYTES {16} \
   CONFIG.NUM_MI {4} \
   CONFIG.S_TDATA_NUM_BYTES {16} \
 ] $axis_broadcaster_0

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M00_AXIS [get_bd_intf_pins M00_AXIS] [get_bd_intf_pins axis_broadcaster_0/M00_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M01_AXIS [get_bd_intf_pins M01_AXIS] [get_bd_intf_pins axis_broadcaster_0/M01_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M02_AXIS [get_bd_intf_pins M02_AXIS] [get_bd_intf_pins axis_broadcaster_0/M02_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M03_AXIS [get_bd_intf_pins M03_AXIS] [get_bd_intf_pins axis_broadcaster_0/M03_AXIS]

  # Create port connections
  connect_bd_net -net aclk_1 [get_bd_pins aclk] [get_bd_pins axis_broadcaster_0/aclk]
  connect_bd_net -net aresetn_1 [get_bd_pins aresetn] [get_bd_pins axis_broadcaster_0/aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: data_rx
proc create_hier_cell_data_rx { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_data_rx() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S00_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S01_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S02_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S03_AXIS

  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN

  # Create instance: axis_interconnect_1, and set properties
  set axis_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_1 ]
  set_property -dict [ list \
   CONFIG.ENABLE_ADVANCED_OPTIONS {0} \
   CONFIG.M00_FIFO_DEPTH {4096} \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {4} \
   CONFIG.S00_FIFO_DEPTH {32} \
   CONFIG.S01_FIFO_DEPTH {32} \
   CONFIG.S02_FIFO_DEPTH {32} \
   CONFIG.S03_FIFO_DEPTH {32} \
   CONFIG.S04_FIFO_DEPTH {32} \
   CONFIG.S05_FIFO_DEPTH {32} \
   CONFIG.S06_FIFO_DEPTH {32} \
   CONFIG.S07_FIFO_DEPTH {32} \
   CONFIG.S08_FIFO_DEPTH {32} \
   CONFIG.S09_FIFO_DEPTH {32} \
   CONFIG.S10_FIFO_DEPTH {32} \
   CONFIG.S11_FIFO_DEPTH {32} \
   CONFIG.S12_FIFO_DEPTH {32} \
   CONFIG.S13_FIFO_DEPTH {32} \
   CONFIG.S14_FIFO_DEPTH {32} \
   CONFIG.S15_FIFO_DEPTH {32} \
 ] $axis_interconnect_1

  # Create interface connections
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins M00_AXIS] [get_bd_intf_pins axis_interconnect_1/M00_AXIS]
  connect_bd_intf_net -intf_net S00_AXIS_1 [get_bd_intf_pins S00_AXIS] [get_bd_intf_pins axis_interconnect_1/S00_AXIS]
  connect_bd_intf_net -intf_net S01_AXIS_1 [get_bd_intf_pins S01_AXIS] [get_bd_intf_pins axis_interconnect_1/S01_AXIS]
  connect_bd_intf_net -intf_net S02_AXIS_1 [get_bd_intf_pins S02_AXIS] [get_bd_intf_pins axis_interconnect_1/S02_AXIS]
  connect_bd_intf_net -intf_net S03_AXIS_1 [get_bd_intf_pins S03_AXIS] [get_bd_intf_pins axis_interconnect_1/S03_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axis_interconnect_1/ACLK] [get_bd_pins axis_interconnect_1/M00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S01_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S02_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S03_AXIS_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axis_interconnect_1/ARESETN] [get_bd_pins axis_interconnect_1/M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S01_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S02_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S03_AXIS_ARESETN]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
  set gpio_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_0 ]

  # Create ports

  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
  set_property -dict [ list \
   CONFIG.C_GPIO_WIDTH {15} \
   CONFIG.C_IS_DUAL {0} \
 ] $axi_gpio_0

  # Create instance: data_rx
  create_hier_cell_data_rx [current_bd_instance .] data_rx

  # Create instance: data_tx
  create_hier_cell_data_tx [current_bd_instance .] data_tx

  # Create instance: dma
  create_hier_cell_dma [current_bd_instance .] dma

  # Create instance: larpix_clk
  create_hier_cell_larpix_clk [current_bd_instance .] larpix_clk

  # Create instance: larpix_uart_array
  create_hier_cell_larpix_uart_array [current_bd_instance .] larpix_uart_array

  # Create instance: processing_system7_0, and set properties
  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
  set_property -dict [ list \
   CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
   CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
   CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
   CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
   CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {25.000000} \
   CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
   CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
   CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_CLK0_FREQ {100000000} \
   CONFIG.PCW_CLK1_FREQ {10000000} \
   CONFIG.PCW_CLK2_FREQ {10000000} \
   CONFIG.PCW_CLK3_FREQ {10000000} \
   CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
   CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
   CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
   CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
   CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
   CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
   CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
   CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
   CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
   CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
   CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
   CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
   CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
   CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
   CONFIG.PCW_ENET0_RESET_ENABLE {0} \
   CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_ENET1_RESET_ENABLE {0} \
   CONFIG.PCW_ENET_RESET_ENABLE {1} \
   CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
   CONFIG.PCW_EN_CLK1_PORT {1} \
   CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
   CONFIG.PCW_EN_EMIO_GPIO {0} \
   CONFIG.PCW_EN_EMIO_I2C0 {0} \
   CONFIG.PCW_EN_EMIO_I2C1 {0} \
   CONFIG.PCW_EN_EMIO_SDIO1 {0} \
   CONFIG.PCW_EN_EMIO_TTC0 {0} \
   CONFIG.PCW_EN_EMIO_TTC1 {0} \
   CONFIG.PCW_EN_EMIO_UART0 {0} \
   CONFIG.PCW_EN_EMIO_WDT {0} \
   CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
   CONFIG.PCW_EN_ENET0 {1} \
   CONFIG.PCW_EN_GPIO {1} \
   CONFIG.PCW_EN_I2C0 {1} \
   CONFIG.PCW_EN_I2C1 {0} \
   CONFIG.PCW_EN_QSPI {1} \
   CONFIG.PCW_EN_SDIO0 {1} \
   CONFIG.PCW_EN_SDIO1 {0} \
   CONFIG.PCW_EN_TTC0 {0} \
   CONFIG.PCW_EN_TTC1 {0} \
   CONFIG.PCW_EN_UART0 {1} \
   CONFIG.PCW_EN_UART1 {0} \
   CONFIG.PCW_EN_USB0 {0} \
   CONFIG.PCW_EN_WDT {0} \
   CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
   CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {10} \
   CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {10} \
   CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
   CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {10} \
   CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
   CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
   CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
   CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
   CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
   CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} \
   CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
   CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
   CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
   CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
   CONFIG.PCW_I2C0_I2C0_IO {MIO 10 .. 11} \
   CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_I2C0_RESET_ENABLE {0} \
   CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
   CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} \
   CONFIG.PCW_I2C1_I2C1_IO {<Select>} \
   CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_I2C1_RESET_ENABLE {0} \
   CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_I2C_RESET_ENABLE {1} \
   CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
   CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
   CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
   CONFIG.PCW_IRQ_F2P_INTR {1} \
   CONFIG.PCW_MIO_0_DIRECTION {inout} \
   CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_0_PULLUP {enabled} \
   CONFIG.PCW_MIO_0_SLEW {slow} \
   CONFIG.PCW_MIO_10_DIRECTION {inout} \
   CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_10_PULLUP {enabled} \
   CONFIG.PCW_MIO_10_SLEW {slow} \
   CONFIG.PCW_MIO_11_DIRECTION {inout} \
   CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_11_PULLUP {enabled} \
   CONFIG.PCW_MIO_11_SLEW {slow} \
   CONFIG.PCW_MIO_12_DIRECTION {inout} \
   CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_12_PULLUP {enabled} \
   CONFIG.PCW_MIO_12_SLEW {slow} \
   CONFIG.PCW_MIO_13_DIRECTION {inout} \
   CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_13_PULLUP {enabled} \
   CONFIG.PCW_MIO_13_SLEW {slow} \
   CONFIG.PCW_MIO_14_DIRECTION {in} \
   CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_14_PULLUP {enabled} \
   CONFIG.PCW_MIO_14_SLEW {slow} \
   CONFIG.PCW_MIO_15_DIRECTION {out} \
   CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_15_PULLUP {enabled} \
   CONFIG.PCW_MIO_15_SLEW {slow} \
   CONFIG.PCW_MIO_16_DIRECTION {out} \
   CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_16_PULLUP {enabled} \
   CONFIG.PCW_MIO_16_SLEW {slow} \
   CONFIG.PCW_MIO_17_DIRECTION {out} \
   CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_17_PULLUP {enabled} \
   CONFIG.PCW_MIO_17_SLEW {slow} \
   CONFIG.PCW_MIO_18_DIRECTION {out} \
   CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_18_PULLUP {enabled} \
   CONFIG.PCW_MIO_18_SLEW {slow} \
   CONFIG.PCW_MIO_19_DIRECTION {out} \
   CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_19_PULLUP {enabled} \
   CONFIG.PCW_MIO_19_SLEW {slow} \
   CONFIG.PCW_MIO_1_DIRECTION {out} \
   CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_1_PULLUP {enabled} \
   CONFIG.PCW_MIO_1_SLEW {slow} \
   CONFIG.PCW_MIO_20_DIRECTION {out} \
   CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_20_PULLUP {enabled} \
   CONFIG.PCW_MIO_20_SLEW {slow} \
   CONFIG.PCW_MIO_21_DIRECTION {out} \
   CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_21_PULLUP {enabled} \
   CONFIG.PCW_MIO_21_SLEW {slow} \
   CONFIG.PCW_MIO_22_DIRECTION {in} \
   CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_22_PULLUP {enabled} \
   CONFIG.PCW_MIO_22_SLEW {slow} \
   CONFIG.PCW_MIO_23_DIRECTION {in} \
   CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_23_PULLUP {enabled} \
   CONFIG.PCW_MIO_23_SLEW {slow} \
   CONFIG.PCW_MIO_24_DIRECTION {in} \
   CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_24_PULLUP {enabled} \
   CONFIG.PCW_MIO_24_SLEW {slow} \
   CONFIG.PCW_MIO_25_DIRECTION {in} \
   CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_25_PULLUP {enabled} \
   CONFIG.PCW_MIO_25_SLEW {slow} \
   CONFIG.PCW_MIO_26_DIRECTION {in} \
   CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_26_PULLUP {enabled} \
   CONFIG.PCW_MIO_26_SLEW {slow} \
   CONFIG.PCW_MIO_27_DIRECTION {in} \
   CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_27_PULLUP {enabled} \
   CONFIG.PCW_MIO_27_SLEW {slow} \
   CONFIG.PCW_MIO_28_DIRECTION {inout} \
   CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_28_PULLUP {enabled} \
   CONFIG.PCW_MIO_28_SLEW {slow} \
   CONFIG.PCW_MIO_29_DIRECTION {inout} \
   CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_29_PULLUP {enabled} \
   CONFIG.PCW_MIO_29_SLEW {slow} \
   CONFIG.PCW_MIO_2_DIRECTION {inout} \
   CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_2_PULLUP {disabled} \
   CONFIG.PCW_MIO_2_SLEW {slow} \
   CONFIG.PCW_MIO_30_DIRECTION {inout} \
   CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_30_PULLUP {enabled} \
   CONFIG.PCW_MIO_30_SLEW {slow} \
   CONFIG.PCW_MIO_31_DIRECTION {inout} \
   CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_31_PULLUP {enabled} \
   CONFIG.PCW_MIO_31_SLEW {slow} \
   CONFIG.PCW_MIO_32_DIRECTION {inout} \
   CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_32_PULLUP {enabled} \
   CONFIG.PCW_MIO_32_SLEW {slow} \
   CONFIG.PCW_MIO_33_DIRECTION {inout} \
   CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_33_PULLUP {enabled} \
   CONFIG.PCW_MIO_33_SLEW {slow} \
   CONFIG.PCW_MIO_34_DIRECTION {inout} \
   CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_34_PULLUP {enabled} \
   CONFIG.PCW_MIO_34_SLEW {slow} \
   CONFIG.PCW_MIO_35_DIRECTION {inout} \
   CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_35_PULLUP {enabled} \
   CONFIG.PCW_MIO_35_SLEW {slow} \
   CONFIG.PCW_MIO_36_DIRECTION {inout} \
   CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_36_PULLUP {enabled} \
   CONFIG.PCW_MIO_36_SLEW {slow} \
   CONFIG.PCW_MIO_37_DIRECTION {inout} \
   CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_37_PULLUP {enabled} \
   CONFIG.PCW_MIO_37_SLEW {slow} \
   CONFIG.PCW_MIO_38_DIRECTION {inout} \
   CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_38_PULLUP {enabled} \
   CONFIG.PCW_MIO_38_SLEW {slow} \
   CONFIG.PCW_MIO_39_DIRECTION {inout} \
   CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_39_PULLUP {enabled} \
   CONFIG.PCW_MIO_39_SLEW {slow} \
   CONFIG.PCW_MIO_3_DIRECTION {inout} \
   CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_3_PULLUP {disabled} \
   CONFIG.PCW_MIO_3_SLEW {slow} \
   CONFIG.PCW_MIO_40_DIRECTION {inout} \
   CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_40_PULLUP {disabled} \
   CONFIG.PCW_MIO_40_SLEW {slow} \
   CONFIG.PCW_MIO_41_DIRECTION {inout} \
   CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_41_PULLUP {disabled} \
   CONFIG.PCW_MIO_41_SLEW {slow} \
   CONFIG.PCW_MIO_42_DIRECTION {inout} \
   CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_42_PULLUP {disabled} \
   CONFIG.PCW_MIO_42_SLEW {slow} \
   CONFIG.PCW_MIO_43_DIRECTION {inout} \
   CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_43_PULLUP {disabled} \
   CONFIG.PCW_MIO_43_SLEW {slow} \
   CONFIG.PCW_MIO_44_DIRECTION {inout} \
   CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_44_PULLUP {disabled} \
   CONFIG.PCW_MIO_44_SLEW {slow} \
   CONFIG.PCW_MIO_45_DIRECTION {inout} \
   CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_45_PULLUP {disabled} \
   CONFIG.PCW_MIO_45_SLEW {slow} \
   CONFIG.PCW_MIO_46_DIRECTION {inout} \
   CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_46_PULLUP {enabled} \
   CONFIG.PCW_MIO_46_SLEW {slow} \
   CONFIG.PCW_MIO_47_DIRECTION {inout} \
   CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_47_PULLUP {enabled} \
   CONFIG.PCW_MIO_47_SLEW {slow} \
   CONFIG.PCW_MIO_48_DIRECTION {inout} \
   CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_48_PULLUP {enabled} \
   CONFIG.PCW_MIO_48_SLEW {slow} \
   CONFIG.PCW_MIO_49_DIRECTION {inout} \
   CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_49_PULLUP {enabled} \
   CONFIG.PCW_MIO_49_SLEW {slow} \
   CONFIG.PCW_MIO_4_DIRECTION {inout} \
   CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_4_PULLUP {disabled} \
   CONFIG.PCW_MIO_4_SLEW {slow} \
   CONFIG.PCW_MIO_50_DIRECTION {inout} \
   CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_50_PULLUP {enabled} \
   CONFIG.PCW_MIO_50_SLEW {slow} \
   CONFIG.PCW_MIO_51_DIRECTION {inout} \
   CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_51_PULLUP {enabled} \
   CONFIG.PCW_MIO_51_SLEW {slow} \
   CONFIG.PCW_MIO_52_DIRECTION {out} \
   CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_52_PULLUP {enabled} \
   CONFIG.PCW_MIO_52_SLEW {slow} \
   CONFIG.PCW_MIO_53_DIRECTION {inout} \
   CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_53_PULLUP {enabled} \
   CONFIG.PCW_MIO_53_SLEW {slow} \
   CONFIG.PCW_MIO_5_DIRECTION {inout} \
   CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_5_PULLUP {disabled} \
   CONFIG.PCW_MIO_5_SLEW {slow} \
   CONFIG.PCW_MIO_6_DIRECTION {out} \
   CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_6_PULLUP {disabled} \
   CONFIG.PCW_MIO_6_SLEW {slow} \
   CONFIG.PCW_MIO_7_DIRECTION {out} \
   CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_7_PULLUP {disabled} \
   CONFIG.PCW_MIO_7_SLEW {slow} \
   CONFIG.PCW_MIO_8_DIRECTION {out} \
   CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_8_PULLUP {disabled} \
   CONFIG.PCW_MIO_8_SLEW {slow} \
   CONFIG.PCW_MIO_9_DIRECTION {inout} \
   CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_9_PULLUP {enabled} \
   CONFIG.PCW_MIO_9_SLEW {slow} \
   CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#I2C 0#I2C 0#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0} \
   CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#scl#sda#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
   CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
   CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
   CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
   CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
   CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
   CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
   CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
   CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
   CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
   CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
   CONFIG.PCW_SD0_GRP_CD_ENABLE {0} \
   CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
   CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
   CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
   CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
   CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
   CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
   CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_SD1_SD1_IO {<Select>} \
   CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {40} \
   CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {25} \
   CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
   CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
   CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_TTC0_TTC0_IO {<Select>} \
   CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_TTC1_TTC1_IO {<Select>} \
   CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
   CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
   CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
   CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_UART1_UART1_IO {<Select>} \
   CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
   CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
   CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
   CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
   CONFIG.PCW_UIPARAM_DDR_BL {8} \
   CONFIG.PCW_UIPARAM_DDR_CL {7} \
   CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
   CONFIG.PCW_UIPARAM_DDR_CWL {6} \
   CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
   CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
   CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
   CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
   CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
   CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
   CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
   CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
   CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
   CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
   CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
   CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_USB0_RESET_ENABLE {0} \
   CONFIG.PCW_USB0_USB0_IO {<Select>} \
   CONFIG.PCW_USB1_RESET_ENABLE {0} \
   CONFIG.PCW_USB_RESET_ENABLE {1} \
   CONFIG.PCW_USE_DMA0 {0} \
   CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
   CONFIG.PCW_USE_S_AXI_HP0 {1} \
   CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_WDT_WDT_IO {<Select>} \
 ] $processing_system7_0

  # Create instance: ps7_0_axi_periph, and set properties
  set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
  set_property -dict [ list \
   CONFIG.M01_HAS_DATA_FIFO {0} \
   CONFIG.NUM_MI {8} \
 ] $ps7_0_axi_periph

  # Create instance: rst_ps7_0_100M, and set properties
  set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXIMM_1 [get_bd_intf_pins larpix_uart_array/S_AXIMM] [get_bd_intf_pins ps7_0_axi_periph/M07_AXI]
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins data_tx/M00_AXIS] [get_bd_intf_pins larpix_uart_array/S_AXIS]
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins dma/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_ports gpio_0] [get_bd_intf_pins axi_gpio_0/GPIO]
  connect_bd_intf_net -intf_net data_rx_M00_AXIS [get_bd_intf_pins data_rx/M00_AXIS] [get_bd_intf_pins dma/S_AXIS_S2MM]
  connect_bd_intf_net -intf_net dma_M00_AXI [get_bd_intf_pins dma/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
  connect_bd_intf_net -intf_net dma_M_AXIS_MM2S [get_bd_intf_pins data_tx/S_AXIS] [get_bd_intf_pins dma/M_AXIS_MM2S]
  connect_bd_intf_net -intf_net larpix_clk_M_AXIS [get_bd_intf_pins data_rx/S01_AXIS] [get_bd_intf_pins larpix_clk/M_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M_AXIS [get_bd_intf_pins data_rx/S00_AXIS] [get_bd_intf_pins larpix_uart_array/M_AXIS]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins larpix_clk/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]

  # Create port connections
  connect_bd_net -net MCLK_1 [get_bd_pins larpix_clk/MCLK] [get_bd_pins larpix_uart_array/MCLK]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins larpix_clk/TIMESTAMP] [get_bd_pins larpix_uart_array/PACMAN_TS]
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins data_rx/ACLK] [get_bd_pins data_tx/aclk] [get_bd_pins dma/ACLK] [get_bd_pins larpix_clk/ACLK] [get_bd_pins larpix_uart_array/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins ps7_0_axi_periph/M06_ACLK] [get_bd_pins ps7_0_axi_periph/M07_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
  connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins larpix_clk/CLK_AUX] [get_bd_pins processing_system7_0/FCLK_CLK1]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
  connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins data_rx/ARESETN] [get_bd_pins data_tx/aresetn] [get_bd_pins dma/ARESETN] [get_bd_pins larpix_clk/RSTN] [get_bd_pins larpix_uart_array/ARESETN] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/M05_ARESETN] [get_bd_pins ps7_0_axi_periph/M06_ARESETN] [get_bd_pins ps7_0_axi_periph/M07_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins larpix_clk/HW_HARD_RST_TRIG] [get_bd_pins larpix_clk/HW_STATE_RST_TRIG] [get_bd_pins larpix_clk/HW_SYNC_TRIG] [get_bd_pins xlconstant_0/dout]

  # Create address segments
  create_bd_addr_seg -range 0x00010000 -offset 0x40400000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs dma/axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] SEG_axi_gpio_0_Reg
  create_bd_addr_seg -range 0x00001000 -offset 0x50000000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_clk/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] SEG_axi_lite_read_only_0_reg02
  create_bd_addr_seg -range 0x00001000 -offset 0x50001000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_clk/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] SEG_axi_lite_read_write_0_reg04
  create_bd_addr_seg -range 0x00001000 -offset 0x50010000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_1/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_1
  create_bd_addr_seg -range 0x00001000 -offset 0x50020000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_2/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_2
  create_bd_addr_seg -range 0x00001000 -offset 0x50030000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_3/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_3
  create_bd_addr_seg -range 0x00001000 -offset 0x50040000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_4/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_4
  create_bd_addr_seg -range 0x00001000 -offset 0x50050000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_5/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_5
  create_bd_addr_seg -range 0x00001000 -offset 0x50060000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_6/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_6
  create_bd_addr_seg -range 0x00001000 -offset 0x50070000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_7/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_7
  create_bd_addr_seg -range 0x00001000 -offset 0x50080000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_8/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_8
  create_bd_addr_seg -range 0x00001000 -offset 0x50090000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_9/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_9
  create_bd_addr_seg -range 0x00001000 -offset 0x500A0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_10/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_10
  create_bd_addr_seg -range 0x00001000 -offset 0x500B0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_11/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_11
  create_bd_addr_seg -range 0x00001000 -offset 0x500C0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_12/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_12
  create_bd_addr_seg -range 0x00001000 -offset 0x500D0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_13/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_13
  create_bd_addr_seg -range 0x00001000 -offset 0x500E0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_14/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_14
  create_bd_addr_seg -range 0x00001000 -offset 0x500F0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_15/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_15
  create_bd_addr_seg -range 0x00001000 -offset 0x50100000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_16/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_16
  create_bd_addr_seg -range 0x00001000 -offset 0x50110000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_17/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_17
  create_bd_addr_seg -range 0x00001000 -offset 0x50120000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_18/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_18
  create_bd_addr_seg -range 0x00001000 -offset 0x50130000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_19/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_19
  create_bd_addr_seg -range 0x00001000 -offset 0x50140000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_20/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_20
  create_bd_addr_seg -range 0x00001000 -offset 0x50150000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_21/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_21
  create_bd_addr_seg -range 0x00001000 -offset 0x50160000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_22/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_22
  create_bd_addr_seg -range 0x00001000 -offset 0x50170000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_23/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_23
  create_bd_addr_seg -range 0x00001000 -offset 0x50180000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_24/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_24
  create_bd_addr_seg -range 0x00001000 -offset 0x50190000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_25/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_25
  create_bd_addr_seg -range 0x00001000 -offset 0x501A0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_26/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_26
  create_bd_addr_seg -range 0x00001000 -offset 0x501B0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_27/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_27
  create_bd_addr_seg -range 0x00001000 -offset 0x501C0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_28/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_28
  create_bd_addr_seg -range 0x00001000 -offset 0x501D0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_29/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_29
  create_bd_addr_seg -range 0x00001000 -offset 0x501E0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_30/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_30
  create_bd_addr_seg -range 0x00001000 -offset 0x501F0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_31/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_31
  create_bd_addr_seg -range 0x00001000 -offset 0x50200000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_32/axi_lite_reg_space/axi_lite_read_only_0/S_AXI_LITE/reg0] seg_uart_ro_32
  create_bd_addr_seg -range 0x00001000 -offset 0x50011000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_1/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_1
  create_bd_addr_seg -range 0x00001000 -offset 0x50021000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_2/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_2
  create_bd_addr_seg -range 0x00001000 -offset 0x50031000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_3/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_3
  create_bd_addr_seg -range 0x00001000 -offset 0x50041000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_4/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_4
  create_bd_addr_seg -range 0x00001000 -offset 0x50051000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_5/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_5
  create_bd_addr_seg -range 0x00001000 -offset 0x50061000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_6/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_6
  create_bd_addr_seg -range 0x00001000 -offset 0x50071000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_7/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_7
  create_bd_addr_seg -range 0x00001000 -offset 0x50081000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_8/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_8
  create_bd_addr_seg -range 0x00001000 -offset 0x50091000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_9/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_9
  create_bd_addr_seg -range 0x00001000 -offset 0x500A1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_10/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_10
  create_bd_addr_seg -range 0x00001000 -offset 0x500B1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_11/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_11
  create_bd_addr_seg -range 0x00001000 -offset 0x500C1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_12/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_12
  create_bd_addr_seg -range 0x00001000 -offset 0x500D1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_13/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_13
  create_bd_addr_seg -range 0x00001000 -offset 0x500E1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_14/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_14
  create_bd_addr_seg -range 0x00001000 -offset 0x500F1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_15/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_15
  create_bd_addr_seg -range 0x00001000 -offset 0x50101000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_16/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_16
  create_bd_addr_seg -range 0x00001000 -offset 0x50111000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_17/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_17
  create_bd_addr_seg -range 0x00001000 -offset 0x50121000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_18/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_18
  create_bd_addr_seg -range 0x00001000 -offset 0x50131000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_19/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_19
  create_bd_addr_seg -range 0x00001000 -offset 0x50141000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_20/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_20
  create_bd_addr_seg -range 0x00001000 -offset 0x50151000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_21/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_21
  create_bd_addr_seg -range 0x00001000 -offset 0x50161000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_22/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_22
  create_bd_addr_seg -range 0x00001000 -offset 0x50171000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_23/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_23
  create_bd_addr_seg -range 0x00001000 -offset 0x50181000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_24/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_24
  create_bd_addr_seg -range 0x00001000 -offset 0x50191000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_25/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_25
  create_bd_addr_seg -range 0x00001000 -offset 0x501A1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_26/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_26
  create_bd_addr_seg -range 0x00001000 -offset 0x501B1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_27/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_27
  create_bd_addr_seg -range 0x00001000 -offset 0x501C1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_28/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_28
  create_bd_addr_seg -range 0x00001000 -offset 0x501D1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_29/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_29
  create_bd_addr_seg -range 0x00001000 -offset 0x501E1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_30/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_30
  create_bd_addr_seg -range 0x00001000 -offset 0x501F1000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_31/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_31
  create_bd_addr_seg -range 0x00001000 -offset 0x50201000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/larpix_uart_channel_32/axi_lite_reg_space/axi_lite_read_write_0/S_AXI_LITE/reg0] seg_uart_rw_32
  create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces dma/axi_dma_0/Data_SG] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
  create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces dma/axi_dma_0/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
  create_bd_addr_seg -range 0x10000000 -offset 0x30000000 [get_bd_addr_spaces dma/axi_dma_0/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM


  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_zsys()
cr_bd_zsys ""
set_property REGISTERED_WITH_MANAGER "1" [get_files zsys.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files zsys.bd ] 

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7z020clg484-1 -flow {Vivado Synthesis 2018} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2018" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "display_name" -value "synth_1_synth_report_utilization_0" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "part" -value "xc7z020clg484-1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7z020clg484-1 -flow {Vivado Implementation 2018} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2018" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "impl_1_init_report_timing_summary_0" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_opt_report_drc_0" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "impl_1_opt_report_timing_summary_0" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "impl_1_power_opt_report_timing_summary_0" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_place_report_io_0" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_place_report_utilization_0" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_place_report_control_sets_0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "impl_1_place_report_incremental_reuse_0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "impl_1_place_report_incremental_reuse_1" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "impl_1_place_report_timing_summary_0" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "impl_1_post_place_power_opt_report_timing_summary_0" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "impl_1_phys_opt_report_timing_summary_0" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_route_report_drc_0" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_route_report_methodology_0" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_route_report_power_0" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_route_report_route_status_0" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_route_report_timing_summary_0" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_route_report_incremental_reuse_0" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_route_report_clock_utilization_0" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_route_report_bus_skew_0" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_post_route_phys_opt_report_timing_summary_0" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "display_name" -value "impl_1_post_route_phys_opt_report_bus_skew_0" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "part" -value "xc7z020clg484-1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:${_xil_proj_name_}"
set obj [get_dashboards default_dashboard]

# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets -of_objects [get_dashboards default_dashboard] [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
# Set current dashboard to 'default_dashboard' 
current_dashboard default_dashboard 
