Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 21 23:38:42 2022
| Host         : ECE-PHO115-17 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             122 |           72 |
| Yes          | No                    | No                     |              11 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------+--------------------+------------------+----------------+
|     Clock Signal     |                 Enable Signal                |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------------+--------------------+------------------+----------------+
|  clock               |                                              |                    |                1 |              1 |
|  pixel_clk           |                                              | vga_controller/HS0 |                1 |              1 |
|  pixel_clk           |                                              | vga_controller/VS0 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                                              |                    |                3 |              5 |
|  vga_controller/E[0] |                                              |                    |                3 |             11 |
|  pixel_clk           | vga_controller/vcounter[10]_i_1_n_0          |                    |                6 |             11 |
|  pixel_clk           |                                              |                    |                8 |             12 |
|  clock               | epyc/epyc/PC/E[0]                            | res_IBUF           |                8 |             16 |
|  clock               | epyc/epyc/PC/q_reg[11]_4[0]                  | res_IBUF           |                7 |             16 |
|  clock               | epyc/epyc/PC/q_reg[11]_5[0]                  | res_IBUF           |                9 |             16 |
|  clock               | epyc/epyc/PC/q_reg[11]_12[0]                 | res_IBUF           |                8 |             16 |
|  clock               | epyc/epyc/PC/q_reg[11]_3[0]                  | res_IBUF           |                7 |             16 |
|  clock               | epyc/epyc/PC/q_reg[11]_2[0]                  | res_IBUF           |                7 |             16 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_17 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_11 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_1  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_16 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_2  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_9  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_6  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_8  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_3  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_15 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[7]_4  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_18 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_19 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_22 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_5  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_21 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_20 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_4  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_14 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_7  |                    |               16 |             64 |
|  clock               | epyc/epyc/PC/q_reg[7]_0                      |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[7]_1  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[7]_2  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[7]_5  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[7]_6  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[7]_0  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_10 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[7]_3  |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_13 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_12 |                    |               16 |             64 |
|  clock               | epyc/epyc/registers/genblk1[4].R/q_reg[8]_0  |                    |               16 |             64 |
|  clock               | epyc/epyc/PC/q_reg[7]_1                      |                    |               16 |             64 |
|  clock               |                                              | res_IBUF           |               70 |            120 |
+----------------------+----------------------------------------------+--------------------+------------------+----------------+


