// Seed: 3223606976
timeunit 1ps; `timescale 1ps / 1ps
module module_0;
  assign id_0 = id_0;
  wire  id_1;
  logic id_2 = id_1[1];
endmodule
