[Library]
others = $MODEL_TECH/../modelsim.ini
proasic3l = C:/Microsemi/Libero_v11.6/Designer/lib/modelsim/precompiled/vlog/proasic3l








presynth = presynth



































postlayout = ../designer/impl1/simulation/postlayout
postsynth = postsynth




































<<<<<<< HEAD

=======
>>>>>>> e3d463430f9b1c845402c4b79cc586e97c769779
syncad_vhdl_lib = C:\Microsemi\Libero_v11.6\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
