Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Apr 24 17:55:06 2024
| Host         : UbuntuVM running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
| Design       : red_pitaya_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   168 |
|    Minimum number of control sets                        |   168 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   523 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   168 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |    23 |
| >= 16              |    81 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             522 |          202 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |            1055 |          330 |
| Yes          | No                    | No                     |            1395 |          463 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1615 |          518 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                    Enable Signal                                                                   |                                                     Set/Reset Signal                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_awpop                                                                                                                         | ps/axi_master[0]/axi_awburst_o[0]_i_1__0_n_0                                                                            |                1 |              1 |         1.00 |
|  pll/inst/clk_adc                              | ps/axi_master[1]/axi_awpop                                                                                                                         | ps/axi_master[1]/axi_awburst_o[0]_i_1_n_0                                                                               |                1 |              1 |         1.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                         |                1 |              2 |         2.00 |
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_rfill_lvl[3]_i_1__0_n_0                                                                                                       | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_master[1]/axi_rfill_lvl[3]_i_1_n_0                                                                                                          | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_master[1]/axi_awpush                                                                                                                        | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_master[1]/axi_awpop                                                                                                                         | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_wpop                                                                                                                          | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_wfill_lvl[3]_i_1__0_n_0                                                                                                       | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                4 |              4 |         1.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                3 |              4 |         1.33 |
|  pll/inst/clk_adc                              | i_scope/i_wr0/axi_wvalid_o_reg_2[0]                                                                                                                | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                2 |              4 |         2.00 |
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_awpush                                                                                                                        | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_11[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_awpop                                                                                                                         | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_14[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_awfill_lvl[3]_i_1__0_n_0                                                                                                      | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_18[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | i_scope/i_wr1/axi_wvalid_o_reg_2[0]                                                                                                                | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                2 |              4 |         2.00 |
|  pll/inst/clk_adc                              | i_scope/i_wr1/axi_wvalid_o_reg_1[0]                                                                                                                | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                2 |              4 |         2.00 |
|  pll/inst/clk_adc                              | ps/axi_master[1]/axi_wpop                                                                                                                          | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | i_scope/i_wr0/axi_wvalid_o_reg_1[0]                                                                                                                | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_scope/axi_b_dat_sel                                                                                                   |                2 |              4 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_XADC_CORE_I/D[6]                                                                                                         | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |                3 |              4 |         1.33 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_scope/i_wr1/clear                                                                                                     |                3 |              4 |         1.33 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_scope/i_wr0/clear                                                                                                     |                3 |              4 |         1.33 |
|  pll/inst/clk_adc                              | ps/axi_master[1]/axi_wfill_lvl[3]_i_1_n_0                                                                                                          | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                1 |              4 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/ack_cnt[5]_i_2_n_0                                                                                                                | ps/axi_slave_gp0/ack_cnt[5]                                                                                             |                1 |              5 |         5.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_19[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                3 |              5 |         1.67 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                           |                2 |              5 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                       | ps/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                     |                1 |              6 |         6.00 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/E[0]                                                                                                                              | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                3 |              7 |         2.33 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                      |                2 |              7 |         3.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |         4.00 |
|  pll/inst/clk_adc                              | i_scope/i_wr1/pop                                                                                                                                  | i_scope/i_wr1/clear                                                                                                     |                2 |              8 |         4.00 |
|  pll/inst/clk_adc                              | i_scope/i_wr0/push                                                                                                                                 | i_scope/i_wr0/clear                                                                                                     |                3 |              8 |         2.67 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/i_debounce_rl_unlocked/count[7]_i_1__1_n_0                                                                       |                2 |              8 |         4.00 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_10[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                3 |              8 |         2.67 |
|  pll/inst/clk_adc                              | i_scope/i_wr0/pop                                                                                                                                  | i_scope/i_wr0/clear                                                                                                     |                3 |              8 |         2.67 |
|  pll/inst/clk_adc                              | i_scope/i_wr1/push                                                                                                                                 | i_scope/i_wr1/clear                                                                                                     |                2 |              8 |         4.00 |
|  pll/inst/clk_adc                              | i_scope/i_wr0/dat_cnt[3]_i_1_n_0                                                                                                                   | i_scope/i_wr0/clear                                                                                                     |                3 |              8 |         2.67 |
|  pll/inst/clk_adc                              | i_scope/i_wr1/dat_cnt[3]_i_1__0_n_0                                                                                                                | i_scope/i_wr1/clear                                                                                                     |                2 |              8 |         4.00 |
|  pll/inst/clk_adc                              | i_scope/i_wr1/fill_lvl[8]_i_1__0_n_0                                                                                                               | i_scope/i_wr1/clear                                                                                                     |                3 |              9 |         3.00 |
|  pll/inst/clk_adc                              | i_scope/i_wr0/fill_lvl[8]_i_1_n_0                                                                                                                  | i_scope/i_wr0/clear                                                                                                     |                3 |              9 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                6 |             10 |         1.67 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/i_gen_mod/sq_ref_r_i_1_n_0                                                                                       |                4 |             10 |         2.50 |
|  pll/inst/clk_adc                              | rstn                                                                                                                                               | i_lock_monitor/sys_rdata[12]_i_1_n_0                                                                                    |                3 |             10 |         3.33 |
|  pll/inst/clk_adc                              | i_lock/incr_ramp_offset/debounce_ramp_enc/E[0]                                                                                                     | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                2 |             11 |         5.50 |
|  pll/inst/clk_adc                              | i_lock/incr_ramp_ampl/debounce_cnt/out_reg[0]                                                                                                      | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                2 |             11 |         5.50 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_9[0]                                                                                                             | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                7 |             11 |         1.57 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_8[0]                                                                                                             | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                4 |             11 |         2.75 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_5[0]                                                                                                             | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                5 |             11 |         2.20 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_15[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                3 |             11 |         3.67 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_12[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                4 |             11 |         2.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                         |                6 |             12 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                         |                4 |             12 |         3.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                         |                5 |             12 |         2.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                         |                5 |             12 |         2.40 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/demodIn1/i_LP_filter_Demod2/possat__0                                                                            |                6 |             13 |         2.17 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                         |                4 |             13 |         3.25 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_7[0]                                                                                                             | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                3 |             13 |         4.33 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/demodIn1/possat                                                                                                  |                4 |             13 |         3.25 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                         |                5 |             14 |         2.80 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/wr_awaddr_reg[0]_0[0]                                                                                                             | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                6 |             14 |         2.33 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_17[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                7 |             14 |         2.00 |
|  pll/inst/clk_adc                              | i_scope/axi_a_dat_dv0                                                                                                                              |                                                                                                                         |                2 |             14 |         7.00 |
|  pll/inst/clk_adc                              | i_scope/axi_b_dat_dv0                                                                                                                              |                                                                                                                         |                2 |             14 |         7.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                         |                3 |             14 |         4.67 |
|  pll/inst/clk_adc                              | i_scope/axi_b_dat[47]_i_1_n_0                                                                                                                      |                                                                                                                         |                4 |             14 |         3.50 |
|  pll/inst/clk_adc                              | i_scope/axi_b_dat[31]_i_1_n_0                                                                                                                      |                                                                                                                         |                3 |             14 |         4.67 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/i_lock_pid/possat                                                                                                |                6 |             14 |         2.33 |
|  pll/inst/clk_adc                              | i_lock/incr_ramp_ampl/debounce_cnt/E[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                5 |             14 |         2.80 |
|  pll/inst/clk_adc                              | i_scope/axi_b_dat[15]_i_1_n_0                                                                                                                      |                                                                                                                         |                4 |             14 |         3.50 |
|  pll/inst/clk_adc                              | i_lock/incr_ramp_offset/debounce_ramp_enc/incr_mem_reg[1]                                                                                          | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                6 |             14 |         2.33 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_5[0]                                                                                                                    | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                7 |             14 |         2.00 |
|  pll/inst/clk_adc                              | i_scope/axi_a_dat[47]_i_1_n_0                                                                                                                      |                                                                                                                         |                3 |             14 |         4.67 |
|  pll/inst/clk_adc                              | i_scope/axi_a_dat[31]_i_1_n_0                                                                                                                      |                                                                                                                         |                2 |             14 |         7.00 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[3]_2[0]                                                                                                             | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                7 |             14 |         2.00 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_11[0]                                                                                                                   | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                5 |             14 |         2.80 |
|  pll/inst/clk_adc                              | i_scope/axi_a_dat[15]_i_1_n_0                                                                                                                      |                                                                                                                         |                3 |             14 |         4.67 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_13[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                6 |             14 |         2.33 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_16[0]                                                                                                            | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                4 |             14 |         3.50 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_3[0]                                                                                                             | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                3 |             14 |         4.67 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[7]_6[0]                                                                                                             | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                8 |             14 |         1.75 |
|  pll/inst/clk_adc                              | i_lock/i_gen_ramp/i_rampstepcalc/ramp_signal                                                                                                       | i_lock/i_gen_ramp/cntStep1                                                                                              |                4 |             15 |         3.75 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                         |                3 |             16 |         5.33 |
|  pll/inst/clk_adc                              | i_scope/adc_wp_trig0                                                                                                                               | i_scope/axi_b_dat_sel                                                                                                   |                7 |             16 |         2.29 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_scope/adc_dec_cnt[16]                                                                                                 |                4 |             16 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                |                5 |             16 |         3.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |                9 |             17 |         1.89 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/incr_ramp_offset/debounce_ramp_enc/clear                                                                         |                5 |             17 |         3.40 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/incr_ramp_offset/debounce_selmode/count[0]_i_1__3_n_0                                                            |                5 |             17 |         3.40 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_10[0]                                                                                                                   | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                4 |             17 |         4.25 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/incr_ramp_ampl/debounce_cnt/clear                                                                                |                5 |             17 |         3.40 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/debounce_ramp_on/clear                                                                                           |                5 |             17 |         3.40 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/debounce_lock_en/count[0]_i_1__6_n_0                                                                             |                5 |             17 |         3.40 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/incr_ramp_ampl/debounce_selmode/count[0]_i_1__0_n_0                                                              |                5 |             17 |         3.40 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[5]_2[0]                                                                                                             | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                5 |             18 |         3.60 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_4[0]                                                                                                                    | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                8 |             18 |         2.25 |
|  pll/inst/clk_adc                              | i_scope/ext_trig_debp[0]_i_1_n_0                                                                                                                   | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                5 |             20 |         4.00 |
|  pll/inst/clk_adc                              | i_scope/ext_trig_debn[0]_i_1_n_0                                                                                                                   | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                5 |             20 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                         |                5 |             20 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                7 |             20 |         2.86 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_9[0]                                                                                                                    | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |               10 |             20 |         2.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                         |               10 |             24 |         2.40 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                         |                9 |             24 |         2.67 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_6[0]                                                                                                                    | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                7 |             25 |         3.57 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                           | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                            |                8 |             25 |         3.12 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_1[0]                                                                                                                    | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                6 |             25 |         4.17 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_2[0]                                                                                                                    | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                5 |             25 |         5.00 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_3[0]                                                                                                                    | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                7 |             25 |         3.57 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_7[0]                                                                                                                    | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |               14 |             25 |         1.79 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_do_reg_8[0]                                                                                                                    | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |               10 |             25 |         2.50 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                          |                7 |             26 |         3.71 |
|  pll/inst/clk_adc                              | i_lock/i_gen_ramp/i_rampstepcalc/quotient_done[26]_i_1_n_0                                                                                         | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                8 |             27 |         3.38 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/debounce_ramp_on/adc_rstn_reg                                                                                    |                8 |             29 |         3.62 |
|  pll/inst/clk_dac_1x                           |                                                                                                                                                    |                                                                                                                         |               12 |             29 |         2.42 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/i_gen_ramp/i_rampstepcalc/cntPeriodPrev_reg[1]                                                                   |                8 |             29 |         3.62 |
|  pll/inst/clk_adc                              | i_lock_monitor/lp_filter_run                                                                                                                       | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                8 |             29 |         3.62 |
|  pll/inst/clk_adc                              | i_scope/set_a_axi_trig0                                                                                                                            | i_scope/adc_rst_do                                                                                                      |               13 |             31 |         2.38 |
|  pll/inst/clk_adc                              | i_scope/set_b_axi_trig0                                                                                                                            | i_scope/adc_rst_do                                                                                                      |               15 |             31 |         2.07 |
|  pll/inst/clk_adc                              | rstn                                                                                                                                               | ps/axi_slave_gp0/axi\\.RDATA[31]_i_1_n_0                                                                                |               14 |             32 |         2.29 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                         |                7 |             32 |         4.57 |
|  pll/inst/clk_adc                              | i_scope/axi_a_dly_cnt[0]_i_1_n_0                                                                                                                   | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                         |               10 |             32 |         3.20 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/wr_wdata                                                                                                                          |                                                                                                                         |               12 |             32 |         2.67 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/adc_rstn_reg[0]                                                                                                                   |                                                                                                                         |               10 |             32 |         3.20 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/adc_rstn_reg_0[0]                                                                                                                 |                                                                                                                         |               10 |             32 |         3.20 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/adc_rstn_reg_1[0]                                                                                                                 |                                                                                                                         |                7 |             32 |         4.57 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/adc_rstn_reg_2[0]                                                                                                                 |                                                                                                                         |               11 |             32 |         2.91 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/adc_rstn_reg_3[0]                                                                                                                 |                                                                                                                         |               13 |             32 |         2.46 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/adc_rstn_reg_4[0]                                                                                                                 |                                                                                                                         |               11 |             32 |         2.91 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_araddr_reg[9]_0[0]                                                                                                             | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |               13 |             32 |         2.46 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                         |                7 |             32 |         4.57 |
|  pll/inst/clk_adc                              | i_scope/i_wr0/E[0]                                                                                                                                 |                                                                                                                         |               10 |             32 |         3.20 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                         |                8 |             32 |         4.00 |
|  pll/inst/clk_adc                              | i_scope/i_wr1/E[0]                                                                                                                                 |                                                                                                                         |                9 |             32 |         3.56 |
|  pll/inst/clk_adc                              | i_scope/adc_dly_cnt[0]_i_1_n_0                                                                                                                     | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                8 |             32 |         4.00 |
|  pll/inst/clk_adc                              | i_scope/adc_we_cnt[0]_i_2_n_0                                                                                                                      | i_scope/adc_we_cnt[0]_i_1_n_0                                                                                           |                8 |             32 |         4.00 |
|  pll/inst/clk_adc                              | i_scope/axi_b_dly_cnt[0]_i_1_n_0                                                                                                                   | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |                8 |             32 |         4.00 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                         |                7 |             33 |         4.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 | ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                         |                6 |             33 |         5.50 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/wr_awid                                                                                                                           |                                                                                                                         |               18 |             35 |         1.94 |
|  pll/inst/clk_adc                              | ps/axi_slave_gp0/rd_arid                                                                                                                           |                                                                                                                         |               19 |             35 |         1.84 |
|  pll/inst/clk_adc                              | ps/axi_master[1]/axi_awaddr_o0_in                                                                                                                  | ps/axi_master[1]/axi_awaddr_o[31]_i_1_n_0                                                                               |                6 |             36 |         6.00 |
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_awaddr_o0_in                                                                                                                  | ps/axi_master[0]/axi_awaddr_o[31]_i_1__0_n_0                                                                            |                6 |             36 |         6.00 |
|  pll/inst/clk_adc                              | i_lock/mean_var_error/data1_mean                                                                                                                   |                                                                                                                         |                9 |             42 |         4.67 |
|  pll/inst/clk_adc                              | i_lock/i_lock_pid/i_LP_filter_Diff/E[0]                                                                                                            | i_lock/debounce_lock_en/SR[0]                                                                                           |               14 |             53 |         3.79 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_lock/i_gen_ramp/i_rampstepcalc/divisor_reg[26]_i_1_n_0                                                                |               17 |             55 |         3.24 |
|  pll/inst/clk_adc                              | ps/axi_master[1]/axi_awfifo_reg_0_15_0_5_i_1_n_0                                                                                                   |                                                                                                                         |                7 |             56 |         8.00 |
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_awfifo_reg_0_15_0_5_i_1__0_n_0                                                                                                |                                                                                                                         |                7 |             56 |         8.00 |
|  pll/inst/clk_adc                              | i_scope/i_wr1/next_address                                                                                                                         |                                                                                                                         |               19 |             62 |         3.26 |
|  pll/inst/clk_adc                              | i_scope/i_wr0/next_address                                                                                                                         |                                                                                                                         |               19 |             62 |         3.26 |
|  pll/inst/clk_adc                              | i_scope/i_wr1/clear                                                                                                                                |                                                                                                                         |               18 |             64 |         3.56 |
|  pll/inst/clk_adc                              | i_scope/i_wr0/clear                                                                                                                                |                                                                                                                         |               28 |             64 |         2.29 |
|  pll/inst/clk_adc                              | ps/axi_master[1]/axi_wdata_o0_in                                                                                                                   | ps/axi_master[1]/axi_wdata_o[63]_i_1_n_0                                                                                |               13 |             66 |         5.08 |
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_wdata_o0_in                                                                                                                   | ps/axi_master[0]/axi_wdata_o[63]_i_1__0_n_0                                                                             |               13 |             66 |         5.08 |
|  pll/inst/clk_adc                              | ps/axi_master[1]/axi_wfifo_reg_0_15_0_5_i_1_n_0                                                                                                    |                                                                                                                         |               12 |             96 |         8.00 |
|  pll/inst/clk_adc                              | ps/axi_master[0]/axi_wfifo_reg_0_15_0_5_i_1__0_n_0                                                                                                 |                                                                                                                         |               12 |             96 |         8.00 |
|  pll/inst/clk_adc                              | i_scope/p_0_in26_out                                                                                                                               | i_scope/axi_b_dat_sel                                                                                                   |               45 |            115 |         2.56 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    | ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                 |               31 |            115 |         3.71 |
|  ps/system_i/processing_system7/inst/FCLK_CLK3 |                                                                                                                                                    |                                                                                                                         |               42 |            117 |         2.79 |
|  pll/inst/clk_adc                              | i_lock/i_lock_pid/i_LP_filter_Diff/E[0]                                                                                                            | i_lock/i_lock_pid/i_LP_filter_Diff/SR[0]                                                                                |               36 |            130 |         3.61 |
|  pll/inst/clk_adc                              | rstn                                                                                                                                               |                                                                                                                         |              125 |            313 |         2.50 |
|  pll/inst/clk_adc                              |                                                                                                                                                    |                                                                                                                         |              149 |            377 |         2.53 |
|  pll/inst/clk_adc                              |                                                                                                                                                    | i_scope/i_dfilt1_cha/i_mult_bb/adc_rstn_reg                                                                             |              174 |            569 |         3.27 |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


