  <counter_set name="ARMv8_Exynos_M1_cnt" count="6"/>
  <category name="Exynos-M1" counter_set="ARMv8_Exynos_M1_cnt" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv8_Exynos_M1_ccnt" event="0x11" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>
    <event event="0x00" title="Software" name="Increment" description="Instruction architecturally executed - Software increment"/>
    <event event="0x01" title="Cache" name="Instruction refill" description="L1 instruction cache refill"/>
    <event event="0x02" title="Cache" name="Inst TLB refill" description="L1 instruction TLB refill"/>
    <event event="0x03" title="Cache" name="Data refill" description="L1 data cache refill"/>
    <event event="0x04" title="Cache" name="Data access" description="L1 data cache access"/>
    <event event="0x05" title="Cache" name="Data TLB refill" description="L1 data TLB refill"/>
    <event event="0x06" title="Instruction" name="Data Read" description="Architecturally executed load"/>
    <event event="0x07" title="Instruction" name="Memory write" description="Architecturally executed store"/>
    <event event="0x08" title="Instruction" name="Executed" description="Instruction architecturally executed"/>
    <event event="0x09" title="Exception" name="Taken" description="Exception taken"/>
    <event event="0x0a" title="Exception" name="Return" description="Architecturally executed exception return"/>
    <event event="0x0b" title="Instruction" name="CONTEXTIDR" description="Architecturally executed write to CONTEXTIDR"/>
    <event event="0x0c" title="Branch" name="PC change" description="Architecturally executed software change of PC"/>
    <event event="0x0d" title="Branch" name="Immediate" description="Architecturally executed immediate branch"/>
    <event event="0x0e" title="Procedure" name="Return" description="Architecturally executed procedure return"/>
    <event event="0x0f" title="Memory" name="Unaligned access" description="Architecturally executed unaligned load or store"/>
    <event event="0x10" title="Branch" name="Mispredicted" description="Mispredicted or not predicted branch (speculatively executed)"/>
    <event event="0x12" title="Branch" name="Potential prediction" description="Predictable branch (speculative executed)"/>
    <event event="0x13" title="Memory" name="Memory access" description="Data memory access"/>
    <event event="0x14" title="Cache" name="L1 inst access" description="L1 instruction cache access"/>
    <event event="0x15" title="Cache" name="L1 data write" description="L1 data cache write-back"/>
    <event event="0x16" title="Cache" name="L2 data access" description="L2 data cache access"/>
    <event event="0x17" title="Cache" name="L2 data refill" description="L2 data cache refill"/>
    <event event="0x18" title="Cache" name="L2 data write" description="L2 data cache write-back"/>
    <event event="0x19" title="Bus" name="Access" description="Bus access"/>
    <event event="0x1a" title="Memory" name="Error" description="Local memory error"/>
    <event event="0x1b" title="Instruction" name="Speculative" description="Instruction speculatively executed"/>
    <event event="0x1c" title="Memory" name="Translation table" description="Architecturally executed write to translation table base"/>
    <event event="0x1d" title="Bus" name="Cycle" description="Bus cycle"/>
    <event event="0x1e" title="Counter chain" name="Odd Performance" description="For odd-numbered counters, counts once for each overflow of the preceding even-numbered counter"/>
    <event event="0x1f" title="Cache" name="L1 data cache allocation" description="L1 data cache allocation without refill"/>
    <event event="0x20" title="Cache" name="L2 data cache allocation" description="L2 data cache allocation without refill"/>
    <event event="0x40" title="Cache" name="L1 data read" description="L1 data cache access - Read"/>
    <event event="0x41" title="Cache" name="L1 data access write" description="L1 data cache access - Write"/>
    <event event="0x42" title="Cache" name="L1 data refill read" description="L1 data cache refill - Read"/>
    <event event="0x43" title="Cache" name="L1 data refill write" description="L1 data cache refill - Write"/>
    <event event="0x46" title="Cache" name="L1 data victim" description="L1 data cache write-back - Victim"/>
    <event event="0x47" title="Cache" name="L1 data clean" description="L1 data cache write-back - Cleaning and coherency"/>
    <event event="0x4c" title="Cache" name="L1 TLB refill read" description="L1 data TLB refill - Read"/>
    <event event="0x4d" title="Cache" name="L1 TLB refill write" description="L1 data TLB refill - Write"/>
    <event event="0x50" title="Cache" name="L2 data read" description="L2 data cache access - Read"/>
    <event event="0x51" title="Cache" name="L2 data access write" description="L2 data cache access - Write"/>
    <event event="0x52" title="Cache" name="L2 data refill read" description="L2 data cache refill - Read"/>
    <event event="0x53" title="Cache" name="L2 data refill write" description="L2 data cache refill - Write"/>
    <event event="0x56" title="Cache" name="L2 data victim" description="L2 data cache write-back - Victim"/>
    <event event="0x60" title="Bus" name="Read" description="Bus access - Read"/>
    <event event="0x61" title="Bus" name="Write" description="Bus access - Write"/>
    <event event="0x66" title="Memory" name="Read" description="Data memory access -Read"/>
    <event event="0x67" title="Memory" name="Write" description="Data memory access -Write"/>
    <event event="0x68" title="Memory" name="Unaligned Read" description="Unaligned access - Read"/>
    <event event="0x69" title="Memory" name="Unaligned Write" description="Unaligned access - Write"/>
    <event event="0x6a" title="Memory" name="Unaligned" description="Unaligned access"/>
    <event event="0x6c" title="Intrinsic" name="LDREX" description="Speculatively executed LDREX"/>
    <event event="0x6d" title="Intrinsic" name="STREX pass" description="Speculatively executed STREX pass"/>
    <event event="0x6e" title="Intrinsic" name="STREX fail" description="Speculatively executed STREX fail"/>
    <event event="0x6f" title="Intrinsic" name="STREX" description="Speculatively executed STREX"/>
    <event event="0x70" title="Instruction" name="Load" description="Speculatively executed Load"/>
    <event event="0x71" title="Instruction" name="Store" description="Speculatively executed Store"/>
    <event event="0x72" title="Instruction" name="Load/Store" description="Speculatively executed Load or Store"/>
    <event event="0x73" title="Instruction" name="Integer" description="Speculatively executed Data processing"/>
    <event event="0x74" title="Instruction" name="Advanced SIMD" description="Speculatively executed Advanced SIMD"/>
    <event event="0x75" title="Instruction" name="VFP" description="Speculatively executed VFP"/>
    <event event="0x76" title="Instruction" name="Software change" description="Speculatively executed S/W change of the PC"/>
    <event event="0x77" title="Instruction" name="Crypto" description="Speculatively executed Crypto data processing"/>
    <event event="0x78" title="Branch" name="Immediate Spec" description="Speculatively executed Immediate branch"/>
    <event event="0x79" title="Procedure" name="Return Spec" description="Speculatively executed Procedure return"/>
    <event event="0x7a" title="Branch" name="Indirect" description="Speculatively executed Indirect branch"/>
    <event event="0x7c" title="Instruction" name="ISB" description="Speculatively executed ISB"/>
    <event event="0x7d" title="Instruction" name="DSB" description="Speculatively executed DSB"/>
    <event event="0x7e" title="Instruction" name="DMB" description="Speculatively executed DMB"/>
    <event event="0x81" title="Exception" name="Undefined" description="Exception taken - Undefined instruction"/>
    <event event="0x82" title="Exception" name="Supervisor" description="Exception taken - Supervisor call"/>
    <event event="0x83" title="Exception" name="Prefetch abort" description="Exception taken - Prefetch abort"/>
    <event event="0x84" title="Exception" name="Data abort" description="Exception taken - Data abort"/>
    <event event="0x86" title="Interrupts" name="IRQ" description="Exception taken - IRQ"/>
    <event event="0x87" title="Interrupts" name="FIQ" description="Exception taken - FIQ"/>
    <event event="0x88" title="Exception" name="Secure monitor call" description="Exception taken - Secure Monitor Call"/>
    <event event="0x8a" title="Exception" name="Hypervisor call" description="Exception taken - Hypervisor call"/>
    <event event="0x8b" title="Exception" name="Instruction abort non-local" description="Exception taken - Prefetch abort not taken locally"/>
    <event event="0x8c" title="Exception" name="Data abort non-local" description="Exception taken - Data abort not taken locally"/>
    <event event="0x8d" title="Exception" name="Other Hypervisor traps" description="Exception taken - Other Hypervisor traps"/>
    <event event="0x8e" title="Exception" name="IRQ non-local" description="Exception taken - IRQ not taken locally"/>
    <event event="0x8f" title="Exception" name="FIQ non-local" description="Exception taken - FIQ not taken locally"/>
    <event event="0x90" title="Release Consistency" name="Load" description="Speculatively executed Load acquire"/>
    <event event="0x91" title="Release Consistency" name="Store" description="Speculatively executed Store release"/>
  </category>
