
test1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d44  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08001e50  08001e50  00002e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ef0  08001ef0  0000305c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001ef0  08001ef0  0000305c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001ef0  08001ef0  0000305c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ef0  08001ef0  00002ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001ef4  08001ef4  00002ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08001ef8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  2000005c  08001f54  0000305c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08001f54  0000324c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000305c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000371c  00000000  00000000  00003085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013f6  00000000  00000000  000067a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000508  00000000  00000000  00007b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000391  00000000  00000000  000080a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000181ee  00000000  00000000  00008431  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005eb5  00000000  00000000  0002061f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082a62  00000000  00000000  000264d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a8f36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016a8  00000000  00000000  000a8f7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000aa624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001e38 	.word	0x08001e38

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08001e38 	.word	0x08001e38

0800014c <trace_printf>:

// ----------------------------------------------------------------------------

int
trace_printf(const char* format, ...)
{
 800014c:	b40f      	push	{r0, r1, r2, r3}
 800014e:	b580      	push	{r7, lr}
 8000150:	b082      	sub	sp, #8
 8000152:	af00      	add	r7, sp, #0
  int ret;
  va_list ap;

  va_start (ap, format);
 8000154:	f107 0314 	add.w	r3, r7, #20
 8000158:	603b      	str	r3, [r7, #0]
  // TODO: rewrite it to no longer use newlib, it is way too heavy

  static char buf[OS_INTEGER_TRACE_PRINTF_TMP_ARRAY_SIZE];

  // Print to the local buffer
  ret = vsnprintf (buf, sizeof(buf), format, ap);
 800015a:	683b      	ldr	r3, [r7, #0]
 800015c:	693a      	ldr	r2, [r7, #16]
 800015e:	2180      	movs	r1, #128	@ 0x80
 8000160:	480a      	ldr	r0, [pc, #40]	@ (800018c <trace_printf+0x40>)
 8000162:	f001 f9cd 	bl	8001500 <vsniprintf>
 8000166:	6078      	str	r0, [r7, #4]
  if (ret > 0)
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2b00      	cmp	r3, #0
 800016c:	dd05      	ble.n	800017a <trace_printf+0x2e>
    {
      // Transfer the buffer to the device
      ret = trace_write (buf, (size_t)ret);
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	4619      	mov	r1, r3
 8000172:	4806      	ldr	r0, [pc, #24]	@ (800018c <trace_printf+0x40>)
 8000174:	f000 f80c 	bl	8000190 <trace_write>
 8000178:	6078      	str	r0, [r7, #4]
    }

  va_end (ap);
  return ret;
 800017a:	687b      	ldr	r3, [r7, #4]
}
 800017c:	4618      	mov	r0, r3
 800017e:	3708      	adds	r7, #8
 8000180:	46bd      	mov	sp, r7
 8000182:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000186:	b004      	add	sp, #16
 8000188:	4770      	bx	lr
 800018a:	bf00      	nop
 800018c:	20000078 	.word	0x20000078

08000190 <trace_write>:
// of the trace_* functions.

ssize_t
trace_write (const char* buf __attribute__((unused)),
	     size_t nbyte __attribute__((unused)))
{
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	6039      	str	r1, [r7, #0]
#if defined(OS_USE_TRACE_ITM)
  return _trace_write_itm (buf, nbyte);
#elif defined(OS_USE_TRACE_SEMIHOSTING_STDOUT)
  return _trace_write_semihosting_stdout(buf, nbyte);
#elif defined(OS_USE_TRACE_SEMIHOSTING_DEBUG)
  return _trace_write_semihosting_debug(buf, nbyte);
 800019a:	6839      	ldr	r1, [r7, #0]
 800019c:	6878      	ldr	r0, [r7, #4]
 800019e:	f000 f805 	bl	80001ac <_trace_write_semihosting_debug>
 80001a2:	4603      	mov	r3, r0
#endif

  return -1;
}
 80001a4:	4618      	mov	r0, r3
 80001a6:	3708      	adds	r7, #8
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bd80      	pop	{r7, pc}

080001ac <_trace_write_semihosting_debug>:

#define OS_INTEGER_TRACE_TMP_ARRAY_SIZE  (16)

static ssize_t
_trace_write_semihosting_debug (const char* buf, size_t nbyte)
{
 80001ac:	b5b0      	push	{r4, r5, r7, lr}
 80001ae:	b090      	sub	sp, #64	@ 0x40
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
 80001b4:	6039      	str	r1, [r7, #0]
  // Since the single character debug channel is quite slow, try to
  // optimise and send a null terminated string, if possible.
  if (buf[nbyte] == '\0')
 80001b6:	687a      	ldr	r2, [r7, #4]
 80001b8:	683b      	ldr	r3, [r7, #0]
 80001ba:	4413      	add	r3, r2
 80001bc:	781b      	ldrb	r3, [r3, #0]
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d10b      	bne.n	80001da <_trace_write_semihosting_debug+0x2e>
 80001c2:	2304      	movs	r3, #4
 80001c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
static inline int
__attribute__ ((always_inline))
call_host (int reason, void* arg)
{
  int value;
  asm volatile (
 80001ca:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 80001cc:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 80001ce:	4620      	mov	r0, r4
 80001d0:	4629      	mov	r1, r5
 80001d2:	beab      	bkpt	0x00ab
 80001d4:	4604      	mov	r4, r0
 80001d6:	62bc      	str	r4, [r7, #40]	@ 0x28
  // Accordingly to page 13-77 of ARM DUI 0040D other registers
  // can also be clobbered. Some memory positions may also be
  // changed by a system call, so they should not be kept in
  // registers. Note: we are assuming the manual is right and
  // Angel is respecting the APCS.
  return value;
 80001d8:	e036      	b.n	8000248 <_trace_write_semihosting_debug+0x9c>
    }
  else
    {
      // If not, use a local buffer to speed things up
      char tmp[OS_INTEGER_TRACE_TMP_ARRAY_SIZE];
      size_t togo = nbyte;
 80001da:	683b      	ldr	r3, [r7, #0]
 80001dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      while (togo > 0)
 80001de:	e030      	b.n	8000242 <_trace_write_semihosting_debug+0x96>
        {
          unsigned int n = ((togo < sizeof(tmp)) ? togo : sizeof(tmp));
 80001e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80001e2:	2b10      	cmp	r3, #16
 80001e4:	bf28      	it	cs
 80001e6:	2310      	movcs	r3, #16
 80001e8:	637b      	str	r3, [r7, #52]	@ 0x34
          unsigned int i = 0;
 80001ea:	2300      	movs	r3, #0
 80001ec:	63bb      	str	r3, [r7, #56]	@ 0x38
          for (; i < n; ++i, ++buf)
 80001ee:	e00d      	b.n	800020c <_trace_write_semihosting_debug+0x60>
            {
              tmp[i] = *buf;
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	7819      	ldrb	r1, [r3, #0]
 80001f4:	f107 020c 	add.w	r2, r7, #12
 80001f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80001fa:	4413      	add	r3, r2
 80001fc:	460a      	mov	r2, r1
 80001fe:	701a      	strb	r2, [r3, #0]
          for (; i < n; ++i, ++buf)
 8000200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000202:	3301      	adds	r3, #1
 8000204:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	3301      	adds	r3, #1
 800020a:	607b      	str	r3, [r7, #4]
 800020c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800020e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000210:	429a      	cmp	r2, r3
 8000212:	d3ed      	bcc.n	80001f0 <_trace_write_semihosting_debug+0x44>
            }
          tmp[i] = '\0';
 8000214:	f107 020c 	add.w	r2, r7, #12
 8000218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800021a:	4413      	add	r3, r2
 800021c:	2200      	movs	r2, #0
 800021e:	701a      	strb	r2, [r3, #0]
 8000220:	2304      	movs	r3, #4
 8000222:	627b      	str	r3, [r7, #36]	@ 0x24
 8000224:	f107 030c 	add.w	r3, r7, #12
 8000228:	623b      	str	r3, [r7, #32]
  asm volatile (
 800022a:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 800022c:	6a3d      	ldr	r5, [r7, #32]
 800022e:	4620      	mov	r0, r4
 8000230:	4629      	mov	r1, r5
 8000232:	beab      	bkpt	0x00ab
 8000234:	4604      	mov	r4, r0
 8000236:	61fc      	str	r4, [r7, #28]
  return value;
 8000238:	bf00      	nop

          call_host (SEMIHOSTING_SYS_WRITE0, (void*) tmp);

          togo -= n;
 800023a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800023c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800023e:	1ad3      	subs	r3, r2, r3
 8000240:	63fb      	str	r3, [r7, #60]	@ 0x3c
      while (togo > 0)
 8000242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000244:	2b00      	cmp	r3, #0
 8000246:	d1cb      	bne.n	80001e0 <_trace_write_semihosting_debug+0x34>
        }
    }

  // All bytes written
  return (ssize_t) nbyte;
 8000248:	683b      	ldr	r3, [r7, #0]
}
 800024a:	4618      	mov	r0, r3
 800024c:	3740      	adds	r7, #64	@ 0x40
 800024e:	46bd      	mov	sp, r7
 8000250:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000254 <PINA_0_INIT>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void PINA_0_INIT(void) //Button PA0
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8000258:	4b10      	ldr	r3, [pc, #64]	@ (800029c <PINA_0_INIT+0x48>)
 800025a:	699b      	ldr	r3, [r3, #24]
 800025c:	4a0f      	ldr	r2, [pc, #60]	@ (800029c <PINA_0_INIT+0x48>)
 800025e:	f043 0304 	orr.w	r3, r3, #4
 8000262:	6193      	str	r3, [r2, #24]
  GPIOA->CRL &= ~GPIO_CRL_MODE0_0;
 8000264:	4b0e      	ldr	r3, [pc, #56]	@ (80002a0 <PINA_0_INIT+0x4c>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a0d      	ldr	r2, [pc, #52]	@ (80002a0 <PINA_0_INIT+0x4c>)
 800026a:	f023 0301 	bic.w	r3, r3, #1
 800026e:	6013      	str	r3, [r2, #0]
  GPIOA->CRL &= ~GPIO_CRL_MODE0_1;
 8000270:	4b0b      	ldr	r3, [pc, #44]	@ (80002a0 <PINA_0_INIT+0x4c>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a0a      	ldr	r2, [pc, #40]	@ (80002a0 <PINA_0_INIT+0x4c>)
 8000276:	f023 0302 	bic.w	r3, r3, #2
 800027a:	6013      	str	r3, [r2, #0]
  GPIOA->CRL &= ~GPIO_CRL_CNF0_0;
 800027c:	4b08      	ldr	r3, [pc, #32]	@ (80002a0 <PINA_0_INIT+0x4c>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a07      	ldr	r2, [pc, #28]	@ (80002a0 <PINA_0_INIT+0x4c>)
 8000282:	f023 0304 	bic.w	r3, r3, #4
 8000286:	6013      	str	r3, [r2, #0]
  GPIOA->CRL |= GPIO_CRL_CNF0_1;
 8000288:	4b05      	ldr	r3, [pc, #20]	@ (80002a0 <PINA_0_INIT+0x4c>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a04      	ldr	r2, [pc, #16]	@ (80002a0 <PINA_0_INIT+0x4c>)
 800028e:	f043 0308 	orr.w	r3, r3, #8
 8000292:	6013      	str	r3, [r2, #0]
}
 8000294:	bf00      	nop
 8000296:	46bd      	mov	sp, r7
 8000298:	bc80      	pop	{r7}
 800029a:	4770      	bx	lr
 800029c:	40021000 	.word	0x40021000
 80002a0:	40010800 	.word	0x40010800

080002a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a4:	b5b0      	push	{r4, r5, r7, lr}
 80002a6:	b088      	sub	sp, #32
 80002a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 80002aa:	f000 f997 	bl	80005dc <initialise_monitor_handles>
	uint32_t delay = 500;
 80002ae:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80002b2:	61bb      	str	r3, [r7, #24]
	uint8_t buttonState = 0;
 80002b4:	2300      	movs	r3, #0
 80002b6:	77fb      	strb	r3, [r7, #31]
	GPIO_PinState pinState;
	char msg[] = "Hello STM32 lovers!\n";
 80002b8:	4b2e      	ldr	r3, [pc, #184]	@ (8000374 <main+0xd0>)
 80002ba:	463c      	mov	r4, r7
 80002bc:	461d      	mov	r5, r3
 80002be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80002c6:	6020      	str	r0, [r4, #0]
 80002c8:	3404      	adds	r4, #4
 80002ca:	7021      	strb	r1, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002cc:	f000 f9ee 	bl	80006ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002d0:	f000 f85e 	bl	8000390 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002d4:	f000 f8a2 	bl	800041c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  PINA_0_INIT();
 80002d8:	f7ff ffbc 	bl	8000254 <PINA_0_INIT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  trace_printf("Semihosting is working!\n\r");
 80002dc:	4826      	ldr	r0, [pc, #152]	@ (8000378 <main+0xd4>)
 80002de:	f7ff ff35 	bl	800014c <trace_printf>
  asm volatile (
 80002e2:	463b      	mov	r3, r7
 80002e4:	f04f 0004 	mov.w	r0, #4
 80002e8:	4619      	mov	r1, r3
 80002ea:	beab      	bkpt	0x00ab
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//мигание светодиодом на плате, при нажатии на кнопку мигают еще 2 yf PC13 и PB5
	pinState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0); // так и так
 80002ec:	2101      	movs	r1, #1
 80002ee:	4823      	ldr	r0, [pc, #140]	@ (800037c <main+0xd8>)
 80002f0:	f000 fcca 	bl	8000c88 <HAL_GPIO_ReadPin>
 80002f4:	4603      	mov	r3, r0
 80002f6:	75fb      	strb	r3, [r7, #23]
	//pinState = READ_BIT(GPIOA->IDR, GPIO_IDR_IDR0);
    if (pinState == GPIO_PIN_SET){
 80002f8:	7dfb      	ldrb	r3, [r7, #23]
 80002fa:	2b01      	cmp	r3, #1
 80002fc:	d102      	bne.n	8000304 <main+0x60>
		buttonState = 1;
 80002fe:	2301      	movs	r3, #1
 8000300:	77fb      	strb	r3, [r7, #31]
 8000302:	e001      	b.n	8000308 <main+0x64>
	} else {
		buttonState = 0;
 8000304:	2300      	movs	r3, #0
 8000306:	77fb      	strb	r3, [r7, #31]
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8000308:	2201      	movs	r2, #1
 800030a:	2104      	movs	r1, #4
 800030c:	481c      	ldr	r0, [pc, #112]	@ (8000380 <main+0xdc>)
 800030e:	f000 fcd2 	bl	8000cb6 <HAL_GPIO_WritePin>
	if (buttonState){
 8000312:	7ffb      	ldrb	r3, [r7, #31]
 8000314:	2b00      	cmp	r3, #0
 8000316:	d00a      	beq.n	800032e <main+0x8a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000318:	2201      	movs	r2, #1
 800031a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800031e:	4819      	ldr	r0, [pc, #100]	@ (8000384 <main+0xe0>)
 8000320:	f000 fcc9 	bl	8000cb6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000324:	2201      	movs	r2, #1
 8000326:	2120      	movs	r1, #32
 8000328:	4815      	ldr	r0, [pc, #84]	@ (8000380 <main+0xdc>)
 800032a:	f000 fcc4 	bl	8000cb6 <HAL_GPIO_WritePin>
	}
    HAL_Delay(delay);
 800032e:	69b8      	ldr	r0, [r7, #24]
 8000330:	f000 fa1e 	bl	8000770 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000334:	2200      	movs	r2, #0
 8000336:	2104      	movs	r1, #4
 8000338:	4811      	ldr	r0, [pc, #68]	@ (8000380 <main+0xdc>)
 800033a:	f000 fcbc 	bl	8000cb6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800033e:	2200      	movs	r2, #0
 8000340:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000344:	480f      	ldr	r0, [pc, #60]	@ (8000384 <main+0xe0>)
 8000346:	f000 fcb6 	bl	8000cb6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	2120      	movs	r1, #32
 800034e:	480c      	ldr	r0, [pc, #48]	@ (8000380 <main+0xdc>)
 8000350:	f000 fcb1 	bl	8000cb6 <HAL_GPIO_WritePin>
	HAL_Delay(delay);
 8000354:	69b8      	ldr	r0, [r7, #24]
 8000356:	f000 fa0b 	bl	8000770 <HAL_Delay>
	trace_printf("buttonState=%d\n\r", buttonState);
 800035a:	7ffb      	ldrb	r3, [r7, #31]
 800035c:	4619      	mov	r1, r3
 800035e:	480a      	ldr	r0, [pc, #40]	@ (8000388 <main+0xe4>)
 8000360:	f7ff fef4 	bl	800014c <trace_printf>
	cnt++;
 8000364:	4b09      	ldr	r3, [pc, #36]	@ (800038c <main+0xe8>)
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	3301      	adds	r3, #1
 800036a:	b2da      	uxtb	r2, r3
 800036c:	4b07      	ldr	r3, [pc, #28]	@ (800038c <main+0xe8>)
 800036e:	701a      	strb	r2, [r3, #0]
	pinState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0); // так и так
 8000370:	e7bc      	b.n	80002ec <main+0x48>
 8000372:	bf00      	nop
 8000374:	08001e80 	.word	0x08001e80
 8000378:	08001e50 	.word	0x08001e50
 800037c:	40010800 	.word	0x40010800
 8000380:	40010c00 	.word	0x40010c00
 8000384:	40011000 	.word	0x40011000
 8000388:	08001e6c 	.word	0x08001e6c
 800038c:	200000f8 	.word	0x200000f8

08000390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b090      	sub	sp, #64	@ 0x40
 8000394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000396:	f107 0318 	add.w	r3, r7, #24
 800039a:	2228      	movs	r2, #40	@ 0x28
 800039c:	2100      	movs	r1, #0
 800039e:	4618      	mov	r0, r3
 80003a0:	f001 f8bc 	bl	800151c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003b2:	2301      	movs	r3, #1
 80003b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003c0:	2301      	movs	r3, #1
 80003c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003c4:	2302      	movs	r3, #2
 80003c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003ce:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80003d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d4:	f107 0318 	add.w	r3, r7, #24
 80003d8:	4618      	mov	r0, r3
 80003da:	f000 fc85 	bl	8000ce8 <HAL_RCC_OscConfig>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d001      	beq.n	80003e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003e4:	f000 f896 	bl	8000514 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e8:	230f      	movs	r3, #15
 80003ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ec:	2302      	movs	r3, #2
 80003ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f0:	2300      	movs	r3, #0
 80003f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80003f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003fa:	2300      	movs	r3, #0
 80003fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	2102      	movs	r1, #2
 8000402:	4618      	mov	r0, r3
 8000404:	f000 fef2 	bl	80011ec <HAL_RCC_ClockConfig>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800040e:	f000 f881 	bl	8000514 <Error_Handler>
  }
}
 8000412:	bf00      	nop
 8000414:	3740      	adds	r7, #64	@ 0x40
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
	...

0800041c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b088      	sub	sp, #32
 8000420:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000422:	f107 0310 	add.w	r3, r7, #16
 8000426:	2200      	movs	r2, #0
 8000428:	601a      	str	r2, [r3, #0]
 800042a:	605a      	str	r2, [r3, #4]
 800042c:	609a      	str	r2, [r3, #8]
 800042e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000430:	4b34      	ldr	r3, [pc, #208]	@ (8000504 <MX_GPIO_Init+0xe8>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	4a33      	ldr	r2, [pc, #204]	@ (8000504 <MX_GPIO_Init+0xe8>)
 8000436:	f043 0310 	orr.w	r3, r3, #16
 800043a:	6193      	str	r3, [r2, #24]
 800043c:	4b31      	ldr	r3, [pc, #196]	@ (8000504 <MX_GPIO_Init+0xe8>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	f003 0310 	and.w	r3, r3, #16
 8000444:	60fb      	str	r3, [r7, #12]
 8000446:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000448:	4b2e      	ldr	r3, [pc, #184]	@ (8000504 <MX_GPIO_Init+0xe8>)
 800044a:	699b      	ldr	r3, [r3, #24]
 800044c:	4a2d      	ldr	r2, [pc, #180]	@ (8000504 <MX_GPIO_Init+0xe8>)
 800044e:	f043 0320 	orr.w	r3, r3, #32
 8000452:	6193      	str	r3, [r2, #24]
 8000454:	4b2b      	ldr	r3, [pc, #172]	@ (8000504 <MX_GPIO_Init+0xe8>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	f003 0320 	and.w	r3, r3, #32
 800045c:	60bb      	str	r3, [r7, #8]
 800045e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000460:	4b28      	ldr	r3, [pc, #160]	@ (8000504 <MX_GPIO_Init+0xe8>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	4a27      	ldr	r2, [pc, #156]	@ (8000504 <MX_GPIO_Init+0xe8>)
 8000466:	f043 0304 	orr.w	r3, r3, #4
 800046a:	6193      	str	r3, [r2, #24]
 800046c:	4b25      	ldr	r3, [pc, #148]	@ (8000504 <MX_GPIO_Init+0xe8>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	f003 0304 	and.w	r3, r3, #4
 8000474:	607b      	str	r3, [r7, #4]
 8000476:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000478:	4b22      	ldr	r3, [pc, #136]	@ (8000504 <MX_GPIO_Init+0xe8>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	4a21      	ldr	r2, [pc, #132]	@ (8000504 <MX_GPIO_Init+0xe8>)
 800047e:	f043 0308 	orr.w	r3, r3, #8
 8000482:	6193      	str	r3, [r2, #24]
 8000484:	4b1f      	ldr	r3, [pc, #124]	@ (8000504 <MX_GPIO_Init+0xe8>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	f003 0308 	and.w	r3, r3, #8
 800048c:	603b      	str	r3, [r7, #0]
 800048e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000490:	2200      	movs	r2, #0
 8000492:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000496:	481c      	ldr	r0, [pc, #112]	@ (8000508 <MX_GPIO_Init+0xec>)
 8000498:	f000 fc0d 	bl	8000cb6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5, GPIO_PIN_RESET);
 800049c:	2200      	movs	r2, #0
 800049e:	2124      	movs	r1, #36	@ 0x24
 80004a0:	481a      	ldr	r0, [pc, #104]	@ (800050c <MX_GPIO_Init+0xf0>)
 80004a2:	f000 fc08 	bl	8000cb6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ac:	2301      	movs	r3, #1
 80004ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b0:	2300      	movs	r3, #0
 80004b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b4:	2302      	movs	r3, #2
 80004b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004b8:	f107 0310 	add.w	r3, r7, #16
 80004bc:	4619      	mov	r1, r3
 80004be:	4812      	ldr	r0, [pc, #72]	@ (8000508 <MX_GPIO_Init+0xec>)
 80004c0:	f000 fa5e 	bl	8000980 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004c4:	2301      	movs	r3, #1
 80004c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004c8:	2300      	movs	r3, #0
 80004ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004cc:	2300      	movs	r3, #0
 80004ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d0:	2302      	movs	r3, #2
 80004d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d4:	f107 0310 	add.w	r3, r7, #16
 80004d8:	4619      	mov	r1, r3
 80004da:	480d      	ldr	r0, [pc, #52]	@ (8000510 <MX_GPIO_Init+0xf4>)
 80004dc:	f000 fa50 	bl	8000980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5;
 80004e0:	2324      	movs	r3, #36	@ 0x24
 80004e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e4:	2301      	movs	r3, #1
 80004e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e8:	2300      	movs	r3, #0
 80004ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ec:	2302      	movs	r3, #2
 80004ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f0:	f107 0310 	add.w	r3, r7, #16
 80004f4:	4619      	mov	r1, r3
 80004f6:	4805      	ldr	r0, [pc, #20]	@ (800050c <MX_GPIO_Init+0xf0>)
 80004f8:	f000 fa42 	bl	8000980 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004fc:	bf00      	nop
 80004fe:	3720      	adds	r7, #32
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	40021000 	.word	0x40021000
 8000508:	40011000 	.word	0x40011000
 800050c:	40010c00 	.word	0x40010c00
 8000510:	40010800 	.word	0x40010800

08000514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000518:	b672      	cpsid	i
}
 800051a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800051c:	bf00      	nop
 800051e:	e7fd      	b.n	800051c <Error_Handler+0x8>

08000520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000520:	b480      	push	{r7}
 8000522:	b085      	sub	sp, #20
 8000524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000526:	4b15      	ldr	r3, [pc, #84]	@ (800057c <HAL_MspInit+0x5c>)
 8000528:	699b      	ldr	r3, [r3, #24]
 800052a:	4a14      	ldr	r2, [pc, #80]	@ (800057c <HAL_MspInit+0x5c>)
 800052c:	f043 0301 	orr.w	r3, r3, #1
 8000530:	6193      	str	r3, [r2, #24]
 8000532:	4b12      	ldr	r3, [pc, #72]	@ (800057c <HAL_MspInit+0x5c>)
 8000534:	699b      	ldr	r3, [r3, #24]
 8000536:	f003 0301 	and.w	r3, r3, #1
 800053a:	60bb      	str	r3, [r7, #8]
 800053c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800053e:	4b0f      	ldr	r3, [pc, #60]	@ (800057c <HAL_MspInit+0x5c>)
 8000540:	69db      	ldr	r3, [r3, #28]
 8000542:	4a0e      	ldr	r2, [pc, #56]	@ (800057c <HAL_MspInit+0x5c>)
 8000544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000548:	61d3      	str	r3, [r2, #28]
 800054a:	4b0c      	ldr	r3, [pc, #48]	@ (800057c <HAL_MspInit+0x5c>)
 800054c:	69db      	ldr	r3, [r3, #28]
 800054e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000556:	4b0a      	ldr	r3, [pc, #40]	@ (8000580 <HAL_MspInit+0x60>)
 8000558:	685b      	ldr	r3, [r3, #4]
 800055a:	60fb      	str	r3, [r7, #12]
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000562:	60fb      	str	r3, [r7, #12]
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800056a:	60fb      	str	r3, [r7, #12]
 800056c:	4a04      	ldr	r2, [pc, #16]	@ (8000580 <HAL_MspInit+0x60>)
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000572:	bf00      	nop
 8000574:	3714      	adds	r7, #20
 8000576:	46bd      	mov	sp, r7
 8000578:	bc80      	pop	{r7}
 800057a:	4770      	bx	lr
 800057c:	40021000 	.word	0x40021000
 8000580:	40010000 	.word	0x40010000

08000584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000588:	bf00      	nop
 800058a:	e7fd      	b.n	8000588 <NMI_Handler+0x4>

0800058c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000590:	bf00      	nop
 8000592:	e7fd      	b.n	8000590 <HardFault_Handler+0x4>

08000594 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000598:	bf00      	nop
 800059a:	e7fd      	b.n	8000598 <MemManage_Handler+0x4>

0800059c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <BusFault_Handler+0x4>

080005a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a8:	bf00      	nop
 80005aa:	e7fd      	b.n	80005a8 <UsageFault_Handler+0x4>

080005ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005b0:	bf00      	nop
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bc80      	pop	{r7}
 80005b6:	4770      	bx	lr

080005b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	bc80      	pop	{r7}
 80005c2:	4770      	bx	lr

080005c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005c8:	bf00      	nop
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bc80      	pop	{r7}
 80005ce:	4770      	bx	lr

080005d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005d4:	f000 f8b0 	bl	8000738 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005d8:	bf00      	nop
 80005da:	bd80      	pop	{r7, pc}

080005dc <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
}
 80005e0:	bf00      	nop
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bc80      	pop	{r7}
 80005e6:	4770      	bx	lr

080005e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b086      	sub	sp, #24
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005f0:	4a14      	ldr	r2, [pc, #80]	@ (8000644 <_sbrk+0x5c>)
 80005f2:	4b15      	ldr	r3, [pc, #84]	@ (8000648 <_sbrk+0x60>)
 80005f4:	1ad3      	subs	r3, r2, r3
 80005f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005fc:	4b13      	ldr	r3, [pc, #76]	@ (800064c <_sbrk+0x64>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d102      	bne.n	800060a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000604:	4b11      	ldr	r3, [pc, #68]	@ (800064c <_sbrk+0x64>)
 8000606:	4a12      	ldr	r2, [pc, #72]	@ (8000650 <_sbrk+0x68>)
 8000608:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800060a:	4b10      	ldr	r3, [pc, #64]	@ (800064c <_sbrk+0x64>)
 800060c:	681a      	ldr	r2, [r3, #0]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	4413      	add	r3, r2
 8000612:	693a      	ldr	r2, [r7, #16]
 8000614:	429a      	cmp	r2, r3
 8000616:	d207      	bcs.n	8000628 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000618:	f000 ff88 	bl	800152c <__errno>
 800061c:	4603      	mov	r3, r0
 800061e:	220c      	movs	r2, #12
 8000620:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000622:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000626:	e009      	b.n	800063c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000628:	4b08      	ldr	r3, [pc, #32]	@ (800064c <_sbrk+0x64>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800062e:	4b07      	ldr	r3, [pc, #28]	@ (800064c <_sbrk+0x64>)
 8000630:	681a      	ldr	r2, [r3, #0]
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	4413      	add	r3, r2
 8000636:	4a05      	ldr	r2, [pc, #20]	@ (800064c <_sbrk+0x64>)
 8000638:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800063a:	68fb      	ldr	r3, [r7, #12]
}
 800063c:	4618      	mov	r0, r3
 800063e:	3718      	adds	r7, #24
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	20005000 	.word	0x20005000
 8000648:	00000400 	.word	0x00000400
 800064c:	200000fc 	.word	0x200000fc
 8000650:	20000250 	.word	0x20000250

08000654 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000658:	bf00      	nop
 800065a:	46bd      	mov	sp, r7
 800065c:	bc80      	pop	{r7}
 800065e:	4770      	bx	lr

08000660 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000660:	f7ff fff8 	bl	8000654 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000664:	480b      	ldr	r0, [pc, #44]	@ (8000694 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000666:	490c      	ldr	r1, [pc, #48]	@ (8000698 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000668:	4a0c      	ldr	r2, [pc, #48]	@ (800069c <LoopFillZerobss+0x16>)
  movs r3, #0
 800066a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800066c:	e002      	b.n	8000674 <LoopCopyDataInit>

0800066e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800066e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000670:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000672:	3304      	adds	r3, #4

08000674 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000674:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000676:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000678:	d3f9      	bcc.n	800066e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800067a:	4a09      	ldr	r2, [pc, #36]	@ (80006a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800067c:	4c09      	ldr	r4, [pc, #36]	@ (80006a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800067e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000680:	e001      	b.n	8000686 <LoopFillZerobss>

08000682 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000682:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000684:	3204      	adds	r2, #4

08000686 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000686:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000688:	d3fb      	bcc.n	8000682 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800068a:	f000 ff55 	bl	8001538 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800068e:	f7ff fe09 	bl	80002a4 <main>
  bx lr
 8000692:	4770      	bx	lr
  ldr r0, =_sdata
 8000694:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000698:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800069c:	08001ef8 	.word	0x08001ef8
  ldr r2, =_sbss
 80006a0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80006a4:	2000024c 	.word	0x2000024c

080006a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006a8:	e7fe      	b.n	80006a8 <ADC1_2_IRQHandler>
	...

080006ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006b0:	4b08      	ldr	r3, [pc, #32]	@ (80006d4 <HAL_Init+0x28>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a07      	ldr	r2, [pc, #28]	@ (80006d4 <HAL_Init+0x28>)
 80006b6:	f043 0310 	orr.w	r3, r3, #16
 80006ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006bc:	2003      	movs	r0, #3
 80006be:	f000 f92b 	bl	8000918 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006c2:	200f      	movs	r0, #15
 80006c4:	f000 f808 	bl	80006d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006c8:	f7ff ff2a 	bl	8000520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006cc:	2300      	movs	r3, #0
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	40022000 	.word	0x40022000

080006d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006e0:	4b12      	ldr	r3, [pc, #72]	@ (800072c <HAL_InitTick+0x54>)
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	4b12      	ldr	r3, [pc, #72]	@ (8000730 <HAL_InitTick+0x58>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	4619      	mov	r1, r3
 80006ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80006f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 f935 	bl	8000966 <HAL_SYSTICK_Config>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000702:	2301      	movs	r3, #1
 8000704:	e00e      	b.n	8000724 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	2b0f      	cmp	r3, #15
 800070a:	d80a      	bhi.n	8000722 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800070c:	2200      	movs	r2, #0
 800070e:	6879      	ldr	r1, [r7, #4]
 8000710:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000714:	f000 f90b 	bl	800092e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000718:	4a06      	ldr	r2, [pc, #24]	@ (8000734 <HAL_InitTick+0x5c>)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800071e:	2300      	movs	r3, #0
 8000720:	e000      	b.n	8000724 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000722:	2301      	movs	r3, #1
}
 8000724:	4618      	mov	r0, r3
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	20000000 	.word	0x20000000
 8000730:	20000008 	.word	0x20000008
 8000734:	20000004 	.word	0x20000004

08000738 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800073c:	4b05      	ldr	r3, [pc, #20]	@ (8000754 <HAL_IncTick+0x1c>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	461a      	mov	r2, r3
 8000742:	4b05      	ldr	r3, [pc, #20]	@ (8000758 <HAL_IncTick+0x20>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4413      	add	r3, r2
 8000748:	4a03      	ldr	r2, [pc, #12]	@ (8000758 <HAL_IncTick+0x20>)
 800074a:	6013      	str	r3, [r2, #0]
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr
 8000754:	20000008 	.word	0x20000008
 8000758:	20000100 	.word	0x20000100

0800075c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  return uwTick;
 8000760:	4b02      	ldr	r3, [pc, #8]	@ (800076c <HAL_GetTick+0x10>)
 8000762:	681b      	ldr	r3, [r3, #0]
}
 8000764:	4618      	mov	r0, r3
 8000766:	46bd      	mov	sp, r7
 8000768:	bc80      	pop	{r7}
 800076a:	4770      	bx	lr
 800076c:	20000100 	.word	0x20000100

08000770 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000778:	f7ff fff0 	bl	800075c <HAL_GetTick>
 800077c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000788:	d005      	beq.n	8000796 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800078a:	4b0a      	ldr	r3, [pc, #40]	@ (80007b4 <HAL_Delay+0x44>)
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	461a      	mov	r2, r3
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	4413      	add	r3, r2
 8000794:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000796:	bf00      	nop
 8000798:	f7ff ffe0 	bl	800075c <HAL_GetTick>
 800079c:	4602      	mov	r2, r0
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	1ad3      	subs	r3, r2, r3
 80007a2:	68fa      	ldr	r2, [r7, #12]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d8f7      	bhi.n	8000798 <HAL_Delay+0x28>
  {
  }
}
 80007a8:	bf00      	nop
 80007aa:	bf00      	nop
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	20000008 	.word	0x20000008

080007b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b085      	sub	sp, #20
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	f003 0307 	and.w	r3, r3, #7
 80007c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007c8:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <__NVIC_SetPriorityGrouping+0x44>)
 80007ca:	68db      	ldr	r3, [r3, #12]
 80007cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ce:	68ba      	ldr	r2, [r7, #8]
 80007d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007d4:	4013      	ands	r3, r2
 80007d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ea:	4a04      	ldr	r2, [pc, #16]	@ (80007fc <__NVIC_SetPriorityGrouping+0x44>)
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	60d3      	str	r3, [r2, #12]
}
 80007f0:	bf00      	nop
 80007f2:	3714      	adds	r7, #20
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bc80      	pop	{r7}
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	e000ed00 	.word	0xe000ed00

08000800 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000804:	4b04      	ldr	r3, [pc, #16]	@ (8000818 <__NVIC_GetPriorityGrouping+0x18>)
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	0a1b      	lsrs	r3, r3, #8
 800080a:	f003 0307 	and.w	r3, r3, #7
}
 800080e:	4618      	mov	r0, r3
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	e000ed00 	.word	0xe000ed00

0800081c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	6039      	str	r1, [r7, #0]
 8000826:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082c:	2b00      	cmp	r3, #0
 800082e:	db0a      	blt.n	8000846 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	b2da      	uxtb	r2, r3
 8000834:	490c      	ldr	r1, [pc, #48]	@ (8000868 <__NVIC_SetPriority+0x4c>)
 8000836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083a:	0112      	lsls	r2, r2, #4
 800083c:	b2d2      	uxtb	r2, r2
 800083e:	440b      	add	r3, r1
 8000840:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000844:	e00a      	b.n	800085c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	b2da      	uxtb	r2, r3
 800084a:	4908      	ldr	r1, [pc, #32]	@ (800086c <__NVIC_SetPriority+0x50>)
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	f003 030f 	and.w	r3, r3, #15
 8000852:	3b04      	subs	r3, #4
 8000854:	0112      	lsls	r2, r2, #4
 8000856:	b2d2      	uxtb	r2, r2
 8000858:	440b      	add	r3, r1
 800085a:	761a      	strb	r2, [r3, #24]
}
 800085c:	bf00      	nop
 800085e:	370c      	adds	r7, #12
 8000860:	46bd      	mov	sp, r7
 8000862:	bc80      	pop	{r7}
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	e000e100 	.word	0xe000e100
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000870:	b480      	push	{r7}
 8000872:	b089      	sub	sp, #36	@ 0x24
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	f003 0307 	and.w	r3, r3, #7
 8000882:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000884:	69fb      	ldr	r3, [r7, #28]
 8000886:	f1c3 0307 	rsb	r3, r3, #7
 800088a:	2b04      	cmp	r3, #4
 800088c:	bf28      	it	cs
 800088e:	2304      	movcs	r3, #4
 8000890:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000892:	69fb      	ldr	r3, [r7, #28]
 8000894:	3304      	adds	r3, #4
 8000896:	2b06      	cmp	r3, #6
 8000898:	d902      	bls.n	80008a0 <NVIC_EncodePriority+0x30>
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	3b03      	subs	r3, #3
 800089e:	e000      	b.n	80008a2 <NVIC_EncodePriority+0x32>
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80008a8:	69bb      	ldr	r3, [r7, #24]
 80008aa:	fa02 f303 	lsl.w	r3, r2, r3
 80008ae:	43da      	mvns	r2, r3
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	401a      	ands	r2, r3
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	fa01 f303 	lsl.w	r3, r1, r3
 80008c2:	43d9      	mvns	r1, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c8:	4313      	orrs	r3, r2
         );
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3724      	adds	r7, #36	@ 0x24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr

080008d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	3b01      	subs	r3, #1
 80008e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008e4:	d301      	bcc.n	80008ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008e6:	2301      	movs	r3, #1
 80008e8:	e00f      	b.n	800090a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000914 <SysTick_Config+0x40>)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3b01      	subs	r3, #1
 80008f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008f2:	210f      	movs	r1, #15
 80008f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008f8:	f7ff ff90 	bl	800081c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008fc:	4b05      	ldr	r3, [pc, #20]	@ (8000914 <SysTick_Config+0x40>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000902:	4b04      	ldr	r3, [pc, #16]	@ (8000914 <SysTick_Config+0x40>)
 8000904:	2207      	movs	r2, #7
 8000906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000908:	2300      	movs	r3, #0
}
 800090a:	4618      	mov	r0, r3
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	e000e010 	.word	0xe000e010

08000918 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f7ff ff49 	bl	80007b8 <__NVIC_SetPriorityGrouping>
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800092e:	b580      	push	{r7, lr}
 8000930:	b086      	sub	sp, #24
 8000932:	af00      	add	r7, sp, #0
 8000934:	4603      	mov	r3, r0
 8000936:	60b9      	str	r1, [r7, #8]
 8000938:	607a      	str	r2, [r7, #4]
 800093a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800093c:	2300      	movs	r3, #0
 800093e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000940:	f7ff ff5e 	bl	8000800 <__NVIC_GetPriorityGrouping>
 8000944:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	68b9      	ldr	r1, [r7, #8]
 800094a:	6978      	ldr	r0, [r7, #20]
 800094c:	f7ff ff90 	bl	8000870 <NVIC_EncodePriority>
 8000950:	4602      	mov	r2, r0
 8000952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000956:	4611      	mov	r1, r2
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff ff5f 	bl	800081c <__NVIC_SetPriority>
}
 800095e:	bf00      	nop
 8000960:	3718      	adds	r7, #24
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	b082      	sub	sp, #8
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff ffb0 	bl	80008d4 <SysTick_Config>
 8000974:	4603      	mov	r3, r0
}
 8000976:	4618      	mov	r0, r3
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
	...

08000980 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000980:	b480      	push	{r7}
 8000982:	b08b      	sub	sp, #44	@ 0x2c
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800098a:	2300      	movs	r3, #0
 800098c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800098e:	2300      	movs	r3, #0
 8000990:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000992:	e169      	b.n	8000c68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000994:	2201      	movs	r2, #1
 8000996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000998:	fa02 f303 	lsl.w	r3, r2, r3
 800099c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	69fa      	ldr	r2, [r7, #28]
 80009a4:	4013      	ands	r3, r2
 80009a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009a8:	69ba      	ldr	r2, [r7, #24]
 80009aa:	69fb      	ldr	r3, [r7, #28]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	f040 8158 	bne.w	8000c62 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	4a9a      	ldr	r2, [pc, #616]	@ (8000c20 <HAL_GPIO_Init+0x2a0>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d05e      	beq.n	8000a7a <HAL_GPIO_Init+0xfa>
 80009bc:	4a98      	ldr	r2, [pc, #608]	@ (8000c20 <HAL_GPIO_Init+0x2a0>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d875      	bhi.n	8000aae <HAL_GPIO_Init+0x12e>
 80009c2:	4a98      	ldr	r2, [pc, #608]	@ (8000c24 <HAL_GPIO_Init+0x2a4>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d058      	beq.n	8000a7a <HAL_GPIO_Init+0xfa>
 80009c8:	4a96      	ldr	r2, [pc, #600]	@ (8000c24 <HAL_GPIO_Init+0x2a4>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d86f      	bhi.n	8000aae <HAL_GPIO_Init+0x12e>
 80009ce:	4a96      	ldr	r2, [pc, #600]	@ (8000c28 <HAL_GPIO_Init+0x2a8>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d052      	beq.n	8000a7a <HAL_GPIO_Init+0xfa>
 80009d4:	4a94      	ldr	r2, [pc, #592]	@ (8000c28 <HAL_GPIO_Init+0x2a8>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d869      	bhi.n	8000aae <HAL_GPIO_Init+0x12e>
 80009da:	4a94      	ldr	r2, [pc, #592]	@ (8000c2c <HAL_GPIO_Init+0x2ac>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d04c      	beq.n	8000a7a <HAL_GPIO_Init+0xfa>
 80009e0:	4a92      	ldr	r2, [pc, #584]	@ (8000c2c <HAL_GPIO_Init+0x2ac>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d863      	bhi.n	8000aae <HAL_GPIO_Init+0x12e>
 80009e6:	4a92      	ldr	r2, [pc, #584]	@ (8000c30 <HAL_GPIO_Init+0x2b0>)
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d046      	beq.n	8000a7a <HAL_GPIO_Init+0xfa>
 80009ec:	4a90      	ldr	r2, [pc, #576]	@ (8000c30 <HAL_GPIO_Init+0x2b0>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d85d      	bhi.n	8000aae <HAL_GPIO_Init+0x12e>
 80009f2:	2b12      	cmp	r3, #18
 80009f4:	d82a      	bhi.n	8000a4c <HAL_GPIO_Init+0xcc>
 80009f6:	2b12      	cmp	r3, #18
 80009f8:	d859      	bhi.n	8000aae <HAL_GPIO_Init+0x12e>
 80009fa:	a201      	add	r2, pc, #4	@ (adr r2, 8000a00 <HAL_GPIO_Init+0x80>)
 80009fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a00:	08000a7b 	.word	0x08000a7b
 8000a04:	08000a55 	.word	0x08000a55
 8000a08:	08000a67 	.word	0x08000a67
 8000a0c:	08000aa9 	.word	0x08000aa9
 8000a10:	08000aaf 	.word	0x08000aaf
 8000a14:	08000aaf 	.word	0x08000aaf
 8000a18:	08000aaf 	.word	0x08000aaf
 8000a1c:	08000aaf 	.word	0x08000aaf
 8000a20:	08000aaf 	.word	0x08000aaf
 8000a24:	08000aaf 	.word	0x08000aaf
 8000a28:	08000aaf 	.word	0x08000aaf
 8000a2c:	08000aaf 	.word	0x08000aaf
 8000a30:	08000aaf 	.word	0x08000aaf
 8000a34:	08000aaf 	.word	0x08000aaf
 8000a38:	08000aaf 	.word	0x08000aaf
 8000a3c:	08000aaf 	.word	0x08000aaf
 8000a40:	08000aaf 	.word	0x08000aaf
 8000a44:	08000a5d 	.word	0x08000a5d
 8000a48:	08000a71 	.word	0x08000a71
 8000a4c:	4a79      	ldr	r2, [pc, #484]	@ (8000c34 <HAL_GPIO_Init+0x2b4>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d013      	beq.n	8000a7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a52:	e02c      	b.n	8000aae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	68db      	ldr	r3, [r3, #12]
 8000a58:	623b      	str	r3, [r7, #32]
          break;
 8000a5a:	e029      	b.n	8000ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	3304      	adds	r3, #4
 8000a62:	623b      	str	r3, [r7, #32]
          break;
 8000a64:	e024      	b.n	8000ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	68db      	ldr	r3, [r3, #12]
 8000a6a:	3308      	adds	r3, #8
 8000a6c:	623b      	str	r3, [r7, #32]
          break;
 8000a6e:	e01f      	b.n	8000ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	68db      	ldr	r3, [r3, #12]
 8000a74:	330c      	adds	r3, #12
 8000a76:	623b      	str	r3, [r7, #32]
          break;
 8000a78:	e01a      	b.n	8000ab0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	689b      	ldr	r3, [r3, #8]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d102      	bne.n	8000a88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a82:	2304      	movs	r3, #4
 8000a84:	623b      	str	r3, [r7, #32]
          break;
 8000a86:	e013      	b.n	8000ab0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	689b      	ldr	r3, [r3, #8]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d105      	bne.n	8000a9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a90:	2308      	movs	r3, #8
 8000a92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	69fa      	ldr	r2, [r7, #28]
 8000a98:	611a      	str	r2, [r3, #16]
          break;
 8000a9a:	e009      	b.n	8000ab0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a9c:	2308      	movs	r3, #8
 8000a9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	69fa      	ldr	r2, [r7, #28]
 8000aa4:	615a      	str	r2, [r3, #20]
          break;
 8000aa6:	e003      	b.n	8000ab0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	623b      	str	r3, [r7, #32]
          break;
 8000aac:	e000      	b.n	8000ab0 <HAL_GPIO_Init+0x130>
          break;
 8000aae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ab0:	69bb      	ldr	r3, [r7, #24]
 8000ab2:	2bff      	cmp	r3, #255	@ 0xff
 8000ab4:	d801      	bhi.n	8000aba <HAL_GPIO_Init+0x13a>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	e001      	b.n	8000abe <HAL_GPIO_Init+0x13e>
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	3304      	adds	r3, #4
 8000abe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ac0:	69bb      	ldr	r3, [r7, #24]
 8000ac2:	2bff      	cmp	r3, #255	@ 0xff
 8000ac4:	d802      	bhi.n	8000acc <HAL_GPIO_Init+0x14c>
 8000ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	e002      	b.n	8000ad2 <HAL_GPIO_Init+0x152>
 8000acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ace:	3b08      	subs	r3, #8
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	210f      	movs	r1, #15
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae0:	43db      	mvns	r3, r3
 8000ae2:	401a      	ands	r2, r3
 8000ae4:	6a39      	ldr	r1, [r7, #32]
 8000ae6:	693b      	ldr	r3, [r7, #16]
 8000ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8000aec:	431a      	orrs	r2, r3
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f000 80b1 	beq.w	8000c62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b00:	4b4d      	ldr	r3, [pc, #308]	@ (8000c38 <HAL_GPIO_Init+0x2b8>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	4a4c      	ldr	r2, [pc, #304]	@ (8000c38 <HAL_GPIO_Init+0x2b8>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6193      	str	r3, [r2, #24]
 8000b0c:	4b4a      	ldr	r3, [pc, #296]	@ (8000c38 <HAL_GPIO_Init+0x2b8>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	f003 0301 	and.w	r3, r3, #1
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b18:	4a48      	ldr	r2, [pc, #288]	@ (8000c3c <HAL_GPIO_Init+0x2bc>)
 8000b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1c:	089b      	lsrs	r3, r3, #2
 8000b1e:	3302      	adds	r3, #2
 8000b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b28:	f003 0303 	and.w	r3, r3, #3
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	220f      	movs	r2, #15
 8000b30:	fa02 f303 	lsl.w	r3, r2, r3
 8000b34:	43db      	mvns	r3, r3
 8000b36:	68fa      	ldr	r2, [r7, #12]
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	4a40      	ldr	r2, [pc, #256]	@ (8000c40 <HAL_GPIO_Init+0x2c0>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d013      	beq.n	8000b6c <HAL_GPIO_Init+0x1ec>
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a3f      	ldr	r2, [pc, #252]	@ (8000c44 <HAL_GPIO_Init+0x2c4>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d00d      	beq.n	8000b68 <HAL_GPIO_Init+0x1e8>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4a3e      	ldr	r2, [pc, #248]	@ (8000c48 <HAL_GPIO_Init+0x2c8>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d007      	beq.n	8000b64 <HAL_GPIO_Init+0x1e4>
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	4a3d      	ldr	r2, [pc, #244]	@ (8000c4c <HAL_GPIO_Init+0x2cc>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d101      	bne.n	8000b60 <HAL_GPIO_Init+0x1e0>
 8000b5c:	2303      	movs	r3, #3
 8000b5e:	e006      	b.n	8000b6e <HAL_GPIO_Init+0x1ee>
 8000b60:	2304      	movs	r3, #4
 8000b62:	e004      	b.n	8000b6e <HAL_GPIO_Init+0x1ee>
 8000b64:	2302      	movs	r3, #2
 8000b66:	e002      	b.n	8000b6e <HAL_GPIO_Init+0x1ee>
 8000b68:	2301      	movs	r3, #1
 8000b6a:	e000      	b.n	8000b6e <HAL_GPIO_Init+0x1ee>
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b70:	f002 0203 	and.w	r2, r2, #3
 8000b74:	0092      	lsls	r2, r2, #2
 8000b76:	4093      	lsls	r3, r2
 8000b78:	68fa      	ldr	r2, [r7, #12]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b7e:	492f      	ldr	r1, [pc, #188]	@ (8000c3c <HAL_GPIO_Init+0x2bc>)
 8000b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b82:	089b      	lsrs	r3, r3, #2
 8000b84:	3302      	adds	r3, #2
 8000b86:	68fa      	ldr	r2, [r7, #12]
 8000b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d006      	beq.n	8000ba6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b98:	4b2d      	ldr	r3, [pc, #180]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000b9a:	689a      	ldr	r2, [r3, #8]
 8000b9c:	492c      	ldr	r1, [pc, #176]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	608b      	str	r3, [r1, #8]
 8000ba4:	e006      	b.n	8000bb4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ba6:	4b2a      	ldr	r3, [pc, #168]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000ba8:	689a      	ldr	r2, [r3, #8]
 8000baa:	69bb      	ldr	r3, [r7, #24]
 8000bac:	43db      	mvns	r3, r3
 8000bae:	4928      	ldr	r1, [pc, #160]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d006      	beq.n	8000bce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bc0:	4b23      	ldr	r3, [pc, #140]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000bc2:	68da      	ldr	r2, [r3, #12]
 8000bc4:	4922      	ldr	r1, [pc, #136]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	60cb      	str	r3, [r1, #12]
 8000bcc:	e006      	b.n	8000bdc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bce:	4b20      	ldr	r3, [pc, #128]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000bd0:	68da      	ldr	r2, [r3, #12]
 8000bd2:	69bb      	ldr	r3, [r7, #24]
 8000bd4:	43db      	mvns	r3, r3
 8000bd6:	491e      	ldr	r1, [pc, #120]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000bd8:	4013      	ands	r3, r2
 8000bda:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d006      	beq.n	8000bf6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000be8:	4b19      	ldr	r3, [pc, #100]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000bea:	685a      	ldr	r2, [r3, #4]
 8000bec:	4918      	ldr	r1, [pc, #96]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000bee:	69bb      	ldr	r3, [r7, #24]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	604b      	str	r3, [r1, #4]
 8000bf4:	e006      	b.n	8000c04 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bf6:	4b16      	ldr	r3, [pc, #88]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000bf8:	685a      	ldr	r2, [r3, #4]
 8000bfa:	69bb      	ldr	r3, [r7, #24]
 8000bfc:	43db      	mvns	r3, r3
 8000bfe:	4914      	ldr	r1, [pc, #80]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000c00:	4013      	ands	r3, r2
 8000c02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d021      	beq.n	8000c54 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c10:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	490e      	ldr	r1, [pc, #56]	@ (8000c50 <HAL_GPIO_Init+0x2d0>)
 8000c16:	69bb      	ldr	r3, [r7, #24]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	600b      	str	r3, [r1, #0]
 8000c1c:	e021      	b.n	8000c62 <HAL_GPIO_Init+0x2e2>
 8000c1e:	bf00      	nop
 8000c20:	10320000 	.word	0x10320000
 8000c24:	10310000 	.word	0x10310000
 8000c28:	10220000 	.word	0x10220000
 8000c2c:	10210000 	.word	0x10210000
 8000c30:	10120000 	.word	0x10120000
 8000c34:	10110000 	.word	0x10110000
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	40010000 	.word	0x40010000
 8000c40:	40010800 	.word	0x40010800
 8000c44:	40010c00 	.word	0x40010c00
 8000c48:	40011000 	.word	0x40011000
 8000c4c:	40011400 	.word	0x40011400
 8000c50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c54:	4b0b      	ldr	r3, [pc, #44]	@ (8000c84 <HAL_GPIO_Init+0x304>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	69bb      	ldr	r3, [r7, #24]
 8000c5a:	43db      	mvns	r3, r3
 8000c5c:	4909      	ldr	r1, [pc, #36]	@ (8000c84 <HAL_GPIO_Init+0x304>)
 8000c5e:	4013      	ands	r3, r2
 8000c60:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c64:	3301      	adds	r3, #1
 8000c66:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f47f ae8e 	bne.w	8000994 <HAL_GPIO_Init+0x14>
  }
}
 8000c78:	bf00      	nop
 8000c7a:	bf00      	nop
 8000c7c:	372c      	adds	r7, #44	@ 0x2c
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bc80      	pop	{r7}
 8000c82:	4770      	bx	lr
 8000c84:	40010400 	.word	0x40010400

08000c88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	460b      	mov	r3, r1
 8000c92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	689a      	ldr	r2, [r3, #8]
 8000c98:	887b      	ldrh	r3, [r7, #2]
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d002      	beq.n	8000ca6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	73fb      	strb	r3, [r7, #15]
 8000ca4:	e001      	b.n	8000caa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3714      	adds	r7, #20
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bc80      	pop	{r7}
 8000cb4:	4770      	bx	lr

08000cb6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	b083      	sub	sp, #12
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	807b      	strh	r3, [r7, #2]
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cc6:	787b      	ldrb	r3, [r7, #1]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d003      	beq.n	8000cd4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ccc:	887a      	ldrh	r2, [r7, #2]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000cd2:	e003      	b.n	8000cdc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000cd4:	887b      	ldrh	r3, [r7, #2]
 8000cd6:	041a      	lsls	r2, r3, #16
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	611a      	str	r2, [r3, #16]
}
 8000cdc:	bf00      	nop
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bc80      	pop	{r7}
 8000ce4:	4770      	bx	lr
	...

08000ce8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d101      	bne.n	8000cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e272      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f000 8087 	beq.w	8000e16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d08:	4b92      	ldr	r3, [pc, #584]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f003 030c 	and.w	r3, r3, #12
 8000d10:	2b04      	cmp	r3, #4
 8000d12:	d00c      	beq.n	8000d2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d14:	4b8f      	ldr	r3, [pc, #572]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f003 030c 	and.w	r3, r3, #12
 8000d1c:	2b08      	cmp	r3, #8
 8000d1e:	d112      	bne.n	8000d46 <HAL_RCC_OscConfig+0x5e>
 8000d20:	4b8c      	ldr	r3, [pc, #560]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d2c:	d10b      	bne.n	8000d46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d2e:	4b89      	ldr	r3, [pc, #548]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d06c      	beq.n	8000e14 <HAL_RCC_OscConfig+0x12c>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d168      	bne.n	8000e14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	e24c      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d4e:	d106      	bne.n	8000d5e <HAL_RCC_OscConfig+0x76>
 8000d50:	4b80      	ldr	r3, [pc, #512]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a7f      	ldr	r2, [pc, #508]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d5a:	6013      	str	r3, [r2, #0]
 8000d5c:	e02e      	b.n	8000dbc <HAL_RCC_OscConfig+0xd4>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d10c      	bne.n	8000d80 <HAL_RCC_OscConfig+0x98>
 8000d66:	4b7b      	ldr	r3, [pc, #492]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a7a      	ldr	r2, [pc, #488]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d70:	6013      	str	r3, [r2, #0]
 8000d72:	4b78      	ldr	r3, [pc, #480]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a77      	ldr	r2, [pc, #476]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d7c:	6013      	str	r3, [r2, #0]
 8000d7e:	e01d      	b.n	8000dbc <HAL_RCC_OscConfig+0xd4>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d88:	d10c      	bne.n	8000da4 <HAL_RCC_OscConfig+0xbc>
 8000d8a:	4b72      	ldr	r3, [pc, #456]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a71      	ldr	r2, [pc, #452]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d94:	6013      	str	r3, [r2, #0]
 8000d96:	4b6f      	ldr	r3, [pc, #444]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a6e      	ldr	r2, [pc, #440]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000da0:	6013      	str	r3, [r2, #0]
 8000da2:	e00b      	b.n	8000dbc <HAL_RCC_OscConfig+0xd4>
 8000da4:	4b6b      	ldr	r3, [pc, #428]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a6a      	ldr	r2, [pc, #424]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000daa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dae:	6013      	str	r3, [r2, #0]
 8000db0:	4b68      	ldr	r3, [pc, #416]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a67      	ldr	r2, [pc, #412]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000db6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d013      	beq.n	8000dec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc4:	f7ff fcca 	bl	800075c <HAL_GetTick>
 8000dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dca:	e008      	b.n	8000dde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dcc:	f7ff fcc6 	bl	800075c <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	2b64      	cmp	r3, #100	@ 0x64
 8000dd8:	d901      	bls.n	8000dde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	e200      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dde:	4b5d      	ldr	r3, [pc, #372]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d0f0      	beq.n	8000dcc <HAL_RCC_OscConfig+0xe4>
 8000dea:	e014      	b.n	8000e16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dec:	f7ff fcb6 	bl	800075c <HAL_GetTick>
 8000df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000df2:	e008      	b.n	8000e06 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000df4:	f7ff fcb2 	bl	800075c <HAL_GetTick>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	2b64      	cmp	r3, #100	@ 0x64
 8000e00:	d901      	bls.n	8000e06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e02:	2303      	movs	r3, #3
 8000e04:	e1ec      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e06:	4b53      	ldr	r3, [pc, #332]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d1f0      	bne.n	8000df4 <HAL_RCC_OscConfig+0x10c>
 8000e12:	e000      	b.n	8000e16 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d063      	beq.n	8000eea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e22:	4b4c      	ldr	r3, [pc, #304]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f003 030c 	and.w	r3, r3, #12
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d00b      	beq.n	8000e46 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e2e:	4b49      	ldr	r3, [pc, #292]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 030c 	and.w	r3, r3, #12
 8000e36:	2b08      	cmp	r3, #8
 8000e38:	d11c      	bne.n	8000e74 <HAL_RCC_OscConfig+0x18c>
 8000e3a:	4b46      	ldr	r3, [pc, #280]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d116      	bne.n	8000e74 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e46:	4b43      	ldr	r3, [pc, #268]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0302 	and.w	r3, r3, #2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d005      	beq.n	8000e5e <HAL_RCC_OscConfig+0x176>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	691b      	ldr	r3, [r3, #16]
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d001      	beq.n	8000e5e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e1c0      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e5e:	4b3d      	ldr	r3, [pc, #244]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	695b      	ldr	r3, [r3, #20]
 8000e6a:	00db      	lsls	r3, r3, #3
 8000e6c:	4939      	ldr	r1, [pc, #228]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e72:	e03a      	b.n	8000eea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	691b      	ldr	r3, [r3, #16]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d020      	beq.n	8000ebe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e7c:	4b36      	ldr	r3, [pc, #216]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e7e:	2201      	movs	r2, #1
 8000e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e82:	f7ff fc6b 	bl	800075c <HAL_GetTick>
 8000e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e88:	e008      	b.n	8000e9c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e8a:	f7ff fc67 	bl	800075c <HAL_GetTick>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	1ad3      	subs	r3, r2, r3
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d901      	bls.n	8000e9c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	e1a1      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e9c:	4b2d      	ldr	r3, [pc, #180]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f003 0302 	and.w	r3, r3, #2
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d0f0      	beq.n	8000e8a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ea8:	4b2a      	ldr	r3, [pc, #168]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	695b      	ldr	r3, [r3, #20]
 8000eb4:	00db      	lsls	r3, r3, #3
 8000eb6:	4927      	ldr	r1, [pc, #156]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	600b      	str	r3, [r1, #0]
 8000ebc:	e015      	b.n	8000eea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ebe:	4b26      	ldr	r3, [pc, #152]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ec4:	f7ff fc4a 	bl	800075c <HAL_GetTick>
 8000ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eca:	e008      	b.n	8000ede <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ecc:	f7ff fc46 	bl	800075c <HAL_GetTick>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	1ad3      	subs	r3, r2, r3
 8000ed6:	2b02      	cmp	r3, #2
 8000ed8:	d901      	bls.n	8000ede <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000eda:	2303      	movs	r3, #3
 8000edc:	e180      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ede:	4b1d      	ldr	r3, [pc, #116]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d1f0      	bne.n	8000ecc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 0308 	and.w	r3, r3, #8
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d03a      	beq.n	8000f6c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	699b      	ldr	r3, [r3, #24]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d019      	beq.n	8000f32 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000efe:	4b17      	ldr	r3, [pc, #92]	@ (8000f5c <HAL_RCC_OscConfig+0x274>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f04:	f7ff fc2a 	bl	800075c <HAL_GetTick>
 8000f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f0a:	e008      	b.n	8000f1e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f0c:	f7ff fc26 	bl	800075c <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d901      	bls.n	8000f1e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	e160      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f54 <HAL_RCC_OscConfig+0x26c>)
 8000f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f22:	f003 0302 	and.w	r3, r3, #2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d0f0      	beq.n	8000f0c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f000 fa9c 	bl	8001468 <RCC_Delay>
 8000f30:	e01c      	b.n	8000f6c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f32:	4b0a      	ldr	r3, [pc, #40]	@ (8000f5c <HAL_RCC_OscConfig+0x274>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f38:	f7ff fc10 	bl	800075c <HAL_GetTick>
 8000f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f3e:	e00f      	b.n	8000f60 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f40:	f7ff fc0c 	bl	800075c <HAL_GetTick>
 8000f44:	4602      	mov	r2, r0
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d908      	bls.n	8000f60 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	e146      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
 8000f52:	bf00      	nop
 8000f54:	40021000 	.word	0x40021000
 8000f58:	42420000 	.word	0x42420000
 8000f5c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f60:	4b92      	ldr	r3, [pc, #584]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8000f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f64:	f003 0302 	and.w	r3, r3, #2
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d1e9      	bne.n	8000f40 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f003 0304 	and.w	r3, r3, #4
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	f000 80a6 	beq.w	80010c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f7e:	4b8b      	ldr	r3, [pc, #556]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8000f80:	69db      	ldr	r3, [r3, #28]
 8000f82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d10d      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f8a:	4b88      	ldr	r3, [pc, #544]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	4a87      	ldr	r2, [pc, #540]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8000f90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f94:	61d3      	str	r3, [r2, #28]
 8000f96:	4b85      	ldr	r3, [pc, #532]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa6:	4b82      	ldr	r3, [pc, #520]	@ (80011b0 <HAL_RCC_OscConfig+0x4c8>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d118      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fb2:	4b7f      	ldr	r3, [pc, #508]	@ (80011b0 <HAL_RCC_OscConfig+0x4c8>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a7e      	ldr	r2, [pc, #504]	@ (80011b0 <HAL_RCC_OscConfig+0x4c8>)
 8000fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fbe:	f7ff fbcd 	bl	800075c <HAL_GetTick>
 8000fc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fc4:	e008      	b.n	8000fd8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fc6:	f7ff fbc9 	bl	800075c <HAL_GetTick>
 8000fca:	4602      	mov	r2, r0
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	2b64      	cmp	r3, #100	@ 0x64
 8000fd2:	d901      	bls.n	8000fd8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	e103      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fd8:	4b75      	ldr	r3, [pc, #468]	@ (80011b0 <HAL_RCC_OscConfig+0x4c8>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d0f0      	beq.n	8000fc6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d106      	bne.n	8000ffa <HAL_RCC_OscConfig+0x312>
 8000fec:	4b6f      	ldr	r3, [pc, #444]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8000fee:	6a1b      	ldr	r3, [r3, #32]
 8000ff0:	4a6e      	ldr	r2, [pc, #440]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8000ff2:	f043 0301 	orr.w	r3, r3, #1
 8000ff6:	6213      	str	r3, [r2, #32]
 8000ff8:	e02d      	b.n	8001056 <HAL_RCC_OscConfig+0x36e>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d10c      	bne.n	800101c <HAL_RCC_OscConfig+0x334>
 8001002:	4b6a      	ldr	r3, [pc, #424]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001004:	6a1b      	ldr	r3, [r3, #32]
 8001006:	4a69      	ldr	r2, [pc, #420]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001008:	f023 0301 	bic.w	r3, r3, #1
 800100c:	6213      	str	r3, [r2, #32]
 800100e:	4b67      	ldr	r3, [pc, #412]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001010:	6a1b      	ldr	r3, [r3, #32]
 8001012:	4a66      	ldr	r2, [pc, #408]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001014:	f023 0304 	bic.w	r3, r3, #4
 8001018:	6213      	str	r3, [r2, #32]
 800101a:	e01c      	b.n	8001056 <HAL_RCC_OscConfig+0x36e>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	2b05      	cmp	r3, #5
 8001022:	d10c      	bne.n	800103e <HAL_RCC_OscConfig+0x356>
 8001024:	4b61      	ldr	r3, [pc, #388]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001026:	6a1b      	ldr	r3, [r3, #32]
 8001028:	4a60      	ldr	r2, [pc, #384]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 800102a:	f043 0304 	orr.w	r3, r3, #4
 800102e:	6213      	str	r3, [r2, #32]
 8001030:	4b5e      	ldr	r3, [pc, #376]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001032:	6a1b      	ldr	r3, [r3, #32]
 8001034:	4a5d      	ldr	r2, [pc, #372]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001036:	f043 0301 	orr.w	r3, r3, #1
 800103a:	6213      	str	r3, [r2, #32]
 800103c:	e00b      	b.n	8001056 <HAL_RCC_OscConfig+0x36e>
 800103e:	4b5b      	ldr	r3, [pc, #364]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001040:	6a1b      	ldr	r3, [r3, #32]
 8001042:	4a5a      	ldr	r2, [pc, #360]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001044:	f023 0301 	bic.w	r3, r3, #1
 8001048:	6213      	str	r3, [r2, #32]
 800104a:	4b58      	ldr	r3, [pc, #352]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 800104c:	6a1b      	ldr	r3, [r3, #32]
 800104e:	4a57      	ldr	r2, [pc, #348]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001050:	f023 0304 	bic.w	r3, r3, #4
 8001054:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d015      	beq.n	800108a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800105e:	f7ff fb7d 	bl	800075c <HAL_GetTick>
 8001062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001064:	e00a      	b.n	800107c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001066:	f7ff fb79 	bl	800075c <HAL_GetTick>
 800106a:	4602      	mov	r2, r0
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001074:	4293      	cmp	r3, r2
 8001076:	d901      	bls.n	800107c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001078:	2303      	movs	r3, #3
 800107a:	e0b1      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800107c:	4b4b      	ldr	r3, [pc, #300]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 800107e:	6a1b      	ldr	r3, [r3, #32]
 8001080:	f003 0302 	and.w	r3, r3, #2
 8001084:	2b00      	cmp	r3, #0
 8001086:	d0ee      	beq.n	8001066 <HAL_RCC_OscConfig+0x37e>
 8001088:	e014      	b.n	80010b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800108a:	f7ff fb67 	bl	800075c <HAL_GetTick>
 800108e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001090:	e00a      	b.n	80010a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001092:	f7ff fb63 	bl	800075c <HAL_GetTick>
 8001096:	4602      	mov	r2, r0
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d901      	bls.n	80010a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	e09b      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010a8:	4b40      	ldr	r3, [pc, #256]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 80010aa:	6a1b      	ldr	r3, [r3, #32]
 80010ac:	f003 0302 	and.w	r3, r3, #2
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d1ee      	bne.n	8001092 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010b4:	7dfb      	ldrb	r3, [r7, #23]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d105      	bne.n	80010c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010ba:	4b3c      	ldr	r3, [pc, #240]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	4a3b      	ldr	r2, [pc, #236]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 80010c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80010c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	f000 8087 	beq.w	80011de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010d0:	4b36      	ldr	r3, [pc, #216]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f003 030c 	and.w	r3, r3, #12
 80010d8:	2b08      	cmp	r3, #8
 80010da:	d061      	beq.n	80011a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	69db      	ldr	r3, [r3, #28]
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d146      	bne.n	8001172 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010e4:	4b33      	ldr	r3, [pc, #204]	@ (80011b4 <HAL_RCC_OscConfig+0x4cc>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ea:	f7ff fb37 	bl	800075c <HAL_GetTick>
 80010ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010f0:	e008      	b.n	8001104 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010f2:	f7ff fb33 	bl	800075c <HAL_GetTick>
 80010f6:	4602      	mov	r2, r0
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d901      	bls.n	8001104 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e06d      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001104:	4b29      	ldr	r3, [pc, #164]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d1f0      	bne.n	80010f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6a1b      	ldr	r3, [r3, #32]
 8001114:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001118:	d108      	bne.n	800112c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800111a:	4b24      	ldr	r3, [pc, #144]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	4921      	ldr	r1, [pc, #132]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001128:	4313      	orrs	r3, r2
 800112a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800112c:	4b1f      	ldr	r3, [pc, #124]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6a19      	ldr	r1, [r3, #32]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800113c:	430b      	orrs	r3, r1
 800113e:	491b      	ldr	r1, [pc, #108]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001140:	4313      	orrs	r3, r2
 8001142:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001144:	4b1b      	ldr	r3, [pc, #108]	@ (80011b4 <HAL_RCC_OscConfig+0x4cc>)
 8001146:	2201      	movs	r2, #1
 8001148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114a:	f7ff fb07 	bl	800075c <HAL_GetTick>
 800114e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001150:	e008      	b.n	8001164 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001152:	f7ff fb03 	bl	800075c <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d901      	bls.n	8001164 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e03d      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001164:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800116c:	2b00      	cmp	r3, #0
 800116e:	d0f0      	beq.n	8001152 <HAL_RCC_OscConfig+0x46a>
 8001170:	e035      	b.n	80011de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001172:	4b10      	ldr	r3, [pc, #64]	@ (80011b4 <HAL_RCC_OscConfig+0x4cc>)
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001178:	f7ff faf0 	bl	800075c <HAL_GetTick>
 800117c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800117e:	e008      	b.n	8001192 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001180:	f7ff faec 	bl	800075c <HAL_GetTick>
 8001184:	4602      	mov	r2, r0
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d901      	bls.n	8001192 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e026      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <HAL_RCC_OscConfig+0x4c4>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d1f0      	bne.n	8001180 <HAL_RCC_OscConfig+0x498>
 800119e:	e01e      	b.n	80011de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	69db      	ldr	r3, [r3, #28]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d107      	bne.n	80011b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e019      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
 80011ac:	40021000 	.word	0x40021000
 80011b0:	40007000 	.word	0x40007000
 80011b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011b8:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <HAL_RCC_OscConfig+0x500>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a1b      	ldr	r3, [r3, #32]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d106      	bne.n	80011da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d001      	beq.n	80011de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e000      	b.n	80011e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011de:	2300      	movs	r3, #0
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40021000 	.word	0x40021000

080011ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d101      	bne.n	8001200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e0d0      	b.n	80013a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001200:	4b6a      	ldr	r3, [pc, #424]	@ (80013ac <HAL_RCC_ClockConfig+0x1c0>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0307 	and.w	r3, r3, #7
 8001208:	683a      	ldr	r2, [r7, #0]
 800120a:	429a      	cmp	r2, r3
 800120c:	d910      	bls.n	8001230 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800120e:	4b67      	ldr	r3, [pc, #412]	@ (80013ac <HAL_RCC_ClockConfig+0x1c0>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f023 0207 	bic.w	r2, r3, #7
 8001216:	4965      	ldr	r1, [pc, #404]	@ (80013ac <HAL_RCC_ClockConfig+0x1c0>)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	4313      	orrs	r3, r2
 800121c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800121e:	4b63      	ldr	r3, [pc, #396]	@ (80013ac <HAL_RCC_ClockConfig+0x1c0>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	683a      	ldr	r2, [r7, #0]
 8001228:	429a      	cmp	r2, r3
 800122a:	d001      	beq.n	8001230 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	e0b8      	b.n	80013a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 0302 	and.w	r3, r3, #2
 8001238:	2b00      	cmp	r3, #0
 800123a:	d020      	beq.n	800127e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0304 	and.w	r3, r3, #4
 8001244:	2b00      	cmp	r3, #0
 8001246:	d005      	beq.n	8001254 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001248:	4b59      	ldr	r3, [pc, #356]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	4a58      	ldr	r2, [pc, #352]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 800124e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001252:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0308 	and.w	r3, r3, #8
 800125c:	2b00      	cmp	r3, #0
 800125e:	d005      	beq.n	800126c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001260:	4b53      	ldr	r3, [pc, #332]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	4a52      	ldr	r2, [pc, #328]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001266:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800126a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800126c:	4b50      	ldr	r3, [pc, #320]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	494d      	ldr	r1, [pc, #308]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 800127a:	4313      	orrs	r3, r2
 800127c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	2b00      	cmp	r3, #0
 8001288:	d040      	beq.n	800130c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2b01      	cmp	r3, #1
 8001290:	d107      	bne.n	80012a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001292:	4b47      	ldr	r3, [pc, #284]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800129a:	2b00      	cmp	r3, #0
 800129c:	d115      	bne.n	80012ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e07f      	b.n	80013a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	d107      	bne.n	80012ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012aa:	4b41      	ldr	r3, [pc, #260]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d109      	bne.n	80012ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e073      	b.n	80013a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ba:	4b3d      	ldr	r3, [pc, #244]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d101      	bne.n	80012ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e06b      	b.n	80013a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ca:	4b39      	ldr	r3, [pc, #228]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f023 0203 	bic.w	r2, r3, #3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	4936      	ldr	r1, [pc, #216]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 80012d8:	4313      	orrs	r3, r2
 80012da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012dc:	f7ff fa3e 	bl	800075c <HAL_GetTick>
 80012e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012e2:	e00a      	b.n	80012fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012e4:	f7ff fa3a 	bl	800075c <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d901      	bls.n	80012fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012f6:	2303      	movs	r3, #3
 80012f8:	e053      	b.n	80013a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012fa:	4b2d      	ldr	r3, [pc, #180]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f003 020c 	and.w	r2, r3, #12
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	429a      	cmp	r2, r3
 800130a:	d1eb      	bne.n	80012e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800130c:	4b27      	ldr	r3, [pc, #156]	@ (80013ac <HAL_RCC_ClockConfig+0x1c0>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0307 	and.w	r3, r3, #7
 8001314:	683a      	ldr	r2, [r7, #0]
 8001316:	429a      	cmp	r2, r3
 8001318:	d210      	bcs.n	800133c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800131a:	4b24      	ldr	r3, [pc, #144]	@ (80013ac <HAL_RCC_ClockConfig+0x1c0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f023 0207 	bic.w	r2, r3, #7
 8001322:	4922      	ldr	r1, [pc, #136]	@ (80013ac <HAL_RCC_ClockConfig+0x1c0>)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	4313      	orrs	r3, r2
 8001328:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800132a:	4b20      	ldr	r3, [pc, #128]	@ (80013ac <HAL_RCC_ClockConfig+0x1c0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0307 	and.w	r3, r3, #7
 8001332:	683a      	ldr	r2, [r7, #0]
 8001334:	429a      	cmp	r2, r3
 8001336:	d001      	beq.n	800133c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e032      	b.n	80013a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 0304 	and.w	r3, r3, #4
 8001344:	2b00      	cmp	r3, #0
 8001346:	d008      	beq.n	800135a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001348:	4b19      	ldr	r3, [pc, #100]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	4916      	ldr	r1, [pc, #88]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001356:	4313      	orrs	r3, r2
 8001358:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0308 	and.w	r3, r3, #8
 8001362:	2b00      	cmp	r3, #0
 8001364:	d009      	beq.n	800137a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001366:	4b12      	ldr	r3, [pc, #72]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	691b      	ldr	r3, [r3, #16]
 8001372:	00db      	lsls	r3, r3, #3
 8001374:	490e      	ldr	r1, [pc, #56]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001376:	4313      	orrs	r3, r2
 8001378:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800137a:	f000 f821 	bl	80013c0 <HAL_RCC_GetSysClockFreq>
 800137e:	4602      	mov	r2, r0
 8001380:	4b0b      	ldr	r3, [pc, #44]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	091b      	lsrs	r3, r3, #4
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	490a      	ldr	r1, [pc, #40]	@ (80013b4 <HAL_RCC_ClockConfig+0x1c8>)
 800138c:	5ccb      	ldrb	r3, [r1, r3]
 800138e:	fa22 f303 	lsr.w	r3, r2, r3
 8001392:	4a09      	ldr	r2, [pc, #36]	@ (80013b8 <HAL_RCC_ClockConfig+0x1cc>)
 8001394:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <HAL_RCC_ClockConfig+0x1d0>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff f99c 	bl	80006d8 <HAL_InitTick>

  return HAL_OK;
 80013a0:	2300      	movs	r3, #0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40022000 	.word	0x40022000
 80013b0:	40021000 	.word	0x40021000
 80013b4:	08001e98 	.word	0x08001e98
 80013b8:	20000000 	.word	0x20000000
 80013bc:	20000004 	.word	0x20000004

080013c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b087      	sub	sp, #28
 80013c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	2300      	movs	r3, #0
 80013d0:	617b      	str	r3, [r7, #20]
 80013d2:	2300      	movs	r3, #0
 80013d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80013d6:	2300      	movs	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013da:	4b1e      	ldr	r3, [pc, #120]	@ (8001454 <HAL_RCC_GetSysClockFreq+0x94>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	f003 030c 	and.w	r3, r3, #12
 80013e6:	2b04      	cmp	r3, #4
 80013e8:	d002      	beq.n	80013f0 <HAL_RCC_GetSysClockFreq+0x30>
 80013ea:	2b08      	cmp	r3, #8
 80013ec:	d003      	beq.n	80013f6 <HAL_RCC_GetSysClockFreq+0x36>
 80013ee:	e027      	b.n	8001440 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013f0:	4b19      	ldr	r3, [pc, #100]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x98>)
 80013f2:	613b      	str	r3, [r7, #16]
      break;
 80013f4:	e027      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	0c9b      	lsrs	r3, r3, #18
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	4a17      	ldr	r2, [pc, #92]	@ (800145c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001400:	5cd3      	ldrb	r3, [r2, r3]
 8001402:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d010      	beq.n	8001430 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800140e:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <HAL_RCC_GetSysClockFreq+0x94>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	0c5b      	lsrs	r3, r3, #17
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	4a11      	ldr	r2, [pc, #68]	@ (8001460 <HAL_RCC_GetSysClockFreq+0xa0>)
 800141a:	5cd3      	ldrb	r3, [r2, r3]
 800141c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a0d      	ldr	r2, [pc, #52]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x98>)
 8001422:	fb03 f202 	mul.w	r2, r3, r2
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	fbb2 f3f3 	udiv	r3, r2, r3
 800142c:	617b      	str	r3, [r7, #20]
 800142e:	e004      	b.n	800143a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4a0c      	ldr	r2, [pc, #48]	@ (8001464 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001434:	fb02 f303 	mul.w	r3, r2, r3
 8001438:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	613b      	str	r3, [r7, #16]
      break;
 800143e:	e002      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001440:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x98>)
 8001442:	613b      	str	r3, [r7, #16]
      break;
 8001444:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001446:	693b      	ldr	r3, [r7, #16]
}
 8001448:	4618      	mov	r0, r3
 800144a:	371c      	adds	r7, #28
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40021000 	.word	0x40021000
 8001458:	007a1200 	.word	0x007a1200
 800145c:	08001ea8 	.word	0x08001ea8
 8001460:	08001eb8 	.word	0x08001eb8
 8001464:	003d0900 	.word	0x003d0900

08001468 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001470:	4b0a      	ldr	r3, [pc, #40]	@ (800149c <RCC_Delay+0x34>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0a      	ldr	r2, [pc, #40]	@ (80014a0 <RCC_Delay+0x38>)
 8001476:	fba2 2303 	umull	r2, r3, r2, r3
 800147a:	0a5b      	lsrs	r3, r3, #9
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	fb02 f303 	mul.w	r3, r2, r3
 8001482:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001484:	bf00      	nop
  }
  while (Delay --);
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	1e5a      	subs	r2, r3, #1
 800148a:	60fa      	str	r2, [r7, #12]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d1f9      	bne.n	8001484 <RCC_Delay+0x1c>
}
 8001490:	bf00      	nop
 8001492:	bf00      	nop
 8001494:	3714      	adds	r7, #20
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr
 800149c:	20000000 	.word	0x20000000
 80014a0:	10624dd3 	.word	0x10624dd3

080014a4 <_vsniprintf_r>:
 80014a4:	b530      	push	{r4, r5, lr}
 80014a6:	4614      	mov	r4, r2
 80014a8:	2c00      	cmp	r4, #0
 80014aa:	4605      	mov	r5, r0
 80014ac:	461a      	mov	r2, r3
 80014ae:	b09b      	sub	sp, #108	@ 0x6c
 80014b0:	da05      	bge.n	80014be <_vsniprintf_r+0x1a>
 80014b2:	238b      	movs	r3, #139	@ 0x8b
 80014b4:	6003      	str	r3, [r0, #0]
 80014b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014ba:	b01b      	add	sp, #108	@ 0x6c
 80014bc:	bd30      	pop	{r4, r5, pc}
 80014be:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80014c2:	f8ad 300c 	strh.w	r3, [sp, #12]
 80014c6:	f04f 0300 	mov.w	r3, #0
 80014ca:	9319      	str	r3, [sp, #100]	@ 0x64
 80014cc:	bf0c      	ite	eq
 80014ce:	4623      	moveq	r3, r4
 80014d0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80014d4:	9302      	str	r3, [sp, #8]
 80014d6:	9305      	str	r3, [sp, #20]
 80014d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014dc:	9100      	str	r1, [sp, #0]
 80014de:	9104      	str	r1, [sp, #16]
 80014e0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80014e4:	4669      	mov	r1, sp
 80014e6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80014e8:	f000 f99e 	bl	8001828 <_svfiprintf_r>
 80014ec:	1c43      	adds	r3, r0, #1
 80014ee:	bfbc      	itt	lt
 80014f0:	238b      	movlt	r3, #139	@ 0x8b
 80014f2:	602b      	strlt	r3, [r5, #0]
 80014f4:	2c00      	cmp	r4, #0
 80014f6:	d0e0      	beq.n	80014ba <_vsniprintf_r+0x16>
 80014f8:	2200      	movs	r2, #0
 80014fa:	9b00      	ldr	r3, [sp, #0]
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	e7dc      	b.n	80014ba <_vsniprintf_r+0x16>

08001500 <vsniprintf>:
 8001500:	b507      	push	{r0, r1, r2, lr}
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	4613      	mov	r3, r2
 8001506:	460a      	mov	r2, r1
 8001508:	4601      	mov	r1, r0
 800150a:	4803      	ldr	r0, [pc, #12]	@ (8001518 <vsniprintf+0x18>)
 800150c:	6800      	ldr	r0, [r0, #0]
 800150e:	f7ff ffc9 	bl	80014a4 <_vsniprintf_r>
 8001512:	b003      	add	sp, #12
 8001514:	f85d fb04 	ldr.w	pc, [sp], #4
 8001518:	2000000c 	.word	0x2000000c

0800151c <memset>:
 800151c:	4603      	mov	r3, r0
 800151e:	4402      	add	r2, r0
 8001520:	4293      	cmp	r3, r2
 8001522:	d100      	bne.n	8001526 <memset+0xa>
 8001524:	4770      	bx	lr
 8001526:	f803 1b01 	strb.w	r1, [r3], #1
 800152a:	e7f9      	b.n	8001520 <memset+0x4>

0800152c <__errno>:
 800152c:	4b01      	ldr	r3, [pc, #4]	@ (8001534 <__errno+0x8>)
 800152e:	6818      	ldr	r0, [r3, #0]
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	2000000c 	.word	0x2000000c

08001538 <__libc_init_array>:
 8001538:	b570      	push	{r4, r5, r6, lr}
 800153a:	2600      	movs	r6, #0
 800153c:	4d0c      	ldr	r5, [pc, #48]	@ (8001570 <__libc_init_array+0x38>)
 800153e:	4c0d      	ldr	r4, [pc, #52]	@ (8001574 <__libc_init_array+0x3c>)
 8001540:	1b64      	subs	r4, r4, r5
 8001542:	10a4      	asrs	r4, r4, #2
 8001544:	42a6      	cmp	r6, r4
 8001546:	d109      	bne.n	800155c <__libc_init_array+0x24>
 8001548:	f000 fc76 	bl	8001e38 <_init>
 800154c:	2600      	movs	r6, #0
 800154e:	4d0a      	ldr	r5, [pc, #40]	@ (8001578 <__libc_init_array+0x40>)
 8001550:	4c0a      	ldr	r4, [pc, #40]	@ (800157c <__libc_init_array+0x44>)
 8001552:	1b64      	subs	r4, r4, r5
 8001554:	10a4      	asrs	r4, r4, #2
 8001556:	42a6      	cmp	r6, r4
 8001558:	d105      	bne.n	8001566 <__libc_init_array+0x2e>
 800155a:	bd70      	pop	{r4, r5, r6, pc}
 800155c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001560:	4798      	blx	r3
 8001562:	3601      	adds	r6, #1
 8001564:	e7ee      	b.n	8001544 <__libc_init_array+0xc>
 8001566:	f855 3b04 	ldr.w	r3, [r5], #4
 800156a:	4798      	blx	r3
 800156c:	3601      	adds	r6, #1
 800156e:	e7f2      	b.n	8001556 <__libc_init_array+0x1e>
 8001570:	08001ef0 	.word	0x08001ef0
 8001574:	08001ef0 	.word	0x08001ef0
 8001578:	08001ef0 	.word	0x08001ef0
 800157c:	08001ef4 	.word	0x08001ef4

08001580 <__retarget_lock_acquire_recursive>:
 8001580:	4770      	bx	lr

08001582 <__retarget_lock_release_recursive>:
 8001582:	4770      	bx	lr

08001584 <_free_r>:
 8001584:	b538      	push	{r3, r4, r5, lr}
 8001586:	4605      	mov	r5, r0
 8001588:	2900      	cmp	r1, #0
 800158a:	d040      	beq.n	800160e <_free_r+0x8a>
 800158c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001590:	1f0c      	subs	r4, r1, #4
 8001592:	2b00      	cmp	r3, #0
 8001594:	bfb8      	it	lt
 8001596:	18e4      	addlt	r4, r4, r3
 8001598:	f000 f8de 	bl	8001758 <__malloc_lock>
 800159c:	4a1c      	ldr	r2, [pc, #112]	@ (8001610 <_free_r+0x8c>)
 800159e:	6813      	ldr	r3, [r2, #0]
 80015a0:	b933      	cbnz	r3, 80015b0 <_free_r+0x2c>
 80015a2:	6063      	str	r3, [r4, #4]
 80015a4:	6014      	str	r4, [r2, #0]
 80015a6:	4628      	mov	r0, r5
 80015a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80015ac:	f000 b8da 	b.w	8001764 <__malloc_unlock>
 80015b0:	42a3      	cmp	r3, r4
 80015b2:	d908      	bls.n	80015c6 <_free_r+0x42>
 80015b4:	6820      	ldr	r0, [r4, #0]
 80015b6:	1821      	adds	r1, r4, r0
 80015b8:	428b      	cmp	r3, r1
 80015ba:	bf01      	itttt	eq
 80015bc:	6819      	ldreq	r1, [r3, #0]
 80015be:	685b      	ldreq	r3, [r3, #4]
 80015c0:	1809      	addeq	r1, r1, r0
 80015c2:	6021      	streq	r1, [r4, #0]
 80015c4:	e7ed      	b.n	80015a2 <_free_r+0x1e>
 80015c6:	461a      	mov	r2, r3
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	b10b      	cbz	r3, 80015d0 <_free_r+0x4c>
 80015cc:	42a3      	cmp	r3, r4
 80015ce:	d9fa      	bls.n	80015c6 <_free_r+0x42>
 80015d0:	6811      	ldr	r1, [r2, #0]
 80015d2:	1850      	adds	r0, r2, r1
 80015d4:	42a0      	cmp	r0, r4
 80015d6:	d10b      	bne.n	80015f0 <_free_r+0x6c>
 80015d8:	6820      	ldr	r0, [r4, #0]
 80015da:	4401      	add	r1, r0
 80015dc:	1850      	adds	r0, r2, r1
 80015de:	4283      	cmp	r3, r0
 80015e0:	6011      	str	r1, [r2, #0]
 80015e2:	d1e0      	bne.n	80015a6 <_free_r+0x22>
 80015e4:	6818      	ldr	r0, [r3, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	4408      	add	r0, r1
 80015ea:	6010      	str	r0, [r2, #0]
 80015ec:	6053      	str	r3, [r2, #4]
 80015ee:	e7da      	b.n	80015a6 <_free_r+0x22>
 80015f0:	d902      	bls.n	80015f8 <_free_r+0x74>
 80015f2:	230c      	movs	r3, #12
 80015f4:	602b      	str	r3, [r5, #0]
 80015f6:	e7d6      	b.n	80015a6 <_free_r+0x22>
 80015f8:	6820      	ldr	r0, [r4, #0]
 80015fa:	1821      	adds	r1, r4, r0
 80015fc:	428b      	cmp	r3, r1
 80015fe:	bf01      	itttt	eq
 8001600:	6819      	ldreq	r1, [r3, #0]
 8001602:	685b      	ldreq	r3, [r3, #4]
 8001604:	1809      	addeq	r1, r1, r0
 8001606:	6021      	streq	r1, [r4, #0]
 8001608:	6063      	str	r3, [r4, #4]
 800160a:	6054      	str	r4, [r2, #4]
 800160c:	e7cb      	b.n	80015a6 <_free_r+0x22>
 800160e:	bd38      	pop	{r3, r4, r5, pc}
 8001610:	20000248 	.word	0x20000248

08001614 <sbrk_aligned>:
 8001614:	b570      	push	{r4, r5, r6, lr}
 8001616:	4e0f      	ldr	r6, [pc, #60]	@ (8001654 <sbrk_aligned+0x40>)
 8001618:	460c      	mov	r4, r1
 800161a:	6831      	ldr	r1, [r6, #0]
 800161c:	4605      	mov	r5, r0
 800161e:	b911      	cbnz	r1, 8001626 <sbrk_aligned+0x12>
 8001620:	f000 fba8 	bl	8001d74 <_sbrk_r>
 8001624:	6030      	str	r0, [r6, #0]
 8001626:	4621      	mov	r1, r4
 8001628:	4628      	mov	r0, r5
 800162a:	f000 fba3 	bl	8001d74 <_sbrk_r>
 800162e:	1c43      	adds	r3, r0, #1
 8001630:	d103      	bne.n	800163a <sbrk_aligned+0x26>
 8001632:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001636:	4620      	mov	r0, r4
 8001638:	bd70      	pop	{r4, r5, r6, pc}
 800163a:	1cc4      	adds	r4, r0, #3
 800163c:	f024 0403 	bic.w	r4, r4, #3
 8001640:	42a0      	cmp	r0, r4
 8001642:	d0f8      	beq.n	8001636 <sbrk_aligned+0x22>
 8001644:	1a21      	subs	r1, r4, r0
 8001646:	4628      	mov	r0, r5
 8001648:	f000 fb94 	bl	8001d74 <_sbrk_r>
 800164c:	3001      	adds	r0, #1
 800164e:	d1f2      	bne.n	8001636 <sbrk_aligned+0x22>
 8001650:	e7ef      	b.n	8001632 <sbrk_aligned+0x1e>
 8001652:	bf00      	nop
 8001654:	20000244 	.word	0x20000244

08001658 <_malloc_r>:
 8001658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800165c:	1ccd      	adds	r5, r1, #3
 800165e:	f025 0503 	bic.w	r5, r5, #3
 8001662:	3508      	adds	r5, #8
 8001664:	2d0c      	cmp	r5, #12
 8001666:	bf38      	it	cc
 8001668:	250c      	movcc	r5, #12
 800166a:	2d00      	cmp	r5, #0
 800166c:	4606      	mov	r6, r0
 800166e:	db01      	blt.n	8001674 <_malloc_r+0x1c>
 8001670:	42a9      	cmp	r1, r5
 8001672:	d904      	bls.n	800167e <_malloc_r+0x26>
 8001674:	230c      	movs	r3, #12
 8001676:	6033      	str	r3, [r6, #0]
 8001678:	2000      	movs	r0, #0
 800167a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800167e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001754 <_malloc_r+0xfc>
 8001682:	f000 f869 	bl	8001758 <__malloc_lock>
 8001686:	f8d8 3000 	ldr.w	r3, [r8]
 800168a:	461c      	mov	r4, r3
 800168c:	bb44      	cbnz	r4, 80016e0 <_malloc_r+0x88>
 800168e:	4629      	mov	r1, r5
 8001690:	4630      	mov	r0, r6
 8001692:	f7ff ffbf 	bl	8001614 <sbrk_aligned>
 8001696:	1c43      	adds	r3, r0, #1
 8001698:	4604      	mov	r4, r0
 800169a:	d158      	bne.n	800174e <_malloc_r+0xf6>
 800169c:	f8d8 4000 	ldr.w	r4, [r8]
 80016a0:	4627      	mov	r7, r4
 80016a2:	2f00      	cmp	r7, #0
 80016a4:	d143      	bne.n	800172e <_malloc_r+0xd6>
 80016a6:	2c00      	cmp	r4, #0
 80016a8:	d04b      	beq.n	8001742 <_malloc_r+0xea>
 80016aa:	6823      	ldr	r3, [r4, #0]
 80016ac:	4639      	mov	r1, r7
 80016ae:	4630      	mov	r0, r6
 80016b0:	eb04 0903 	add.w	r9, r4, r3
 80016b4:	f000 fb5e 	bl	8001d74 <_sbrk_r>
 80016b8:	4581      	cmp	r9, r0
 80016ba:	d142      	bne.n	8001742 <_malloc_r+0xea>
 80016bc:	6821      	ldr	r1, [r4, #0]
 80016be:	4630      	mov	r0, r6
 80016c0:	1a6d      	subs	r5, r5, r1
 80016c2:	4629      	mov	r1, r5
 80016c4:	f7ff ffa6 	bl	8001614 <sbrk_aligned>
 80016c8:	3001      	adds	r0, #1
 80016ca:	d03a      	beq.n	8001742 <_malloc_r+0xea>
 80016cc:	6823      	ldr	r3, [r4, #0]
 80016ce:	442b      	add	r3, r5
 80016d0:	6023      	str	r3, [r4, #0]
 80016d2:	f8d8 3000 	ldr.w	r3, [r8]
 80016d6:	685a      	ldr	r2, [r3, #4]
 80016d8:	bb62      	cbnz	r2, 8001734 <_malloc_r+0xdc>
 80016da:	f8c8 7000 	str.w	r7, [r8]
 80016de:	e00f      	b.n	8001700 <_malloc_r+0xa8>
 80016e0:	6822      	ldr	r2, [r4, #0]
 80016e2:	1b52      	subs	r2, r2, r5
 80016e4:	d420      	bmi.n	8001728 <_malloc_r+0xd0>
 80016e6:	2a0b      	cmp	r2, #11
 80016e8:	d917      	bls.n	800171a <_malloc_r+0xc2>
 80016ea:	1961      	adds	r1, r4, r5
 80016ec:	42a3      	cmp	r3, r4
 80016ee:	6025      	str	r5, [r4, #0]
 80016f0:	bf18      	it	ne
 80016f2:	6059      	strne	r1, [r3, #4]
 80016f4:	6863      	ldr	r3, [r4, #4]
 80016f6:	bf08      	it	eq
 80016f8:	f8c8 1000 	streq.w	r1, [r8]
 80016fc:	5162      	str	r2, [r4, r5]
 80016fe:	604b      	str	r3, [r1, #4]
 8001700:	4630      	mov	r0, r6
 8001702:	f000 f82f 	bl	8001764 <__malloc_unlock>
 8001706:	f104 000b 	add.w	r0, r4, #11
 800170a:	1d23      	adds	r3, r4, #4
 800170c:	f020 0007 	bic.w	r0, r0, #7
 8001710:	1ac2      	subs	r2, r0, r3
 8001712:	bf1c      	itt	ne
 8001714:	1a1b      	subne	r3, r3, r0
 8001716:	50a3      	strne	r3, [r4, r2]
 8001718:	e7af      	b.n	800167a <_malloc_r+0x22>
 800171a:	6862      	ldr	r2, [r4, #4]
 800171c:	42a3      	cmp	r3, r4
 800171e:	bf0c      	ite	eq
 8001720:	f8c8 2000 	streq.w	r2, [r8]
 8001724:	605a      	strne	r2, [r3, #4]
 8001726:	e7eb      	b.n	8001700 <_malloc_r+0xa8>
 8001728:	4623      	mov	r3, r4
 800172a:	6864      	ldr	r4, [r4, #4]
 800172c:	e7ae      	b.n	800168c <_malloc_r+0x34>
 800172e:	463c      	mov	r4, r7
 8001730:	687f      	ldr	r7, [r7, #4]
 8001732:	e7b6      	b.n	80016a2 <_malloc_r+0x4a>
 8001734:	461a      	mov	r2, r3
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	42a3      	cmp	r3, r4
 800173a:	d1fb      	bne.n	8001734 <_malloc_r+0xdc>
 800173c:	2300      	movs	r3, #0
 800173e:	6053      	str	r3, [r2, #4]
 8001740:	e7de      	b.n	8001700 <_malloc_r+0xa8>
 8001742:	230c      	movs	r3, #12
 8001744:	4630      	mov	r0, r6
 8001746:	6033      	str	r3, [r6, #0]
 8001748:	f000 f80c 	bl	8001764 <__malloc_unlock>
 800174c:	e794      	b.n	8001678 <_malloc_r+0x20>
 800174e:	6005      	str	r5, [r0, #0]
 8001750:	e7d6      	b.n	8001700 <_malloc_r+0xa8>
 8001752:	bf00      	nop
 8001754:	20000248 	.word	0x20000248

08001758 <__malloc_lock>:
 8001758:	4801      	ldr	r0, [pc, #4]	@ (8001760 <__malloc_lock+0x8>)
 800175a:	f7ff bf11 	b.w	8001580 <__retarget_lock_acquire_recursive>
 800175e:	bf00      	nop
 8001760:	20000240 	.word	0x20000240

08001764 <__malloc_unlock>:
 8001764:	4801      	ldr	r0, [pc, #4]	@ (800176c <__malloc_unlock+0x8>)
 8001766:	f7ff bf0c 	b.w	8001582 <__retarget_lock_release_recursive>
 800176a:	bf00      	nop
 800176c:	20000240 	.word	0x20000240

08001770 <__ssputs_r>:
 8001770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001774:	461f      	mov	r7, r3
 8001776:	688e      	ldr	r6, [r1, #8]
 8001778:	4682      	mov	sl, r0
 800177a:	42be      	cmp	r6, r7
 800177c:	460c      	mov	r4, r1
 800177e:	4690      	mov	r8, r2
 8001780:	680b      	ldr	r3, [r1, #0]
 8001782:	d82d      	bhi.n	80017e0 <__ssputs_r+0x70>
 8001784:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001788:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800178c:	d026      	beq.n	80017dc <__ssputs_r+0x6c>
 800178e:	6965      	ldr	r5, [r4, #20]
 8001790:	6909      	ldr	r1, [r1, #16]
 8001792:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001796:	eba3 0901 	sub.w	r9, r3, r1
 800179a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800179e:	1c7b      	adds	r3, r7, #1
 80017a0:	444b      	add	r3, r9
 80017a2:	106d      	asrs	r5, r5, #1
 80017a4:	429d      	cmp	r5, r3
 80017a6:	bf38      	it	cc
 80017a8:	461d      	movcc	r5, r3
 80017aa:	0553      	lsls	r3, r2, #21
 80017ac:	d527      	bpl.n	80017fe <__ssputs_r+0x8e>
 80017ae:	4629      	mov	r1, r5
 80017b0:	f7ff ff52 	bl	8001658 <_malloc_r>
 80017b4:	4606      	mov	r6, r0
 80017b6:	b360      	cbz	r0, 8001812 <__ssputs_r+0xa2>
 80017b8:	464a      	mov	r2, r9
 80017ba:	6921      	ldr	r1, [r4, #16]
 80017bc:	f000 faf8 	bl	8001db0 <memcpy>
 80017c0:	89a3      	ldrh	r3, [r4, #12]
 80017c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80017c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017ca:	81a3      	strh	r3, [r4, #12]
 80017cc:	6126      	str	r6, [r4, #16]
 80017ce:	444e      	add	r6, r9
 80017d0:	6026      	str	r6, [r4, #0]
 80017d2:	463e      	mov	r6, r7
 80017d4:	6165      	str	r5, [r4, #20]
 80017d6:	eba5 0509 	sub.w	r5, r5, r9
 80017da:	60a5      	str	r5, [r4, #8]
 80017dc:	42be      	cmp	r6, r7
 80017de:	d900      	bls.n	80017e2 <__ssputs_r+0x72>
 80017e0:	463e      	mov	r6, r7
 80017e2:	4632      	mov	r2, r6
 80017e4:	4641      	mov	r1, r8
 80017e6:	6820      	ldr	r0, [r4, #0]
 80017e8:	f000 faaa 	bl	8001d40 <memmove>
 80017ec:	2000      	movs	r0, #0
 80017ee:	68a3      	ldr	r3, [r4, #8]
 80017f0:	1b9b      	subs	r3, r3, r6
 80017f2:	60a3      	str	r3, [r4, #8]
 80017f4:	6823      	ldr	r3, [r4, #0]
 80017f6:	4433      	add	r3, r6
 80017f8:	6023      	str	r3, [r4, #0]
 80017fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80017fe:	462a      	mov	r2, r5
 8001800:	f000 fae4 	bl	8001dcc <_realloc_r>
 8001804:	4606      	mov	r6, r0
 8001806:	2800      	cmp	r0, #0
 8001808:	d1e0      	bne.n	80017cc <__ssputs_r+0x5c>
 800180a:	4650      	mov	r0, sl
 800180c:	6921      	ldr	r1, [r4, #16]
 800180e:	f7ff feb9 	bl	8001584 <_free_r>
 8001812:	230c      	movs	r3, #12
 8001814:	f8ca 3000 	str.w	r3, [sl]
 8001818:	89a3      	ldrh	r3, [r4, #12]
 800181a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800181e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001822:	81a3      	strh	r3, [r4, #12]
 8001824:	e7e9      	b.n	80017fa <__ssputs_r+0x8a>
	...

08001828 <_svfiprintf_r>:
 8001828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800182c:	4698      	mov	r8, r3
 800182e:	898b      	ldrh	r3, [r1, #12]
 8001830:	4607      	mov	r7, r0
 8001832:	061b      	lsls	r3, r3, #24
 8001834:	460d      	mov	r5, r1
 8001836:	4614      	mov	r4, r2
 8001838:	b09d      	sub	sp, #116	@ 0x74
 800183a:	d510      	bpl.n	800185e <_svfiprintf_r+0x36>
 800183c:	690b      	ldr	r3, [r1, #16]
 800183e:	b973      	cbnz	r3, 800185e <_svfiprintf_r+0x36>
 8001840:	2140      	movs	r1, #64	@ 0x40
 8001842:	f7ff ff09 	bl	8001658 <_malloc_r>
 8001846:	6028      	str	r0, [r5, #0]
 8001848:	6128      	str	r0, [r5, #16]
 800184a:	b930      	cbnz	r0, 800185a <_svfiprintf_r+0x32>
 800184c:	230c      	movs	r3, #12
 800184e:	603b      	str	r3, [r7, #0]
 8001850:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001854:	b01d      	add	sp, #116	@ 0x74
 8001856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800185a:	2340      	movs	r3, #64	@ 0x40
 800185c:	616b      	str	r3, [r5, #20]
 800185e:	2300      	movs	r3, #0
 8001860:	9309      	str	r3, [sp, #36]	@ 0x24
 8001862:	2320      	movs	r3, #32
 8001864:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001868:	2330      	movs	r3, #48	@ 0x30
 800186a:	f04f 0901 	mov.w	r9, #1
 800186e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001872:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8001a0c <_svfiprintf_r+0x1e4>
 8001876:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800187a:	4623      	mov	r3, r4
 800187c:	469a      	mov	sl, r3
 800187e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001882:	b10a      	cbz	r2, 8001888 <_svfiprintf_r+0x60>
 8001884:	2a25      	cmp	r2, #37	@ 0x25
 8001886:	d1f9      	bne.n	800187c <_svfiprintf_r+0x54>
 8001888:	ebba 0b04 	subs.w	fp, sl, r4
 800188c:	d00b      	beq.n	80018a6 <_svfiprintf_r+0x7e>
 800188e:	465b      	mov	r3, fp
 8001890:	4622      	mov	r2, r4
 8001892:	4629      	mov	r1, r5
 8001894:	4638      	mov	r0, r7
 8001896:	f7ff ff6b 	bl	8001770 <__ssputs_r>
 800189a:	3001      	adds	r0, #1
 800189c:	f000 80a7 	beq.w	80019ee <_svfiprintf_r+0x1c6>
 80018a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80018a2:	445a      	add	r2, fp
 80018a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80018a6:	f89a 3000 	ldrb.w	r3, [sl]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	f000 809f 	beq.w	80019ee <_svfiprintf_r+0x1c6>
 80018b0:	2300      	movs	r3, #0
 80018b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80018b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80018ba:	f10a 0a01 	add.w	sl, sl, #1
 80018be:	9304      	str	r3, [sp, #16]
 80018c0:	9307      	str	r3, [sp, #28]
 80018c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80018c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80018c8:	4654      	mov	r4, sl
 80018ca:	2205      	movs	r2, #5
 80018cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018d0:	484e      	ldr	r0, [pc, #312]	@ (8001a0c <_svfiprintf_r+0x1e4>)
 80018d2:	f000 fa5f 	bl	8001d94 <memchr>
 80018d6:	9a04      	ldr	r2, [sp, #16]
 80018d8:	b9d8      	cbnz	r0, 8001912 <_svfiprintf_r+0xea>
 80018da:	06d0      	lsls	r0, r2, #27
 80018dc:	bf44      	itt	mi
 80018de:	2320      	movmi	r3, #32
 80018e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80018e4:	0711      	lsls	r1, r2, #28
 80018e6:	bf44      	itt	mi
 80018e8:	232b      	movmi	r3, #43	@ 0x2b
 80018ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80018ee:	f89a 3000 	ldrb.w	r3, [sl]
 80018f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80018f4:	d015      	beq.n	8001922 <_svfiprintf_r+0xfa>
 80018f6:	4654      	mov	r4, sl
 80018f8:	2000      	movs	r0, #0
 80018fa:	f04f 0c0a 	mov.w	ip, #10
 80018fe:	9a07      	ldr	r2, [sp, #28]
 8001900:	4621      	mov	r1, r4
 8001902:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001906:	3b30      	subs	r3, #48	@ 0x30
 8001908:	2b09      	cmp	r3, #9
 800190a:	d94b      	bls.n	80019a4 <_svfiprintf_r+0x17c>
 800190c:	b1b0      	cbz	r0, 800193c <_svfiprintf_r+0x114>
 800190e:	9207      	str	r2, [sp, #28]
 8001910:	e014      	b.n	800193c <_svfiprintf_r+0x114>
 8001912:	eba0 0308 	sub.w	r3, r0, r8
 8001916:	fa09 f303 	lsl.w	r3, r9, r3
 800191a:	4313      	orrs	r3, r2
 800191c:	46a2      	mov	sl, r4
 800191e:	9304      	str	r3, [sp, #16]
 8001920:	e7d2      	b.n	80018c8 <_svfiprintf_r+0xa0>
 8001922:	9b03      	ldr	r3, [sp, #12]
 8001924:	1d19      	adds	r1, r3, #4
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	9103      	str	r1, [sp, #12]
 800192a:	2b00      	cmp	r3, #0
 800192c:	bfbb      	ittet	lt
 800192e:	425b      	neglt	r3, r3
 8001930:	f042 0202 	orrlt.w	r2, r2, #2
 8001934:	9307      	strge	r3, [sp, #28]
 8001936:	9307      	strlt	r3, [sp, #28]
 8001938:	bfb8      	it	lt
 800193a:	9204      	strlt	r2, [sp, #16]
 800193c:	7823      	ldrb	r3, [r4, #0]
 800193e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001940:	d10a      	bne.n	8001958 <_svfiprintf_r+0x130>
 8001942:	7863      	ldrb	r3, [r4, #1]
 8001944:	2b2a      	cmp	r3, #42	@ 0x2a
 8001946:	d132      	bne.n	80019ae <_svfiprintf_r+0x186>
 8001948:	9b03      	ldr	r3, [sp, #12]
 800194a:	3402      	adds	r4, #2
 800194c:	1d1a      	adds	r2, r3, #4
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	9203      	str	r2, [sp, #12]
 8001952:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001956:	9305      	str	r3, [sp, #20]
 8001958:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8001a10 <_svfiprintf_r+0x1e8>
 800195c:	2203      	movs	r2, #3
 800195e:	4650      	mov	r0, sl
 8001960:	7821      	ldrb	r1, [r4, #0]
 8001962:	f000 fa17 	bl	8001d94 <memchr>
 8001966:	b138      	cbz	r0, 8001978 <_svfiprintf_r+0x150>
 8001968:	2240      	movs	r2, #64	@ 0x40
 800196a:	9b04      	ldr	r3, [sp, #16]
 800196c:	eba0 000a 	sub.w	r0, r0, sl
 8001970:	4082      	lsls	r2, r0
 8001972:	4313      	orrs	r3, r2
 8001974:	3401      	adds	r4, #1
 8001976:	9304      	str	r3, [sp, #16]
 8001978:	f814 1b01 	ldrb.w	r1, [r4], #1
 800197c:	2206      	movs	r2, #6
 800197e:	4825      	ldr	r0, [pc, #148]	@ (8001a14 <_svfiprintf_r+0x1ec>)
 8001980:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001984:	f000 fa06 	bl	8001d94 <memchr>
 8001988:	2800      	cmp	r0, #0
 800198a:	d036      	beq.n	80019fa <_svfiprintf_r+0x1d2>
 800198c:	4b22      	ldr	r3, [pc, #136]	@ (8001a18 <_svfiprintf_r+0x1f0>)
 800198e:	bb1b      	cbnz	r3, 80019d8 <_svfiprintf_r+0x1b0>
 8001990:	9b03      	ldr	r3, [sp, #12]
 8001992:	3307      	adds	r3, #7
 8001994:	f023 0307 	bic.w	r3, r3, #7
 8001998:	3308      	adds	r3, #8
 800199a:	9303      	str	r3, [sp, #12]
 800199c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800199e:	4433      	add	r3, r6
 80019a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80019a2:	e76a      	b.n	800187a <_svfiprintf_r+0x52>
 80019a4:	460c      	mov	r4, r1
 80019a6:	2001      	movs	r0, #1
 80019a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80019ac:	e7a8      	b.n	8001900 <_svfiprintf_r+0xd8>
 80019ae:	2300      	movs	r3, #0
 80019b0:	f04f 0c0a 	mov.w	ip, #10
 80019b4:	4619      	mov	r1, r3
 80019b6:	3401      	adds	r4, #1
 80019b8:	9305      	str	r3, [sp, #20]
 80019ba:	4620      	mov	r0, r4
 80019bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80019c0:	3a30      	subs	r2, #48	@ 0x30
 80019c2:	2a09      	cmp	r2, #9
 80019c4:	d903      	bls.n	80019ce <_svfiprintf_r+0x1a6>
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d0c6      	beq.n	8001958 <_svfiprintf_r+0x130>
 80019ca:	9105      	str	r1, [sp, #20]
 80019cc:	e7c4      	b.n	8001958 <_svfiprintf_r+0x130>
 80019ce:	4604      	mov	r4, r0
 80019d0:	2301      	movs	r3, #1
 80019d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80019d6:	e7f0      	b.n	80019ba <_svfiprintf_r+0x192>
 80019d8:	ab03      	add	r3, sp, #12
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	462a      	mov	r2, r5
 80019de:	4638      	mov	r0, r7
 80019e0:	4b0e      	ldr	r3, [pc, #56]	@ (8001a1c <_svfiprintf_r+0x1f4>)
 80019e2:	a904      	add	r1, sp, #16
 80019e4:	f3af 8000 	nop.w
 80019e8:	1c42      	adds	r2, r0, #1
 80019ea:	4606      	mov	r6, r0
 80019ec:	d1d6      	bne.n	800199c <_svfiprintf_r+0x174>
 80019ee:	89ab      	ldrh	r3, [r5, #12]
 80019f0:	065b      	lsls	r3, r3, #25
 80019f2:	f53f af2d 	bmi.w	8001850 <_svfiprintf_r+0x28>
 80019f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80019f8:	e72c      	b.n	8001854 <_svfiprintf_r+0x2c>
 80019fa:	ab03      	add	r3, sp, #12
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	462a      	mov	r2, r5
 8001a00:	4638      	mov	r0, r7
 8001a02:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <_svfiprintf_r+0x1f4>)
 8001a04:	a904      	add	r1, sp, #16
 8001a06:	f000 f87d 	bl	8001b04 <_printf_i>
 8001a0a:	e7ed      	b.n	80019e8 <_svfiprintf_r+0x1c0>
 8001a0c:	08001eba 	.word	0x08001eba
 8001a10:	08001ec0 	.word	0x08001ec0
 8001a14:	08001ec4 	.word	0x08001ec4
 8001a18:	00000000 	.word	0x00000000
 8001a1c:	08001771 	.word	0x08001771

08001a20 <_printf_common>:
 8001a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a24:	4616      	mov	r6, r2
 8001a26:	4698      	mov	r8, r3
 8001a28:	688a      	ldr	r2, [r1, #8]
 8001a2a:	690b      	ldr	r3, [r1, #16]
 8001a2c:	4607      	mov	r7, r0
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	bfb8      	it	lt
 8001a32:	4613      	movlt	r3, r2
 8001a34:	6033      	str	r3, [r6, #0]
 8001a36:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001a3a:	460c      	mov	r4, r1
 8001a3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001a40:	b10a      	cbz	r2, 8001a46 <_printf_common+0x26>
 8001a42:	3301      	adds	r3, #1
 8001a44:	6033      	str	r3, [r6, #0]
 8001a46:	6823      	ldr	r3, [r4, #0]
 8001a48:	0699      	lsls	r1, r3, #26
 8001a4a:	bf42      	ittt	mi
 8001a4c:	6833      	ldrmi	r3, [r6, #0]
 8001a4e:	3302      	addmi	r3, #2
 8001a50:	6033      	strmi	r3, [r6, #0]
 8001a52:	6825      	ldr	r5, [r4, #0]
 8001a54:	f015 0506 	ands.w	r5, r5, #6
 8001a58:	d106      	bne.n	8001a68 <_printf_common+0x48>
 8001a5a:	f104 0a19 	add.w	sl, r4, #25
 8001a5e:	68e3      	ldr	r3, [r4, #12]
 8001a60:	6832      	ldr	r2, [r6, #0]
 8001a62:	1a9b      	subs	r3, r3, r2
 8001a64:	42ab      	cmp	r3, r5
 8001a66:	dc2b      	bgt.n	8001ac0 <_printf_common+0xa0>
 8001a68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001a6c:	6822      	ldr	r2, [r4, #0]
 8001a6e:	3b00      	subs	r3, #0
 8001a70:	bf18      	it	ne
 8001a72:	2301      	movne	r3, #1
 8001a74:	0692      	lsls	r2, r2, #26
 8001a76:	d430      	bmi.n	8001ada <_printf_common+0xba>
 8001a78:	4641      	mov	r1, r8
 8001a7a:	4638      	mov	r0, r7
 8001a7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001a80:	47c8      	blx	r9
 8001a82:	3001      	adds	r0, #1
 8001a84:	d023      	beq.n	8001ace <_printf_common+0xae>
 8001a86:	6823      	ldr	r3, [r4, #0]
 8001a88:	6922      	ldr	r2, [r4, #16]
 8001a8a:	f003 0306 	and.w	r3, r3, #6
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	bf14      	ite	ne
 8001a92:	2500      	movne	r5, #0
 8001a94:	6833      	ldreq	r3, [r6, #0]
 8001a96:	f04f 0600 	mov.w	r6, #0
 8001a9a:	bf08      	it	eq
 8001a9c:	68e5      	ldreq	r5, [r4, #12]
 8001a9e:	f104 041a 	add.w	r4, r4, #26
 8001aa2:	bf08      	it	eq
 8001aa4:	1aed      	subeq	r5, r5, r3
 8001aa6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001aaa:	bf08      	it	eq
 8001aac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	bfc4      	itt	gt
 8001ab4:	1a9b      	subgt	r3, r3, r2
 8001ab6:	18ed      	addgt	r5, r5, r3
 8001ab8:	42b5      	cmp	r5, r6
 8001aba:	d11a      	bne.n	8001af2 <_printf_common+0xd2>
 8001abc:	2000      	movs	r0, #0
 8001abe:	e008      	b.n	8001ad2 <_printf_common+0xb2>
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	4652      	mov	r2, sl
 8001ac4:	4641      	mov	r1, r8
 8001ac6:	4638      	mov	r0, r7
 8001ac8:	47c8      	blx	r9
 8001aca:	3001      	adds	r0, #1
 8001acc:	d103      	bne.n	8001ad6 <_printf_common+0xb6>
 8001ace:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ad6:	3501      	adds	r5, #1
 8001ad8:	e7c1      	b.n	8001a5e <_printf_common+0x3e>
 8001ada:	2030      	movs	r0, #48	@ 0x30
 8001adc:	18e1      	adds	r1, r4, r3
 8001ade:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001ae2:	1c5a      	adds	r2, r3, #1
 8001ae4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001ae8:	4422      	add	r2, r4
 8001aea:	3302      	adds	r3, #2
 8001aec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001af0:	e7c2      	b.n	8001a78 <_printf_common+0x58>
 8001af2:	2301      	movs	r3, #1
 8001af4:	4622      	mov	r2, r4
 8001af6:	4641      	mov	r1, r8
 8001af8:	4638      	mov	r0, r7
 8001afa:	47c8      	blx	r9
 8001afc:	3001      	adds	r0, #1
 8001afe:	d0e6      	beq.n	8001ace <_printf_common+0xae>
 8001b00:	3601      	adds	r6, #1
 8001b02:	e7d9      	b.n	8001ab8 <_printf_common+0x98>

08001b04 <_printf_i>:
 8001b04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001b08:	7e0f      	ldrb	r7, [r1, #24]
 8001b0a:	4691      	mov	r9, r2
 8001b0c:	2f78      	cmp	r7, #120	@ 0x78
 8001b0e:	4680      	mov	r8, r0
 8001b10:	460c      	mov	r4, r1
 8001b12:	469a      	mov	sl, r3
 8001b14:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001b16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001b1a:	d807      	bhi.n	8001b2c <_printf_i+0x28>
 8001b1c:	2f62      	cmp	r7, #98	@ 0x62
 8001b1e:	d80a      	bhi.n	8001b36 <_printf_i+0x32>
 8001b20:	2f00      	cmp	r7, #0
 8001b22:	f000 80d1 	beq.w	8001cc8 <_printf_i+0x1c4>
 8001b26:	2f58      	cmp	r7, #88	@ 0x58
 8001b28:	f000 80b8 	beq.w	8001c9c <_printf_i+0x198>
 8001b2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001b30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001b34:	e03a      	b.n	8001bac <_printf_i+0xa8>
 8001b36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001b3a:	2b15      	cmp	r3, #21
 8001b3c:	d8f6      	bhi.n	8001b2c <_printf_i+0x28>
 8001b3e:	a101      	add	r1, pc, #4	@ (adr r1, 8001b44 <_printf_i+0x40>)
 8001b40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001b44:	08001b9d 	.word	0x08001b9d
 8001b48:	08001bb1 	.word	0x08001bb1
 8001b4c:	08001b2d 	.word	0x08001b2d
 8001b50:	08001b2d 	.word	0x08001b2d
 8001b54:	08001b2d 	.word	0x08001b2d
 8001b58:	08001b2d 	.word	0x08001b2d
 8001b5c:	08001bb1 	.word	0x08001bb1
 8001b60:	08001b2d 	.word	0x08001b2d
 8001b64:	08001b2d 	.word	0x08001b2d
 8001b68:	08001b2d 	.word	0x08001b2d
 8001b6c:	08001b2d 	.word	0x08001b2d
 8001b70:	08001caf 	.word	0x08001caf
 8001b74:	08001bdb 	.word	0x08001bdb
 8001b78:	08001c69 	.word	0x08001c69
 8001b7c:	08001b2d 	.word	0x08001b2d
 8001b80:	08001b2d 	.word	0x08001b2d
 8001b84:	08001cd1 	.word	0x08001cd1
 8001b88:	08001b2d 	.word	0x08001b2d
 8001b8c:	08001bdb 	.word	0x08001bdb
 8001b90:	08001b2d 	.word	0x08001b2d
 8001b94:	08001b2d 	.word	0x08001b2d
 8001b98:	08001c71 	.word	0x08001c71
 8001b9c:	6833      	ldr	r3, [r6, #0]
 8001b9e:	1d1a      	adds	r2, r3, #4
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6032      	str	r2, [r6, #0]
 8001ba4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001ba8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001bac:	2301      	movs	r3, #1
 8001bae:	e09c      	b.n	8001cea <_printf_i+0x1e6>
 8001bb0:	6833      	ldr	r3, [r6, #0]
 8001bb2:	6820      	ldr	r0, [r4, #0]
 8001bb4:	1d19      	adds	r1, r3, #4
 8001bb6:	6031      	str	r1, [r6, #0]
 8001bb8:	0606      	lsls	r6, r0, #24
 8001bba:	d501      	bpl.n	8001bc0 <_printf_i+0xbc>
 8001bbc:	681d      	ldr	r5, [r3, #0]
 8001bbe:	e003      	b.n	8001bc8 <_printf_i+0xc4>
 8001bc0:	0645      	lsls	r5, r0, #25
 8001bc2:	d5fb      	bpl.n	8001bbc <_printf_i+0xb8>
 8001bc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001bc8:	2d00      	cmp	r5, #0
 8001bca:	da03      	bge.n	8001bd4 <_printf_i+0xd0>
 8001bcc:	232d      	movs	r3, #45	@ 0x2d
 8001bce:	426d      	negs	r5, r5
 8001bd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001bd4:	230a      	movs	r3, #10
 8001bd6:	4858      	ldr	r0, [pc, #352]	@ (8001d38 <_printf_i+0x234>)
 8001bd8:	e011      	b.n	8001bfe <_printf_i+0xfa>
 8001bda:	6821      	ldr	r1, [r4, #0]
 8001bdc:	6833      	ldr	r3, [r6, #0]
 8001bde:	0608      	lsls	r0, r1, #24
 8001be0:	f853 5b04 	ldr.w	r5, [r3], #4
 8001be4:	d402      	bmi.n	8001bec <_printf_i+0xe8>
 8001be6:	0649      	lsls	r1, r1, #25
 8001be8:	bf48      	it	mi
 8001bea:	b2ad      	uxthmi	r5, r5
 8001bec:	2f6f      	cmp	r7, #111	@ 0x6f
 8001bee:	6033      	str	r3, [r6, #0]
 8001bf0:	bf14      	ite	ne
 8001bf2:	230a      	movne	r3, #10
 8001bf4:	2308      	moveq	r3, #8
 8001bf6:	4850      	ldr	r0, [pc, #320]	@ (8001d38 <_printf_i+0x234>)
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001bfe:	6866      	ldr	r6, [r4, #4]
 8001c00:	2e00      	cmp	r6, #0
 8001c02:	60a6      	str	r6, [r4, #8]
 8001c04:	db05      	blt.n	8001c12 <_printf_i+0x10e>
 8001c06:	6821      	ldr	r1, [r4, #0]
 8001c08:	432e      	orrs	r6, r5
 8001c0a:	f021 0104 	bic.w	r1, r1, #4
 8001c0e:	6021      	str	r1, [r4, #0]
 8001c10:	d04b      	beq.n	8001caa <_printf_i+0x1a6>
 8001c12:	4616      	mov	r6, r2
 8001c14:	fbb5 f1f3 	udiv	r1, r5, r3
 8001c18:	fb03 5711 	mls	r7, r3, r1, r5
 8001c1c:	5dc7      	ldrb	r7, [r0, r7]
 8001c1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001c22:	462f      	mov	r7, r5
 8001c24:	42bb      	cmp	r3, r7
 8001c26:	460d      	mov	r5, r1
 8001c28:	d9f4      	bls.n	8001c14 <_printf_i+0x110>
 8001c2a:	2b08      	cmp	r3, #8
 8001c2c:	d10b      	bne.n	8001c46 <_printf_i+0x142>
 8001c2e:	6823      	ldr	r3, [r4, #0]
 8001c30:	07df      	lsls	r7, r3, #31
 8001c32:	d508      	bpl.n	8001c46 <_printf_i+0x142>
 8001c34:	6923      	ldr	r3, [r4, #16]
 8001c36:	6861      	ldr	r1, [r4, #4]
 8001c38:	4299      	cmp	r1, r3
 8001c3a:	bfde      	ittt	le
 8001c3c:	2330      	movle	r3, #48	@ 0x30
 8001c3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001c42:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001c46:	1b92      	subs	r2, r2, r6
 8001c48:	6122      	str	r2, [r4, #16]
 8001c4a:	464b      	mov	r3, r9
 8001c4c:	4621      	mov	r1, r4
 8001c4e:	4640      	mov	r0, r8
 8001c50:	f8cd a000 	str.w	sl, [sp]
 8001c54:	aa03      	add	r2, sp, #12
 8001c56:	f7ff fee3 	bl	8001a20 <_printf_common>
 8001c5a:	3001      	adds	r0, #1
 8001c5c:	d14a      	bne.n	8001cf4 <_printf_i+0x1f0>
 8001c5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c62:	b004      	add	sp, #16
 8001c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c68:	6823      	ldr	r3, [r4, #0]
 8001c6a:	f043 0320 	orr.w	r3, r3, #32
 8001c6e:	6023      	str	r3, [r4, #0]
 8001c70:	2778      	movs	r7, #120	@ 0x78
 8001c72:	4832      	ldr	r0, [pc, #200]	@ (8001d3c <_printf_i+0x238>)
 8001c74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001c78:	6823      	ldr	r3, [r4, #0]
 8001c7a:	6831      	ldr	r1, [r6, #0]
 8001c7c:	061f      	lsls	r7, r3, #24
 8001c7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8001c82:	d402      	bmi.n	8001c8a <_printf_i+0x186>
 8001c84:	065f      	lsls	r7, r3, #25
 8001c86:	bf48      	it	mi
 8001c88:	b2ad      	uxthmi	r5, r5
 8001c8a:	6031      	str	r1, [r6, #0]
 8001c8c:	07d9      	lsls	r1, r3, #31
 8001c8e:	bf44      	itt	mi
 8001c90:	f043 0320 	orrmi.w	r3, r3, #32
 8001c94:	6023      	strmi	r3, [r4, #0]
 8001c96:	b11d      	cbz	r5, 8001ca0 <_printf_i+0x19c>
 8001c98:	2310      	movs	r3, #16
 8001c9a:	e7ad      	b.n	8001bf8 <_printf_i+0xf4>
 8001c9c:	4826      	ldr	r0, [pc, #152]	@ (8001d38 <_printf_i+0x234>)
 8001c9e:	e7e9      	b.n	8001c74 <_printf_i+0x170>
 8001ca0:	6823      	ldr	r3, [r4, #0]
 8001ca2:	f023 0320 	bic.w	r3, r3, #32
 8001ca6:	6023      	str	r3, [r4, #0]
 8001ca8:	e7f6      	b.n	8001c98 <_printf_i+0x194>
 8001caa:	4616      	mov	r6, r2
 8001cac:	e7bd      	b.n	8001c2a <_printf_i+0x126>
 8001cae:	6833      	ldr	r3, [r6, #0]
 8001cb0:	6825      	ldr	r5, [r4, #0]
 8001cb2:	1d18      	adds	r0, r3, #4
 8001cb4:	6961      	ldr	r1, [r4, #20]
 8001cb6:	6030      	str	r0, [r6, #0]
 8001cb8:	062e      	lsls	r6, r5, #24
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	d501      	bpl.n	8001cc2 <_printf_i+0x1be>
 8001cbe:	6019      	str	r1, [r3, #0]
 8001cc0:	e002      	b.n	8001cc8 <_printf_i+0x1c4>
 8001cc2:	0668      	lsls	r0, r5, #25
 8001cc4:	d5fb      	bpl.n	8001cbe <_printf_i+0x1ba>
 8001cc6:	8019      	strh	r1, [r3, #0]
 8001cc8:	2300      	movs	r3, #0
 8001cca:	4616      	mov	r6, r2
 8001ccc:	6123      	str	r3, [r4, #16]
 8001cce:	e7bc      	b.n	8001c4a <_printf_i+0x146>
 8001cd0:	6833      	ldr	r3, [r6, #0]
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	1d1a      	adds	r2, r3, #4
 8001cd6:	6032      	str	r2, [r6, #0]
 8001cd8:	681e      	ldr	r6, [r3, #0]
 8001cda:	6862      	ldr	r2, [r4, #4]
 8001cdc:	4630      	mov	r0, r6
 8001cde:	f000 f859 	bl	8001d94 <memchr>
 8001ce2:	b108      	cbz	r0, 8001ce8 <_printf_i+0x1e4>
 8001ce4:	1b80      	subs	r0, r0, r6
 8001ce6:	6060      	str	r0, [r4, #4]
 8001ce8:	6863      	ldr	r3, [r4, #4]
 8001cea:	6123      	str	r3, [r4, #16]
 8001cec:	2300      	movs	r3, #0
 8001cee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001cf2:	e7aa      	b.n	8001c4a <_printf_i+0x146>
 8001cf4:	4632      	mov	r2, r6
 8001cf6:	4649      	mov	r1, r9
 8001cf8:	4640      	mov	r0, r8
 8001cfa:	6923      	ldr	r3, [r4, #16]
 8001cfc:	47d0      	blx	sl
 8001cfe:	3001      	adds	r0, #1
 8001d00:	d0ad      	beq.n	8001c5e <_printf_i+0x15a>
 8001d02:	6823      	ldr	r3, [r4, #0]
 8001d04:	079b      	lsls	r3, r3, #30
 8001d06:	d413      	bmi.n	8001d30 <_printf_i+0x22c>
 8001d08:	68e0      	ldr	r0, [r4, #12]
 8001d0a:	9b03      	ldr	r3, [sp, #12]
 8001d0c:	4298      	cmp	r0, r3
 8001d0e:	bfb8      	it	lt
 8001d10:	4618      	movlt	r0, r3
 8001d12:	e7a6      	b.n	8001c62 <_printf_i+0x15e>
 8001d14:	2301      	movs	r3, #1
 8001d16:	4632      	mov	r2, r6
 8001d18:	4649      	mov	r1, r9
 8001d1a:	4640      	mov	r0, r8
 8001d1c:	47d0      	blx	sl
 8001d1e:	3001      	adds	r0, #1
 8001d20:	d09d      	beq.n	8001c5e <_printf_i+0x15a>
 8001d22:	3501      	adds	r5, #1
 8001d24:	68e3      	ldr	r3, [r4, #12]
 8001d26:	9903      	ldr	r1, [sp, #12]
 8001d28:	1a5b      	subs	r3, r3, r1
 8001d2a:	42ab      	cmp	r3, r5
 8001d2c:	dcf2      	bgt.n	8001d14 <_printf_i+0x210>
 8001d2e:	e7eb      	b.n	8001d08 <_printf_i+0x204>
 8001d30:	2500      	movs	r5, #0
 8001d32:	f104 0619 	add.w	r6, r4, #25
 8001d36:	e7f5      	b.n	8001d24 <_printf_i+0x220>
 8001d38:	08001ecb 	.word	0x08001ecb
 8001d3c:	08001edc 	.word	0x08001edc

08001d40 <memmove>:
 8001d40:	4288      	cmp	r0, r1
 8001d42:	b510      	push	{r4, lr}
 8001d44:	eb01 0402 	add.w	r4, r1, r2
 8001d48:	d902      	bls.n	8001d50 <memmove+0x10>
 8001d4a:	4284      	cmp	r4, r0
 8001d4c:	4623      	mov	r3, r4
 8001d4e:	d807      	bhi.n	8001d60 <memmove+0x20>
 8001d50:	1e43      	subs	r3, r0, #1
 8001d52:	42a1      	cmp	r1, r4
 8001d54:	d008      	beq.n	8001d68 <memmove+0x28>
 8001d56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001d5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001d5e:	e7f8      	b.n	8001d52 <memmove+0x12>
 8001d60:	4601      	mov	r1, r0
 8001d62:	4402      	add	r2, r0
 8001d64:	428a      	cmp	r2, r1
 8001d66:	d100      	bne.n	8001d6a <memmove+0x2a>
 8001d68:	bd10      	pop	{r4, pc}
 8001d6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001d6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001d72:	e7f7      	b.n	8001d64 <memmove+0x24>

08001d74 <_sbrk_r>:
 8001d74:	b538      	push	{r3, r4, r5, lr}
 8001d76:	2300      	movs	r3, #0
 8001d78:	4d05      	ldr	r5, [pc, #20]	@ (8001d90 <_sbrk_r+0x1c>)
 8001d7a:	4604      	mov	r4, r0
 8001d7c:	4608      	mov	r0, r1
 8001d7e:	602b      	str	r3, [r5, #0]
 8001d80:	f7fe fc32 	bl	80005e8 <_sbrk>
 8001d84:	1c43      	adds	r3, r0, #1
 8001d86:	d102      	bne.n	8001d8e <_sbrk_r+0x1a>
 8001d88:	682b      	ldr	r3, [r5, #0]
 8001d8a:	b103      	cbz	r3, 8001d8e <_sbrk_r+0x1a>
 8001d8c:	6023      	str	r3, [r4, #0]
 8001d8e:	bd38      	pop	{r3, r4, r5, pc}
 8001d90:	2000023c 	.word	0x2000023c

08001d94 <memchr>:
 8001d94:	4603      	mov	r3, r0
 8001d96:	b510      	push	{r4, lr}
 8001d98:	b2c9      	uxtb	r1, r1
 8001d9a:	4402      	add	r2, r0
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	4618      	mov	r0, r3
 8001da0:	d101      	bne.n	8001da6 <memchr+0x12>
 8001da2:	2000      	movs	r0, #0
 8001da4:	e003      	b.n	8001dae <memchr+0x1a>
 8001da6:	7804      	ldrb	r4, [r0, #0]
 8001da8:	3301      	adds	r3, #1
 8001daa:	428c      	cmp	r4, r1
 8001dac:	d1f6      	bne.n	8001d9c <memchr+0x8>
 8001dae:	bd10      	pop	{r4, pc}

08001db0 <memcpy>:
 8001db0:	440a      	add	r2, r1
 8001db2:	4291      	cmp	r1, r2
 8001db4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001db8:	d100      	bne.n	8001dbc <memcpy+0xc>
 8001dba:	4770      	bx	lr
 8001dbc:	b510      	push	{r4, lr}
 8001dbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001dc2:	4291      	cmp	r1, r2
 8001dc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001dc8:	d1f9      	bne.n	8001dbe <memcpy+0xe>
 8001dca:	bd10      	pop	{r4, pc}

08001dcc <_realloc_r>:
 8001dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dd0:	4607      	mov	r7, r0
 8001dd2:	4614      	mov	r4, r2
 8001dd4:	460d      	mov	r5, r1
 8001dd6:	b921      	cbnz	r1, 8001de2 <_realloc_r+0x16>
 8001dd8:	4611      	mov	r1, r2
 8001dda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001dde:	f7ff bc3b 	b.w	8001658 <_malloc_r>
 8001de2:	b92a      	cbnz	r2, 8001df0 <_realloc_r+0x24>
 8001de4:	f7ff fbce 	bl	8001584 <_free_r>
 8001de8:	4625      	mov	r5, r4
 8001dea:	4628      	mov	r0, r5
 8001dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001df0:	f000 f81a 	bl	8001e28 <_malloc_usable_size_r>
 8001df4:	4284      	cmp	r4, r0
 8001df6:	4606      	mov	r6, r0
 8001df8:	d802      	bhi.n	8001e00 <_realloc_r+0x34>
 8001dfa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001dfe:	d8f4      	bhi.n	8001dea <_realloc_r+0x1e>
 8001e00:	4621      	mov	r1, r4
 8001e02:	4638      	mov	r0, r7
 8001e04:	f7ff fc28 	bl	8001658 <_malloc_r>
 8001e08:	4680      	mov	r8, r0
 8001e0a:	b908      	cbnz	r0, 8001e10 <_realloc_r+0x44>
 8001e0c:	4645      	mov	r5, r8
 8001e0e:	e7ec      	b.n	8001dea <_realloc_r+0x1e>
 8001e10:	42b4      	cmp	r4, r6
 8001e12:	4622      	mov	r2, r4
 8001e14:	4629      	mov	r1, r5
 8001e16:	bf28      	it	cs
 8001e18:	4632      	movcs	r2, r6
 8001e1a:	f7ff ffc9 	bl	8001db0 <memcpy>
 8001e1e:	4629      	mov	r1, r5
 8001e20:	4638      	mov	r0, r7
 8001e22:	f7ff fbaf 	bl	8001584 <_free_r>
 8001e26:	e7f1      	b.n	8001e0c <_realloc_r+0x40>

08001e28 <_malloc_usable_size_r>:
 8001e28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001e2c:	1f18      	subs	r0, r3, #4
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	bfbc      	itt	lt
 8001e32:	580b      	ldrlt	r3, [r1, r0]
 8001e34:	18c0      	addlt	r0, r0, r3
 8001e36:	4770      	bx	lr

08001e38 <_init>:
 8001e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e3a:	bf00      	nop
 8001e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e3e:	bc08      	pop	{r3}
 8001e40:	469e      	mov	lr, r3
 8001e42:	4770      	bx	lr

08001e44 <_fini>:
 8001e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e46:	bf00      	nop
 8001e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e4a:	bc08      	pop	{r3}
 8001e4c:	469e      	mov	lr, r3
 8001e4e:	4770      	bx	lr
