<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="soc_util_vector_logic_0_7_synth_1" LaunchPart="xc7z045ffg900-2" LaunchTime="1614487262">
  <File Type="PA-TCL" Name="soc_util_vector_logic_0_7.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="soc_util_vector_logic_0_7_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="soc_util_vector_logic_0_7_reports.tcl"/>
  <File Type="RDS-RDS" Name="soc_util_vector_logic_0_7.vds"/>
  <File Type="RDS-UTIL" Name="soc_util_vector_logic_0_7_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="soc_util_vector_logic_0_7_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="soc_util_vector_logic_0_7.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="soc_util_vector_logic_0_7_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="soc_util_vector_logic_0_7_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/soc_util_vector_logic_0_7">
    <File Path="$PSRCDIR/sources_1/bd/soc/ip/soc_util_vector_logic_0_7/soc_util_vector_logic_0_7.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="soc_util_vector_logic_0_7"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/soc_util_vector_logic_0_7">
    <File Path="$PSRCDIR/sources_1/bd/soc/ip/soc_util_vector_logic_0_7/soc_util_vector_logic_0_7.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="soc_util_vector_logic_0_7"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
