fifo_8b_2_32b.v,verilog,xil_defaultlib,../../../../ALU.srcs/sources_1/ip/fifo_8b_2_32b_1/sim/fifo_8b_2_32b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
