// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [15:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [15:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
wire   [0:0] icmp_ln248_fu_1149_p2;
wire   [0:0] icmp_ln252_fu_1164_p2;
reg    ap_predicate_op48_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg   [0:0] icmp_ln248_reg_3426;
reg   [0:0] icmp_ln248_reg_3426_pp0_iter3_reg;
reg   [0:0] icmp_ln289_reg_3470;
reg   [0:0] icmp_ln289_reg_3470_pp0_iter3_reg;
reg    ap_predicate_op680_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    ap_CS_iter4_fsm_state5;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [12:0] p_ZL7threshs_0_q0;
wire   [4:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [12:0] p_ZL7threshs_1_q0;
wire   [4:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [12:0] p_ZL7threshs_2_q0;
wire   [4:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [12:0] p_ZL7threshs_3_q0;
wire   [4:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [12:0] p_ZL7threshs_4_q0;
wire   [4:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [12:0] p_ZL7threshs_5_q0;
wire   [4:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [12:0] p_ZL7threshs_6_q0;
wire   [4:0] p_ZL7threshs_7_address0;
reg    p_ZL7threshs_7_ce0;
wire   [12:0] p_ZL7threshs_7_q0;
wire   [4:0] p_ZL7threshs_8_address0;
reg    p_ZL7threshs_8_ce0;
wire   [12:0] p_ZL7threshs_8_q0;
wire   [4:0] p_ZL7threshs_9_address0;
reg    p_ZL7threshs_9_ce0;
wire   [12:0] p_ZL7threshs_9_q0;
wire   [4:0] p_ZL7threshs_10_address0;
reg    p_ZL7threshs_10_ce0;
wire   [12:0] p_ZL7threshs_10_q0;
wire   [4:0] p_ZL7threshs_11_address0;
reg    p_ZL7threshs_11_ce0;
wire   [11:0] p_ZL7threshs_11_q0;
wire   [4:0] p_ZL7threshs_12_address0;
reg    p_ZL7threshs_12_ce0;
wire   [11:0] p_ZL7threshs_12_q0;
wire   [4:0] p_ZL7threshs_13_address0;
reg    p_ZL7threshs_13_ce0;
wire   [11:0] p_ZL7threshs_13_q0;
wire   [4:0] p_ZL7threshs_14_address0;
reg    p_ZL7threshs_14_ce0;
wire   [11:0] p_ZL7threshs_14_q0;
wire   [4:0] p_ZL7threshs_15_address0;
reg    p_ZL7threshs_15_ce0;
wire   [11:0] p_ZL7threshs_15_q0;
wire   [4:0] p_ZL7threshs_16_address0;
reg    p_ZL7threshs_16_ce0;
wire   [11:0] p_ZL7threshs_16_q0;
wire   [4:0] p_ZL7threshs_17_address0;
reg    p_ZL7threshs_17_ce0;
wire   [11:0] p_ZL7threshs_17_q0;
wire   [4:0] p_ZL7threshs_18_address0;
reg    p_ZL7threshs_18_ce0;
wire   [11:0] p_ZL7threshs_18_q0;
wire   [4:0] p_ZL7threshs_19_address0;
reg    p_ZL7threshs_19_ce0;
wire   [11:0] p_ZL7threshs_19_q0;
wire   [4:0] p_ZL7threshs_20_address0;
reg    p_ZL7threshs_20_ce0;
wire   [11:0] p_ZL7threshs_20_q0;
wire   [4:0] p_ZL7threshs_21_address0;
reg    p_ZL7threshs_21_ce0;
wire   [11:0] p_ZL7threshs_21_q0;
wire   [4:0] p_ZL7threshs_22_address0;
reg    p_ZL7threshs_22_ce0;
wire   [10:0] p_ZL7threshs_22_q0;
wire   [4:0] p_ZL7threshs_23_address0;
reg    p_ZL7threshs_23_ce0;
wire   [10:0] p_ZL7threshs_23_q0;
wire   [4:0] p_ZL7threshs_24_address0;
reg    p_ZL7threshs_24_ce0;
wire   [10:0] p_ZL7threshs_24_q0;
wire   [4:0] p_ZL7threshs_25_address0;
reg    p_ZL7threshs_25_ce0;
wire   [10:0] p_ZL7threshs_25_q0;
wire   [4:0] p_ZL7threshs_26_address0;
reg    p_ZL7threshs_26_ce0;
wire   [10:0] p_ZL7threshs_26_q0;
wire   [4:0] p_ZL7threshs_27_address0;
reg    p_ZL7threshs_27_ce0;
wire   [9:0] p_ZL7threshs_27_q0;
wire   [4:0] p_ZL7threshs_28_address0;
reg    p_ZL7threshs_28_ce0;
wire   [9:0] p_ZL7threshs_28_q0;
wire   [4:0] p_ZL7threshs_29_address0;
reg    p_ZL7threshs_29_ce0;
wire   [8:0] p_ZL7threshs_29_q0;
wire   [4:0] p_ZL7threshs_30_address0;
reg    p_ZL7threshs_30_ce0;
wire   [8:0] p_ZL7threshs_30_q0;
wire   [4:0] p_ZL7threshs_31_address0;
reg    p_ZL7threshs_31_ce0;
wire   [6:0] p_ZL7threshs_31_q0;
wire   [4:0] p_ZL7threshs_32_address0;
reg    p_ZL7threshs_32_ce0;
wire   [4:0] p_ZL7threshs_32_q0;
wire   [4:0] p_ZL7threshs_33_address0;
reg    p_ZL7threshs_33_ce0;
wire   [7:0] p_ZL7threshs_33_q0;
wire   [4:0] p_ZL7threshs_34_address0;
reg    p_ZL7threshs_34_ce0;
wire   [4:0] p_ZL7threshs_34_q0;
wire   [4:0] p_ZL7threshs_35_address0;
reg    p_ZL7threshs_35_ce0;
wire   [8:0] p_ZL7threshs_35_q0;
wire   [4:0] p_ZL7threshs_36_address0;
reg    p_ZL7threshs_36_ce0;
wire   [7:0] p_ZL7threshs_36_q0;
wire   [4:0] p_ZL7threshs_37_address0;
reg    p_ZL7threshs_37_ce0;
wire   [9:0] p_ZL7threshs_37_q0;
wire   [4:0] p_ZL7threshs_38_address0;
reg    p_ZL7threshs_38_ce0;
wire   [9:0] p_ZL7threshs_38_q0;
wire   [4:0] p_ZL7threshs_39_address0;
reg    p_ZL7threshs_39_ce0;
wire   [9:0] p_ZL7threshs_39_q0;
wire   [4:0] p_ZL7threshs_40_address0;
reg    p_ZL7threshs_40_ce0;
wire   [8:0] p_ZL7threshs_40_q0;
wire   [4:0] p_ZL7threshs_41_address0;
reg    p_ZL7threshs_41_ce0;
wire   [7:0] p_ZL7threshs_41_q0;
wire   [4:0] p_ZL7threshs_42_address0;
reg    p_ZL7threshs_42_ce0;
wire   [10:0] p_ZL7threshs_42_q0;
wire   [4:0] p_ZL7threshs_43_address0;
reg    p_ZL7threshs_43_ce0;
wire   [10:0] p_ZL7threshs_43_q0;
wire   [4:0] p_ZL7threshs_44_address0;
reg    p_ZL7threshs_44_ce0;
wire   [10:0] p_ZL7threshs_44_q0;
wire   [4:0] p_ZL7threshs_45_address0;
reg    p_ZL7threshs_45_ce0;
wire   [10:0] p_ZL7threshs_45_q0;
wire   [4:0] p_ZL7threshs_46_address0;
reg    p_ZL7threshs_46_ce0;
wire   [10:0] p_ZL7threshs_46_q0;
wire   [4:0] p_ZL7threshs_47_address0;
reg    p_ZL7threshs_47_ce0;
wire   [10:0] p_ZL7threshs_47_q0;
wire   [4:0] p_ZL7threshs_48_address0;
reg    p_ZL7threshs_48_ce0;
wire   [9:0] p_ZL7threshs_48_q0;
wire   [4:0] p_ZL7threshs_49_address0;
reg    p_ZL7threshs_49_ce0;
wire   [9:0] p_ZL7threshs_49_q0;
wire   [4:0] p_ZL7threshs_50_address0;
reg    p_ZL7threshs_50_ce0;
wire   [8:0] p_ZL7threshs_50_q0;
wire   [4:0] p_ZL7threshs_51_address0;
reg    p_ZL7threshs_51_ce0;
wire   [8:0] p_ZL7threshs_51_q0;
wire   [4:0] p_ZL7threshs_52_address0;
reg    p_ZL7threshs_52_ce0;
wire   [6:0] p_ZL7threshs_52_q0;
wire   [4:0] p_ZL7threshs_53_address0;
reg    p_ZL7threshs_53_ce0;
wire   [11:0] p_ZL7threshs_53_q0;
wire   [4:0] p_ZL7threshs_54_address0;
reg    p_ZL7threshs_54_ce0;
wire   [11:0] p_ZL7threshs_54_q0;
wire   [4:0] p_ZL7threshs_55_address0;
reg    p_ZL7threshs_55_ce0;
wire   [11:0] p_ZL7threshs_55_q0;
wire   [4:0] p_ZL7threshs_56_address0;
reg    p_ZL7threshs_56_ce0;
wire   [11:0] p_ZL7threshs_56_q0;
wire   [4:0] p_ZL7threshs_57_address0;
reg    p_ZL7threshs_57_ce0;
wire   [11:0] p_ZL7threshs_57_q0;
wire   [4:0] p_ZL7threshs_58_address0;
reg    p_ZL7threshs_58_ce0;
wire   [11:0] p_ZL7threshs_58_q0;
wire   [4:0] p_ZL7threshs_59_address0;
reg    p_ZL7threshs_59_ce0;
wire   [11:0] p_ZL7threshs_59_q0;
wire   [4:0] p_ZL7threshs_60_address0;
reg    p_ZL7threshs_60_ce0;
wire   [11:0] p_ZL7threshs_60_q0;
wire   [4:0] p_ZL7threshs_61_address0;
reg    p_ZL7threshs_61_ce0;
wire   [11:0] p_ZL7threshs_61_q0;
wire   [4:0] p_ZL7threshs_62_address0;
reg    p_ZL7threshs_62_ce0;
wire   [11:0] p_ZL7threshs_62_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln248_reg_3426_pp0_iter0_reg;
reg   [0:0] icmp_ln248_reg_3426_pp0_iter1_reg;
reg   [0:0] icmp_ln248_reg_3426_pp0_iter2_reg;
wire   [11:0] tmp_fu_1197_p10;
wire   [11:0] tmp_2_fu_1219_p1;
wire   [2:0] trunc_ln256_fu_1223_p1;
wire   [0:0] icmp_ln271_fu_1270_p2;
reg   [0:0] icmp_ln271_reg_3455;
reg   [0:0] icmp_ln271_reg_3455_pp0_iter1_reg;
wire   [5:0] local_temp_V_fu_1276_p1;
reg  signed [5:0] local_temp_V_reg_3460;
reg  signed [5:0] local_temp_V_1_reg_3465;
wire   [0:0] icmp_ln289_fu_1296_p2;
reg   [0:0] icmp_ln289_reg_3470_pp0_iter1_reg;
reg   [0:0] icmp_ln289_reg_3470_pp0_iter2_reg;
reg   [31:0] nf_1_load_reg_3474;
wire   [12:0] add_ln886_fu_1393_p2;
reg   [12:0] add_ln886_reg_3479;
wire   [0:0] icmp_ln1085_fu_1488_p2;
reg   [0:0] icmp_ln1085_reg_3799;
wire   [0:0] icmp_ln1085_1_fu_1498_p2;
reg   [0:0] icmp_ln1085_1_reg_3804;
wire   [0:0] icmp_ln1085_2_fu_1508_p2;
reg   [0:0] icmp_ln1085_2_reg_3809;
wire   [0:0] icmp_ln1085_3_fu_1518_p2;
reg   [0:0] icmp_ln1085_3_reg_3814;
wire   [0:0] icmp_ln1085_4_fu_1528_p2;
reg   [0:0] icmp_ln1085_4_reg_3819;
wire   [0:0] icmp_ln1085_5_fu_1538_p2;
reg   [0:0] icmp_ln1085_5_reg_3824;
wire   [0:0] icmp_ln1085_6_fu_1548_p2;
reg   [0:0] icmp_ln1085_6_reg_3829;
wire   [0:0] icmp_ln1085_15_fu_1718_p2;
reg   [0:0] icmp_ln1085_15_reg_3834;
wire   [0:0] icmp_ln1085_16_fu_1728_p2;
reg   [0:0] icmp_ln1085_16_reg_3839;
wire   [0:0] icmp_ln1085_17_fu_1738_p2;
reg   [0:0] icmp_ln1085_17_reg_3844;
wire   [0:0] icmp_ln1085_18_fu_1748_p2;
reg   [0:0] icmp_ln1085_18_reg_3849;
wire   [0:0] icmp_ln1085_19_fu_1758_p2;
reg   [0:0] icmp_ln1085_19_reg_3854;
wire   [0:0] icmp_ln1085_20_fu_1768_p2;
reg   [0:0] icmp_ln1085_20_reg_3859;
wire   [0:0] icmp_ln1085_21_fu_1778_p2;
reg   [0:0] icmp_ln1085_21_reg_3864;
wire   [0:0] icmp_ln1085_22_fu_1788_p2;
reg   [0:0] icmp_ln1085_22_reg_3869;
wire   [0:0] icmp_ln1085_23_fu_1798_p2;
reg   [0:0] icmp_ln1085_23_reg_3874;
wire   [0:0] icmp_ln1085_24_fu_1808_p2;
reg   [0:0] icmp_ln1085_24_reg_3879;
wire   [0:0] icmp_ln1085_25_fu_1818_p2;
reg   [0:0] icmp_ln1085_25_reg_3884;
wire   [0:0] icmp_ln1085_26_fu_1828_p2;
reg   [0:0] icmp_ln1085_26_reg_3889;
wire   [0:0] icmp_ln1085_27_fu_1838_p2;
reg   [0:0] icmp_ln1085_27_reg_3894;
wire   [0:0] icmp_ln1085_28_fu_1848_p2;
reg   [0:0] icmp_ln1085_28_reg_3899;
wire   [0:0] icmp_ln1085_29_fu_1858_p2;
reg   [0:0] icmp_ln1085_29_reg_3904;
wire   [0:0] icmp_ln1085_30_fu_1868_p2;
reg   [0:0] icmp_ln1085_30_reg_3909;
wire   [1:0] add_ln886_8_fu_2554_p2;
reg   [1:0] add_ln886_8_reg_3914;
wire   [1:0] add_ln886_9_fu_2560_p2;
reg   [1:0] add_ln886_9_reg_3919;
wire   [1:0] add_ln886_11_fu_2566_p2;
reg   [1:0] add_ln886_11_reg_3924;
wire   [1:0] add_ln886_12_fu_2572_p2;
reg   [1:0] add_ln886_12_reg_3929;
wire   [1:0] add_ln886_32_fu_2578_p2;
reg   [1:0] add_ln886_32_reg_3934;
wire   [1:0] add_ln886_33_fu_2584_p2;
reg   [1:0] add_ln886_33_reg_3939;
wire   [1:0] add_ln886_35_fu_2590_p2;
reg   [1:0] add_ln886_35_reg_3944;
wire   [1:0] add_ln886_36_fu_2596_p2;
reg   [1:0] add_ln886_36_reg_3949;
wire   [1:0] add_ln886_39_fu_2602_p2;
reg   [1:0] add_ln886_39_reg_3954;
wire   [1:0] add_ln886_40_fu_2608_p2;
reg   [1:0] add_ln886_40_reg_3959;
wire   [1:0] add_ln886_42_fu_2614_p2;
reg   [1:0] add_ln886_42_reg_3964;
wire   [1:0] add_ln886_43_fu_2620_p2;
reg   [1:0] add_ln886_43_reg_3969;
wire   [1:0] add_ln886_47_fu_2626_p2;
reg   [1:0] add_ln886_47_reg_3974;
wire   [1:0] add_ln886_48_fu_2632_p2;
reg   [1:0] add_ln886_48_reg_3979;
wire   [1:0] add_ln886_50_fu_2638_p2;
reg   [1:0] add_ln886_50_reg_3984;
wire   [1:0] add_ln886_51_fu_2644_p2;
reg   [1:0] add_ln886_51_reg_3989;
wire   [1:0] add_ln886_54_fu_2650_p2;
reg   [1:0] add_ln886_54_reg_3994;
wire   [1:0] add_ln886_55_fu_2656_p2;
reg   [1:0] add_ln886_55_reg_3999;
wire   [1:0] add_ln886_57_fu_2662_p2;
reg   [1:0] add_ln886_57_reg_4004;
wire   [1:0] add_ln886_58_fu_2668_p2;
reg   [1:0] add_ln886_58_reg_4009;
wire   [5:0] add_ln886_15_fu_2984_p2;
reg   [5:0] add_ln886_15_reg_4014;
wire   [4:0] add_ln886_30_fu_3130_p2;
reg   [4:0] add_ln886_30_reg_4019;
wire   [5:0] add_ln886_62_fu_3324_p2;
reg   [5:0] add_ln886_62_reg_4024;
wire   [11:0] ap_phi_reg_pp0_iter0_inElem_reg_1108;
reg   [11:0] ap_phi_reg_pp0_iter1_inElem_reg_1108;
wire   [63:0] idxprom2_i_fu_1399_p1;
reg   [31:0] sf_fu_222;
wire   [31:0] sf_1_fu_1290_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_load;
reg   [31:0] ap_sig_allocacmp_sf_load_1;
reg   [14:0] i_fu_226;
wire   [14:0] i_2_fu_1155_p2;
reg   [14:0] ap_sig_allocacmp_i_1;
reg   [15:0] accu_V_1_fu_230;
wire   [15:0] accu_V_fu_1478_p2;
reg   [11:0] inputBuf_V_fu_234;
reg   [11:0] inputBuf_V_1_fu_238;
reg   [11:0] inputBuf_V_2_fu_242;
reg   [11:0] inputBuf_V_3_fu_246;
reg   [11:0] inputBuf_V_4_fu_250;
reg   [11:0] inputBuf_V_5_fu_254;
reg   [11:0] inputBuf_V_6_fu_258;
reg   [11:0] inputBuf_V_7_fu_262;
reg   [31:0] nf_1_fu_266;
wire   [31:0] nf_2_fu_1322_p3;
reg   [31:0] ap_sig_allocacmp_nf_1_load_1;
reg   [31:0] ap_sig_allocacmp_nf_1_load;
wire   [31:0] nf_fu_1310_p2;
wire   [0:0] icmp_ln301_fu_1316_p2;
wire   [5:0] r_V_fu_1345_p1;
wire   [5:0] ret_V_fu_1356_p0;
wire  signed [11:0] ret_V_fu_1356_p2;
wire   [5:0] r_V_1_fu_1366_p4;
wire   [5:0] ret_V_1_fu_1383_p0;
wire  signed [11:0] ret_V_1_fu_1383_p2;
wire  signed [12:0] sext_ln674_fu_1362_p1;
wire  signed [12:0] sext_ln886_fu_1389_p1;
wire  signed [15:0] sext_ln886_1_fu_1475_p1;
wire   [15:0] select_ln271_fu_1468_p3;
wire  signed [15:0] sext_ln1085_fu_1484_p1;
wire  signed [15:0] sext_ln1085_1_fu_1494_p1;
wire  signed [15:0] sext_ln1085_2_fu_1504_p1;
wire  signed [15:0] sext_ln1085_3_fu_1514_p1;
wire  signed [15:0] sext_ln1085_4_fu_1524_p1;
wire  signed [15:0] sext_ln1085_5_fu_1534_p1;
wire  signed [15:0] sext_ln1085_6_fu_1544_p1;
wire  signed [15:0] sext_ln1085_7_fu_1554_p1;
wire   [0:0] icmp_ln1085_7_fu_1558_p2;
wire   [0:0] xor_ln1085_7_fu_1564_p2;
wire  signed [15:0] sext_ln1085_8_fu_1574_p1;
wire   [0:0] icmp_ln1085_8_fu_1578_p2;
wire   [0:0] xor_ln1085_8_fu_1584_p2;
wire  signed [15:0] sext_ln1085_9_fu_1594_p1;
wire   [0:0] icmp_ln1085_9_fu_1598_p2;
wire   [0:0] xor_ln1085_9_fu_1604_p2;
wire  signed [15:0] sext_ln1085_10_fu_1614_p1;
wire   [0:0] icmp_ln1085_10_fu_1618_p2;
wire   [0:0] xor_ln1085_10_fu_1624_p2;
wire  signed [15:0] sext_ln1085_11_fu_1634_p1;
wire   [0:0] icmp_ln1085_11_fu_1638_p2;
wire   [0:0] xor_ln1085_11_fu_1644_p2;
wire  signed [15:0] sext_ln1085_12_fu_1654_p1;
wire   [0:0] icmp_ln1085_12_fu_1658_p2;
wire   [0:0] xor_ln1085_12_fu_1664_p2;
wire  signed [15:0] sext_ln1085_13_fu_1674_p1;
wire   [0:0] icmp_ln1085_13_fu_1678_p2;
wire   [0:0] xor_ln1085_13_fu_1684_p2;
wire  signed [15:0] sext_ln1085_14_fu_1694_p1;
wire   [0:0] icmp_ln1085_14_fu_1698_p2;
wire   [0:0] xor_ln1085_14_fu_1704_p2;
wire  signed [15:0] sext_ln1085_15_fu_1714_p1;
wire  signed [15:0] sext_ln1085_16_fu_1724_p1;
wire  signed [15:0] sext_ln1085_17_fu_1734_p1;
wire  signed [15:0] sext_ln1085_18_fu_1744_p1;
wire  signed [15:0] sext_ln1085_19_fu_1754_p1;
wire  signed [15:0] sext_ln1085_20_fu_1764_p1;
wire  signed [15:0] sext_ln1085_21_fu_1774_p1;
wire  signed [15:0] sext_ln1085_22_fu_1784_p1;
wire  signed [15:0] sext_ln1085_23_fu_1794_p1;
wire  signed [15:0] sext_ln1085_24_fu_1804_p1;
wire  signed [15:0] sext_ln1085_25_fu_1814_p1;
wire  signed [15:0] sext_ln1085_26_fu_1824_p1;
wire  signed [15:0] sext_ln1085_27_fu_1834_p1;
wire  signed [15:0] sext_ln1085_28_fu_1844_p1;
wire  signed [15:0] sext_ln1085_29_fu_1854_p1;
wire  signed [15:0] sext_ln1085_30_fu_1864_p1;
wire  signed [15:0] sext_ln1085_31_fu_1874_p1;
wire   [0:0] icmp_ln1085_31_fu_1878_p2;
wire   [0:0] xor_ln1085_31_fu_1884_p2;
wire  signed [5:0] sext_ln1085_32_fu_1894_p1;
wire   [15:0] zext_ln1085_fu_1898_p1;
wire   [0:0] icmp_ln1085_32_fu_1902_p2;
wire   [0:0] xor_ln1085_32_fu_1908_p2;
wire   [15:0] zext_ln1085_1_fu_1918_p1;
wire   [0:0] icmp_ln1085_33_fu_1922_p2;
wire   [0:0] xor_ln1085_33_fu_1928_p2;
wire  signed [7:0] sext_ln1085_33_fu_1938_p1;
wire   [15:0] zext_ln1085_2_fu_1942_p1;
wire   [0:0] icmp_ln1085_34_fu_1946_p2;
wire   [0:0] xor_ln1085_34_fu_1952_p2;
wire   [15:0] zext_ln1085_3_fu_1962_p1;
wire   [0:0] icmp_ln1085_35_fu_1966_p2;
wire   [0:0] xor_ln1085_35_fu_1972_p2;
wire  signed [8:0] sext_ln1085_34_fu_1982_p1;
wire   [15:0] zext_ln1085_4_fu_1986_p1;
wire   [0:0] icmp_ln1085_36_fu_1990_p2;
wire   [0:0] xor_ln1085_36_fu_1996_p2;
wire   [15:0] zext_ln1085_5_fu_2006_p1;
wire   [0:0] icmp_ln1085_37_fu_2010_p2;
wire   [0:0] xor_ln1085_37_fu_2016_p2;
wire   [15:0] zext_ln1085_6_fu_2026_p1;
wire   [0:0] icmp_ln1085_38_fu_2030_p2;
wire   [0:0] xor_ln1085_38_fu_2036_p2;
wire   [15:0] zext_ln1085_7_fu_2046_p1;
wire   [0:0] icmp_ln1085_39_fu_2050_p2;
wire   [0:0] xor_ln1085_39_fu_2056_p2;
wire  signed [9:0] sext_ln1085_35_fu_2066_p1;
wire   [15:0] zext_ln1085_8_fu_2070_p1;
wire   [0:0] icmp_ln1085_40_fu_2074_p2;
wire   [0:0] xor_ln1085_40_fu_2080_p2;
wire  signed [9:0] sext_ln1085_36_fu_2090_p1;
wire   [15:0] zext_ln1085_9_fu_2094_p1;
wire   [0:0] icmp_ln1085_41_fu_2098_p2;
wire   [0:0] xor_ln1085_41_fu_2104_p2;
wire   [15:0] zext_ln1085_10_fu_2114_p1;
wire   [0:0] icmp_ln1085_42_fu_2118_p2;
wire   [0:0] xor_ln1085_42_fu_2124_p2;
wire   [15:0] zext_ln1085_11_fu_2134_p1;
wire   [0:0] icmp_ln1085_43_fu_2138_p2;
wire   [0:0] xor_ln1085_43_fu_2144_p2;
wire   [15:0] zext_ln1085_12_fu_2154_p1;
wire   [0:0] icmp_ln1085_44_fu_2158_p2;
wire   [0:0] xor_ln1085_44_fu_2164_p2;
wire   [15:0] zext_ln1085_13_fu_2174_p1;
wire   [0:0] icmp_ln1085_45_fu_2178_p2;
wire   [0:0] xor_ln1085_45_fu_2184_p2;
wire   [15:0] zext_ln1085_14_fu_2194_p1;
wire   [0:0] icmp_ln1085_46_fu_2198_p2;
wire   [0:0] xor_ln1085_46_fu_2204_p2;
wire   [15:0] zext_ln1085_15_fu_2214_p1;
wire   [0:0] icmp_ln1085_47_fu_2218_p2;
wire   [0:0] xor_ln1085_47_fu_2224_p2;
wire  signed [10:0] sext_ln1085_37_fu_2234_p1;
wire   [15:0] zext_ln1085_16_fu_2238_p1;
wire   [0:0] icmp_ln1085_48_fu_2242_p2;
wire   [0:0] xor_ln1085_48_fu_2248_p2;
wire  signed [10:0] sext_ln1085_38_fu_2258_p1;
wire   [15:0] zext_ln1085_17_fu_2262_p1;
wire   [0:0] icmp_ln1085_49_fu_2266_p2;
wire   [0:0] xor_ln1085_49_fu_2272_p2;
wire  signed [10:0] sext_ln1085_39_fu_2282_p1;
wire   [15:0] zext_ln1085_18_fu_2286_p1;
wire   [0:0] icmp_ln1085_50_fu_2290_p2;
wire   [0:0] xor_ln1085_50_fu_2296_p2;
wire  signed [10:0] sext_ln1085_40_fu_2306_p1;
wire   [15:0] zext_ln1085_19_fu_2310_p1;
wire   [0:0] icmp_ln1085_51_fu_2314_p2;
wire   [0:0] xor_ln1085_51_fu_2320_p2;
wire  signed [10:0] sext_ln1085_41_fu_2330_p1;
wire   [15:0] zext_ln1085_20_fu_2334_p1;
wire   [0:0] icmp_ln1085_52_fu_2338_p2;
wire   [0:0] xor_ln1085_52_fu_2344_p2;
wire   [15:0] zext_ln1085_21_fu_2354_p1;
wire   [0:0] icmp_ln1085_53_fu_2358_p2;
wire   [0:0] xor_ln1085_53_fu_2364_p2;
wire   [15:0] zext_ln1085_22_fu_2374_p1;
wire   [0:0] icmp_ln1085_54_fu_2378_p2;
wire   [0:0] xor_ln1085_54_fu_2384_p2;
wire   [15:0] zext_ln1085_23_fu_2394_p1;
wire   [0:0] icmp_ln1085_55_fu_2398_p2;
wire   [0:0] xor_ln1085_55_fu_2404_p2;
wire   [15:0] zext_ln1085_24_fu_2414_p1;
wire   [0:0] icmp_ln1085_56_fu_2418_p2;
wire   [0:0] xor_ln1085_56_fu_2424_p2;
wire   [15:0] zext_ln1085_25_fu_2434_p1;
wire   [0:0] icmp_ln1085_57_fu_2438_p2;
wire   [0:0] xor_ln1085_57_fu_2444_p2;
wire   [15:0] zext_ln1085_26_fu_2454_p1;
wire   [0:0] icmp_ln1085_58_fu_2458_p2;
wire   [0:0] xor_ln1085_58_fu_2464_p2;
wire   [15:0] zext_ln1085_27_fu_2474_p1;
wire   [0:0] icmp_ln1085_59_fu_2478_p2;
wire   [0:0] xor_ln1085_59_fu_2484_p2;
wire   [15:0] zext_ln1085_28_fu_2494_p1;
wire   [0:0] icmp_ln1085_60_fu_2498_p2;
wire   [0:0] xor_ln1085_60_fu_2504_p2;
wire   [15:0] zext_ln1085_29_fu_2514_p1;
wire   [0:0] icmp_ln1085_61_fu_2518_p2;
wire   [0:0] xor_ln1085_61_fu_2524_p2;
wire   [15:0] zext_ln1085_30_fu_2534_p1;
wire   [0:0] icmp_ln1085_62_fu_2538_p2;
wire   [0:0] xor_ln1085_62_fu_2544_p2;
wire   [1:0] zext_ln218_6_fu_1570_p1;
wire   [1:0] zext_ln218_7_fu_1590_p1;
wire   [1:0] zext_ln218_8_fu_1610_p1;
wire   [1:0] zext_ln218_9_fu_1630_p1;
wire   [1:0] zext_ln218_10_fu_1650_p1;
wire   [1:0] zext_ln218_11_fu_1670_p1;
wire   [1:0] zext_ln218_12_fu_1690_p1;
wire   [1:0] zext_ln218_13_fu_1710_p1;
wire   [1:0] zext_ln218_30_fu_1890_p1;
wire   [1:0] zext_ln218_31_fu_1914_p1;
wire   [1:0] zext_ln218_32_fu_1934_p1;
wire   [1:0] zext_ln218_33_fu_1958_p1;
wire   [1:0] zext_ln218_34_fu_1978_p1;
wire   [1:0] zext_ln218_35_fu_2002_p1;
wire   [1:0] zext_ln218_36_fu_2022_p1;
wire   [1:0] zext_ln218_37_fu_2042_p1;
wire   [1:0] zext_ln218_38_fu_2062_p1;
wire   [1:0] zext_ln218_39_fu_2086_p1;
wire   [1:0] zext_ln218_40_fu_2110_p1;
wire   [1:0] zext_ln218_41_fu_2130_p1;
wire   [1:0] zext_ln218_42_fu_2150_p1;
wire   [1:0] zext_ln218_43_fu_2170_p1;
wire   [1:0] zext_ln218_44_fu_2190_p1;
wire   [1:0] zext_ln218_45_fu_2210_p1;
wire   [1:0] zext_ln218_46_fu_2230_p1;
wire   [1:0] zext_ln218_47_fu_2254_p1;
wire   [1:0] zext_ln218_48_fu_2278_p1;
wire   [1:0] zext_ln218_49_fu_2302_p1;
wire   [1:0] zext_ln218_50_fu_2326_p1;
wire   [1:0] zext_ln218_51_fu_2350_p1;
wire   [1:0] zext_ln218_52_fu_2370_p1;
wire   [1:0] zext_ln218_53_fu_2390_p1;
wire   [1:0] zext_ln218_54_fu_2410_p1;
wire   [1:0] zext_ln218_55_fu_2430_p1;
wire   [1:0] zext_ln218_56_fu_2450_p1;
wire   [1:0] zext_ln218_57_fu_2470_p1;
wire   [1:0] zext_ln218_58_fu_2490_p1;
wire   [1:0] zext_ln218_59_fu_2510_p1;
wire   [1:0] zext_ln218_60_fu_2530_p1;
wire   [1:0] zext_ln886_fu_2550_p1;
wire   [0:0] xor_ln1085_fu_2679_p2;
wire   [0:0] xor_ln1085_1_fu_2692_p2;
wire   [0:0] xor_ln1085_2_fu_2701_p2;
wire   [0:0] xor_ln1085_3_fu_2710_p2;
wire   [0:0] xor_ln1085_4_fu_2719_p2;
wire   [0:0] xor_ln1085_5_fu_2728_p2;
wire   [0:0] xor_ln1085_6_fu_2737_p2;
wire   [0:0] xor_ln1085_15_fu_2746_p2;
wire   [0:0] xor_ln1085_16_fu_2755_p2;
wire   [0:0] xor_ln1085_17_fu_2764_p2;
wire   [0:0] xor_ln1085_18_fu_2773_p2;
wire   [0:0] xor_ln1085_19_fu_2782_p2;
wire   [0:0] xor_ln1085_20_fu_2791_p2;
wire   [0:0] xor_ln1085_21_fu_2800_p2;
wire   [0:0] xor_ln1085_22_fu_2809_p2;
wire   [0:0] xor_ln1085_23_fu_2818_p2;
wire   [0:0] xor_ln1085_24_fu_2827_p2;
wire   [0:0] xor_ln1085_25_fu_2836_p2;
wire   [0:0] xor_ln1085_26_fu_2845_p2;
wire   [0:0] xor_ln1085_27_fu_2854_p2;
wire   [0:0] xor_ln1085_28_fu_2863_p2;
wire   [0:0] xor_ln1085_29_fu_2872_p2;
wire   [0:0] xor_ln1085_30_fu_2881_p2;
wire   [1:0] zext_ln218_fu_2697_p1;
wire   [1:0] zext_ln218_1_fu_2706_p1;
wire   [1:0] add_ln886_2_fu_2890_p2;
wire   [5:0] zext_ln886_1_fu_2896_p1;
wire   [5:0] result_V_fu_2684_p3;
wire   [1:0] zext_ln218_2_fu_2715_p1;
wire   [1:0] zext_ln218_3_fu_2724_p1;
wire   [1:0] add_ln886_4_fu_2906_p2;
wire   [1:0] zext_ln218_4_fu_2733_p1;
wire   [1:0] zext_ln218_5_fu_2742_p1;
wire   [1:0] add_ln886_5_fu_2916_p2;
wire   [2:0] zext_ln886_3_fu_2922_p1;
wire   [2:0] zext_ln886_2_fu_2912_p1;
wire   [2:0] add_ln886_6_fu_2926_p2;
wire   [5:0] zext_ln886_4_fu_2932_p1;
wire   [5:0] add_ln886_3_fu_2900_p2;
wire   [2:0] zext_ln886_6_fu_2945_p1;
wire   [2:0] zext_ln886_5_fu_2942_p1;
wire   [2:0] add_ln886_10_fu_2948_p2;
wire   [2:0] zext_ln886_9_fu_2961_p1;
wire   [2:0] zext_ln886_8_fu_2958_p1;
wire   [2:0] add_ln886_13_fu_2964_p2;
wire   [3:0] zext_ln886_10_fu_2970_p1;
wire   [3:0] zext_ln886_7_fu_2954_p1;
wire   [3:0] add_ln886_14_fu_2974_p2;
wire   [5:0] zext_ln886_11_fu_2980_p1;
wire   [5:0] add_ln886_7_fu_2936_p2;
wire   [1:0] zext_ln218_14_fu_2751_p1;
wire   [1:0] zext_ln218_15_fu_2760_p1;
wire   [1:0] add_ln886_16_fu_2990_p2;
wire   [1:0] zext_ln218_16_fu_2769_p1;
wire   [1:0] zext_ln218_17_fu_2778_p1;
wire   [1:0] add_ln886_17_fu_3000_p2;
wire   [2:0] zext_ln886_13_fu_3006_p1;
wire   [2:0] zext_ln886_12_fu_2996_p1;
wire   [2:0] add_ln886_18_fu_3010_p2;
wire   [1:0] zext_ln218_18_fu_2787_p1;
wire   [1:0] zext_ln218_19_fu_2796_p1;
wire   [1:0] add_ln886_19_fu_3020_p2;
wire   [1:0] zext_ln218_20_fu_2805_p1;
wire   [1:0] zext_ln218_21_fu_2814_p1;
wire   [1:0] add_ln886_20_fu_3030_p2;
wire   [2:0] zext_ln886_16_fu_3036_p1;
wire   [2:0] zext_ln886_15_fu_3026_p1;
wire   [2:0] add_ln886_21_fu_3040_p2;
wire   [3:0] zext_ln886_17_fu_3046_p1;
wire   [3:0] zext_ln886_14_fu_3016_p1;
wire   [3:0] add_ln886_22_fu_3050_p2;
wire   [1:0] zext_ln218_22_fu_2823_p1;
wire   [1:0] zext_ln218_23_fu_2832_p1;
wire   [1:0] add_ln886_23_fu_3060_p2;
wire   [1:0] zext_ln218_24_fu_2841_p1;
wire   [1:0] zext_ln218_25_fu_2850_p1;
wire   [1:0] add_ln886_24_fu_3070_p2;
wire   [2:0] zext_ln886_20_fu_3076_p1;
wire   [2:0] zext_ln886_19_fu_3066_p1;
wire   [2:0] add_ln886_25_fu_3080_p2;
wire   [1:0] zext_ln218_26_fu_2859_p1;
wire   [1:0] zext_ln218_27_fu_2868_p1;
wire   [1:0] add_ln886_26_fu_3090_p2;
wire   [1:0] zext_ln218_28_fu_2877_p1;
wire   [1:0] zext_ln218_29_fu_2886_p1;
wire   [1:0] add_ln886_27_fu_3100_p2;
wire   [2:0] zext_ln886_23_fu_3106_p1;
wire   [2:0] zext_ln886_22_fu_3096_p1;
wire   [2:0] add_ln886_28_fu_3110_p2;
wire   [3:0] zext_ln886_24_fu_3116_p1;
wire   [3:0] zext_ln886_21_fu_3086_p1;
wire   [3:0] add_ln886_29_fu_3120_p2;
wire   [4:0] zext_ln886_25_fu_3126_p1;
wire   [4:0] zext_ln886_18_fu_3056_p1;
wire   [2:0] zext_ln886_28_fu_3139_p1;
wire   [2:0] zext_ln886_27_fu_3136_p1;
wire   [2:0] add_ln886_34_fu_3142_p2;
wire   [2:0] zext_ln886_31_fu_3155_p1;
wire   [2:0] zext_ln886_30_fu_3152_p1;
wire   [2:0] add_ln886_37_fu_3158_p2;
wire   [3:0] zext_ln886_32_fu_3164_p1;
wire   [3:0] zext_ln886_29_fu_3148_p1;
wire   [3:0] add_ln886_38_fu_3168_p2;
wire   [2:0] zext_ln886_35_fu_3181_p1;
wire   [2:0] zext_ln886_34_fu_3178_p1;
wire   [2:0] add_ln886_41_fu_3184_p2;
wire   [2:0] zext_ln886_38_fu_3197_p1;
wire   [2:0] zext_ln886_37_fu_3194_p1;
wire   [2:0] add_ln886_44_fu_3200_p2;
wire   [3:0] zext_ln886_39_fu_3206_p1;
wire   [3:0] zext_ln886_36_fu_3190_p1;
wire   [3:0] add_ln886_45_fu_3210_p2;
wire   [4:0] zext_ln886_40_fu_3216_p1;
wire   [4:0] zext_ln886_33_fu_3174_p1;
wire   [4:0] add_ln886_46_fu_3220_p2;
wire   [2:0] zext_ln886_43_fu_3233_p1;
wire   [2:0] zext_ln886_42_fu_3230_p1;
wire   [2:0] add_ln886_49_fu_3236_p2;
wire   [2:0] zext_ln886_46_fu_3249_p1;
wire   [2:0] zext_ln886_45_fu_3246_p1;
wire   [2:0] add_ln886_52_fu_3252_p2;
wire   [3:0] zext_ln886_47_fu_3258_p1;
wire   [3:0] zext_ln886_44_fu_3242_p1;
wire   [3:0] add_ln886_53_fu_3262_p2;
wire   [2:0] zext_ln886_50_fu_3275_p1;
wire   [2:0] zext_ln886_49_fu_3272_p1;
wire   [2:0] add_ln886_56_fu_3278_p2;
wire   [2:0] zext_ln886_53_fu_3291_p1;
wire   [2:0] zext_ln886_52_fu_3288_p1;
wire   [2:0] add_ln886_59_fu_3294_p2;
wire   [3:0] zext_ln886_54_fu_3300_p1;
wire   [3:0] zext_ln886_51_fu_3284_p1;
wire   [3:0] add_ln886_60_fu_3304_p2;
wire   [4:0] zext_ln886_55_fu_3310_p1;
wire   [4:0] zext_ln886_48_fu_3268_p1;
wire   [4:0] add_ln886_61_fu_3314_p2;
wire   [5:0] zext_ln886_56_fu_3320_p1;
wire   [5:0] zext_ln886_41_fu_3226_p1;
wire   [5:0] zext_ln886_26_fu_3330_p1;
wire   [5:0] add_ln886_31_fu_3333_p2;
wire   [5:0] result_V_2_fu_3338_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
wire    ap_start_int;
wire   [11:0] ret_V_1_fu_1383_p00;
wire   [11:0] ret_V_fu_1356_p00;
reg    ap_condition_2673;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_7_address0),
    .ce0(p_ZL7threshs_7_ce0),
    .q0(p_ZL7threshs_7_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_8_address0),
    .ce0(p_ZL7threshs_8_ce0),
    .q0(p_ZL7threshs_8_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_9_address0),
    .ce0(p_ZL7threshs_9_ce0),
    .q0(p_ZL7threshs_9_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_10_address0),
    .ce0(p_ZL7threshs_10_ce0),
    .q0(p_ZL7threshs_10_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_11_address0),
    .ce0(p_ZL7threshs_11_ce0),
    .q0(p_ZL7threshs_11_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_12_address0),
    .ce0(p_ZL7threshs_12_ce0),
    .q0(p_ZL7threshs_12_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_13_address0),
    .ce0(p_ZL7threshs_13_ce0),
    .q0(p_ZL7threshs_13_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_14_address0),
    .ce0(p_ZL7threshs_14_ce0),
    .q0(p_ZL7threshs_14_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_15_address0),
    .ce0(p_ZL7threshs_15_ce0),
    .q0(p_ZL7threshs_15_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_16_address0),
    .ce0(p_ZL7threshs_16_ce0),
    .q0(p_ZL7threshs_16_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_17_address0),
    .ce0(p_ZL7threshs_17_ce0),
    .q0(p_ZL7threshs_17_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_18_address0),
    .ce0(p_ZL7threshs_18_ce0),
    .q0(p_ZL7threshs_18_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_19_address0),
    .ce0(p_ZL7threshs_19_ce0),
    .q0(p_ZL7threshs_19_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_20_address0),
    .ce0(p_ZL7threshs_20_ce0),
    .q0(p_ZL7threshs_20_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_21_address0),
    .ce0(p_ZL7threshs_21_ce0),
    .q0(p_ZL7threshs_21_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_22_address0),
    .ce0(p_ZL7threshs_22_ce0),
    .q0(p_ZL7threshs_22_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_23_address0),
    .ce0(p_ZL7threshs_23_ce0),
    .q0(p_ZL7threshs_23_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_24_address0),
    .ce0(p_ZL7threshs_24_ce0),
    .q0(p_ZL7threshs_24_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_25_address0),
    .ce0(p_ZL7threshs_25_ce0),
    .q0(p_ZL7threshs_25_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_26_address0),
    .ce0(p_ZL7threshs_26_ce0),
    .q0(p_ZL7threshs_26_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_27_address0),
    .ce0(p_ZL7threshs_27_ce0),
    .q0(p_ZL7threshs_27_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_28_address0),
    .ce0(p_ZL7threshs_28_ce0),
    .q0(p_ZL7threshs_28_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_29_address0),
    .ce0(p_ZL7threshs_29_ce0),
    .q0(p_ZL7threshs_29_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_30_address0),
    .ce0(p_ZL7threshs_30_ce0),
    .q0(p_ZL7threshs_30_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_31_address0),
    .ce0(p_ZL7threshs_31_ce0),
    .q0(p_ZL7threshs_31_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_32_address0),
    .ce0(p_ZL7threshs_32_ce0),
    .q0(p_ZL7threshs_32_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_33_address0),
    .ce0(p_ZL7threshs_33_ce0),
    .q0(p_ZL7threshs_33_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_34_address0),
    .ce0(p_ZL7threshs_34_ce0),
    .q0(p_ZL7threshs_34_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_35_address0),
    .ce0(p_ZL7threshs_35_ce0),
    .q0(p_ZL7threshs_35_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_36_address0),
    .ce0(p_ZL7threshs_36_ce0),
    .q0(p_ZL7threshs_36_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_37_address0),
    .ce0(p_ZL7threshs_37_ce0),
    .q0(p_ZL7threshs_37_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_38_address0),
    .ce0(p_ZL7threshs_38_ce0),
    .q0(p_ZL7threshs_38_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_39_address0),
    .ce0(p_ZL7threshs_39_ce0),
    .q0(p_ZL7threshs_39_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_40_address0),
    .ce0(p_ZL7threshs_40_ce0),
    .q0(p_ZL7threshs_40_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_41_address0),
    .ce0(p_ZL7threshs_41_ce0),
    .q0(p_ZL7threshs_41_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_42_address0),
    .ce0(p_ZL7threshs_42_ce0),
    .q0(p_ZL7threshs_42_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_43_address0),
    .ce0(p_ZL7threshs_43_ce0),
    .q0(p_ZL7threshs_43_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_44_address0),
    .ce0(p_ZL7threshs_44_ce0),
    .q0(p_ZL7threshs_44_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_45_address0),
    .ce0(p_ZL7threshs_45_ce0),
    .q0(p_ZL7threshs_45_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_46_address0),
    .ce0(p_ZL7threshs_46_ce0),
    .q0(p_ZL7threshs_46_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_47_address0),
    .ce0(p_ZL7threshs_47_ce0),
    .q0(p_ZL7threshs_47_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_48_address0),
    .ce0(p_ZL7threshs_48_ce0),
    .q0(p_ZL7threshs_48_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_49_address0),
    .ce0(p_ZL7threshs_49_ce0),
    .q0(p_ZL7threshs_49_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_50_address0),
    .ce0(p_ZL7threshs_50_ce0),
    .q0(p_ZL7threshs_50_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_51_address0),
    .ce0(p_ZL7threshs_51_ce0),
    .q0(p_ZL7threshs_51_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_52_address0),
    .ce0(p_ZL7threshs_52_ce0),
    .q0(p_ZL7threshs_52_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_53_address0),
    .ce0(p_ZL7threshs_53_ce0),
    .q0(p_ZL7threshs_53_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_54_address0),
    .ce0(p_ZL7threshs_54_ce0),
    .q0(p_ZL7threshs_54_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_55_address0),
    .ce0(p_ZL7threshs_55_ce0),
    .q0(p_ZL7threshs_55_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_56_address0),
    .ce0(p_ZL7threshs_56_ce0),
    .q0(p_ZL7threshs_56_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_57_address0),
    .ce0(p_ZL7threshs_57_ce0),
    .q0(p_ZL7threshs_57_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_58_address0),
    .ce0(p_ZL7threshs_58_ce0),
    .q0(p_ZL7threshs_58_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_59_address0),
    .ce0(p_ZL7threshs_59_ce0),
    .q0(p_ZL7threshs_59_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_60_address0),
    .ce0(p_ZL7threshs_60_ce0),
    .q0(p_ZL7threshs_60_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_61_address0),
    .ce0(p_ZL7threshs_61_ce0),
    .q0(p_ZL7threshs_61_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
p_ZL7threshs_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_62_address0),
    .ce0(p_ZL7threshs_62_ce0),
    .q0(p_ZL7threshs_62_q0)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mux_832_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .din4_WIDTH( 12 ),
    .din5_WIDTH( 12 ),
    .din6_WIDTH( 12 ),
    .din7_WIDTH( 12 ),
    .din8_WIDTH( 32 ),
    .dout_WIDTH( 12 ))
mux_832_12_1_1_U1(
    .din0(inputBuf_V_fu_234),
    .din1(inputBuf_V_1_fu_238),
    .din2(inputBuf_V_2_fu_242),
    .din3(inputBuf_V_3_fu_246),
    .din4(inputBuf_V_4_fu_250),
    .din5(inputBuf_V_5_fu_254),
    .din6(inputBuf_V_6_fu_258),
    .din7(inputBuf_V_7_fu_262),
    .din8(ap_sig_allocacmp_sf_load),
    .dout(tmp_fu_1197_p10)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mul_6ns_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6ns_6s_12_1_1_U2(
    .din0(ret_V_fu_1356_p0),
    .din1(local_temp_V_reg_3460),
    .dout(ret_V_fu_1356_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_mul_6ns_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6ns_6s_12_1_1_U3(
    .din0(ret_V_1_fu_1383_p0),
    .din1(local_temp_V_1_reg_3465),
    .dout(ret_V_1_fu_1383_p2)
);

StreamingDataflowPartition_1_MatrixVectorActivation_4_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1108 <= tmp_fu_1197_p10;
    end else if (((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd2) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd3) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd4) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd5) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd6) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd7) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1108 <= tmp_2_fu_1219_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_1108 <= ap_phi_reg_pp0_iter0_inElem_reg_1108;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2673)) begin
        if ((icmp_ln248_fu_1149_p2 == 1'd0)) begin
            i_fu_226 <= i_2_fu_1155_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_226 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2673)) begin
        if (((icmp_ln289_fu_1296_p2 == 1'd1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
            nf_1_fu_266 <= nf_2_fu_1322_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_266 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2673)) begin
        if (((icmp_ln289_fu_1296_p2 == 1'd1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
            sf_fu_222 <= 32'd0;
        end else if (((icmp_ln289_fu_1296_p2 == 1'd0) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
            sf_fu_222 <= sf_1_fu_1290_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_222 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_3426_pp0_iter1_reg == 1'd0))) begin
        accu_V_1_fu_230 <= accu_V_fu_1478_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (icmp_ln289_reg_3470_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln248_reg_3426_pp0_iter1_reg == 1'd0))) begin
        add_ln886_11_reg_3924 <= add_ln886_11_fu_2566_p2;
        add_ln886_12_reg_3929 <= add_ln886_12_fu_2572_p2;
        add_ln886_32_reg_3934 <= add_ln886_32_fu_2578_p2;
        add_ln886_33_reg_3939 <= add_ln886_33_fu_2584_p2;
        add_ln886_35_reg_3944 <= add_ln886_35_fu_2590_p2;
        add_ln886_36_reg_3949 <= add_ln886_36_fu_2596_p2;
        add_ln886_39_reg_3954 <= add_ln886_39_fu_2602_p2;
        add_ln886_40_reg_3959 <= add_ln886_40_fu_2608_p2;
        add_ln886_42_reg_3964 <= add_ln886_42_fu_2614_p2;
        add_ln886_43_reg_3969 <= add_ln886_43_fu_2620_p2;
        add_ln886_47_reg_3974 <= add_ln886_47_fu_2626_p2;
        add_ln886_48_reg_3979 <= add_ln886_48_fu_2632_p2;
        add_ln886_50_reg_3984 <= add_ln886_50_fu_2638_p2;
        add_ln886_51_reg_3989 <= add_ln886_51_fu_2644_p2;
        add_ln886_54_reg_3994 <= add_ln886_54_fu_2650_p2;
        add_ln886_55_reg_3999 <= add_ln886_55_fu_2656_p2;
        add_ln886_57_reg_4004 <= add_ln886_57_fu_2662_p2;
        add_ln886_58_reg_4009 <= add_ln886_58_fu_2668_p2;
        add_ln886_8_reg_3914 <= add_ln886_8_fu_2554_p2;
        add_ln886_9_reg_3919 <= add_ln886_9_fu_2560_p2;
        icmp_ln1085_15_reg_3834 <= icmp_ln1085_15_fu_1718_p2;
        icmp_ln1085_16_reg_3839 <= icmp_ln1085_16_fu_1728_p2;
        icmp_ln1085_17_reg_3844 <= icmp_ln1085_17_fu_1738_p2;
        icmp_ln1085_18_reg_3849 <= icmp_ln1085_18_fu_1748_p2;
        icmp_ln1085_19_reg_3854 <= icmp_ln1085_19_fu_1758_p2;
        icmp_ln1085_1_reg_3804 <= icmp_ln1085_1_fu_1498_p2;
        icmp_ln1085_20_reg_3859 <= icmp_ln1085_20_fu_1768_p2;
        icmp_ln1085_21_reg_3864 <= icmp_ln1085_21_fu_1778_p2;
        icmp_ln1085_22_reg_3869 <= icmp_ln1085_22_fu_1788_p2;
        icmp_ln1085_23_reg_3874 <= icmp_ln1085_23_fu_1798_p2;
        icmp_ln1085_24_reg_3879 <= icmp_ln1085_24_fu_1808_p2;
        icmp_ln1085_25_reg_3884 <= icmp_ln1085_25_fu_1818_p2;
        icmp_ln1085_26_reg_3889 <= icmp_ln1085_26_fu_1828_p2;
        icmp_ln1085_27_reg_3894 <= icmp_ln1085_27_fu_1838_p2;
        icmp_ln1085_28_reg_3899 <= icmp_ln1085_28_fu_1848_p2;
        icmp_ln1085_29_reg_3904 <= icmp_ln1085_29_fu_1858_p2;
        icmp_ln1085_2_reg_3809 <= icmp_ln1085_2_fu_1508_p2;
        icmp_ln1085_30_reg_3909 <= icmp_ln1085_30_fu_1868_p2;
        icmp_ln1085_3_reg_3814 <= icmp_ln1085_3_fu_1518_p2;
        icmp_ln1085_4_reg_3819 <= icmp_ln1085_4_fu_1528_p2;
        icmp_ln1085_5_reg_3824 <= icmp_ln1085_5_fu_1538_p2;
        icmp_ln1085_6_reg_3829 <= icmp_ln1085_6_fu_1548_p2;
        icmp_ln1085_reg_3799 <= icmp_ln1085_fu_1488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (icmp_ln289_reg_3470_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_iter3_fsm_state4) & (icmp_ln248_reg_3426_pp0_iter2_reg == 1'd0))) begin
        add_ln886_15_reg_4014 <= add_ln886_15_fu_2984_p2;
        add_ln886_30_reg_4019 <= add_ln886_30_fu_3130_p2;
        add_ln886_62_reg_4024 <= add_ln886_62_fu_3324_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln248_reg_3426_pp0_iter0_reg == 1'd0))) begin
        add_ln886_reg_3479 <= add_ln886_fu_1393_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln248_reg_3426 <= icmp_ln248_fu_1149_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln248_reg_3426_pp0_iter1_reg <= icmp_ln248_reg_3426;
        icmp_ln271_reg_3455_pp0_iter1_reg <= icmp_ln271_reg_3455;
        icmp_ln289_reg_3470_pp0_iter1_reg <= icmp_ln289_reg_3470;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln248_reg_3426_pp0_iter2_reg <= icmp_ln248_reg_3426_pp0_iter1_reg;
        icmp_ln289_reg_3470_pp0_iter2_reg <= icmp_ln289_reg_3470_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln248_reg_3426_pp0_iter3_reg <= icmp_ln248_reg_3426_pp0_iter2_reg;
        icmp_ln289_reg_3470_pp0_iter3_reg <= icmp_ln289_reg_3470_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        icmp_ln271_reg_3455 <= icmp_ln271_fu_1270_p2;
        icmp_ln289_reg_3470 <= icmp_ln289_fu_1296_p2;
        local_temp_V_1_reg_3465 <= {{weights_V_TDATA[11:6]}};
        local_temp_V_reg_3460 <= local_temp_V_fu_1276_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        inputBuf_V_1_fu_238 <= tmp_2_fu_1219_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd2) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        inputBuf_V_2_fu_242 <= tmp_2_fu_1219_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd3) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        inputBuf_V_3_fu_246 <= tmp_2_fu_1219_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd4) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        inputBuf_V_4_fu_250 <= tmp_2_fu_1219_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd5) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        inputBuf_V_5_fu_254 <= tmp_2_fu_1219_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd6) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        inputBuf_V_6_fu_258 <= tmp_2_fu_1219_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd7) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        inputBuf_V_7_fu_262 <= tmp_2_fu_1219_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln252_fu_1164_p2 == 1'd1) & (trunc_ln256_fu_1223_p1 == 3'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        inputBuf_V_fu_234 <= tmp_2_fu_1219_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (icmp_ln289_fu_1296_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        nf_1_load_reg_3474 <= ap_sig_allocacmp_nf_1_load;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 15'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_226;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_1_load = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load = nf_1_fu_266;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_1_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_1_load_1 = nf_1_fu_266;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_load = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load = sf_fu_222;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_load_1 = sf_fu_222;
    end
end

always @ (*) begin
    if (((ap_predicate_op48_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (ap_predicate_op48_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op680_write_state5 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter4_fsm_state5) & (ap_predicate_op680_write_state5 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_10_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_11_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_12_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_13_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_14_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_15_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_16_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_17_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_18_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_19_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_20_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_21_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_22_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_23_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_24_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_25_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_26_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_27_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_28_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_29_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_30_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_31_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_32_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_33_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_34_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_35_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_36_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_37_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_38_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_39_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_40_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_41_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_42_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_43_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_44_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_45_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_46_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_47_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_48_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_49_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_50_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_51_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_52_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_53_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_54_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_55_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_56_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_57_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_58_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_59_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_60_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_61_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_62_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_7_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_8_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_9_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln248_fu_1149_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else if (((~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))) & (icmp_ln248_reg_3426_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

assign accu_V_fu_1478_p2 = ($signed(sext_ln886_1_fu_1475_p1) + $signed(select_ln271_fu_1468_p3));

assign add_ln886_10_fu_2948_p2 = (zext_ln886_6_fu_2945_p1 + zext_ln886_5_fu_2942_p1);

assign add_ln886_11_fu_2566_p2 = (zext_ln218_10_fu_1650_p1 + zext_ln218_11_fu_1670_p1);

assign add_ln886_12_fu_2572_p2 = (zext_ln218_12_fu_1690_p1 + zext_ln218_13_fu_1710_p1);

assign add_ln886_13_fu_2964_p2 = (zext_ln886_9_fu_2961_p1 + zext_ln886_8_fu_2958_p1);

assign add_ln886_14_fu_2974_p2 = (zext_ln886_10_fu_2970_p1 + zext_ln886_7_fu_2954_p1);

assign add_ln886_15_fu_2984_p2 = (zext_ln886_11_fu_2980_p1 + add_ln886_7_fu_2936_p2);

assign add_ln886_16_fu_2990_p2 = (zext_ln218_14_fu_2751_p1 + zext_ln218_15_fu_2760_p1);

assign add_ln886_17_fu_3000_p2 = (zext_ln218_16_fu_2769_p1 + zext_ln218_17_fu_2778_p1);

assign add_ln886_18_fu_3010_p2 = (zext_ln886_13_fu_3006_p1 + zext_ln886_12_fu_2996_p1);

assign add_ln886_19_fu_3020_p2 = (zext_ln218_18_fu_2787_p1 + zext_ln218_19_fu_2796_p1);

assign add_ln886_20_fu_3030_p2 = (zext_ln218_20_fu_2805_p1 + zext_ln218_21_fu_2814_p1);

assign add_ln886_21_fu_3040_p2 = (zext_ln886_16_fu_3036_p1 + zext_ln886_15_fu_3026_p1);

assign add_ln886_22_fu_3050_p2 = (zext_ln886_17_fu_3046_p1 + zext_ln886_14_fu_3016_p1);

assign add_ln886_23_fu_3060_p2 = (zext_ln218_22_fu_2823_p1 + zext_ln218_23_fu_2832_p1);

assign add_ln886_24_fu_3070_p2 = (zext_ln218_24_fu_2841_p1 + zext_ln218_25_fu_2850_p1);

assign add_ln886_25_fu_3080_p2 = (zext_ln886_20_fu_3076_p1 + zext_ln886_19_fu_3066_p1);

assign add_ln886_26_fu_3090_p2 = (zext_ln218_26_fu_2859_p1 + zext_ln218_27_fu_2868_p1);

assign add_ln886_27_fu_3100_p2 = (zext_ln218_28_fu_2877_p1 + zext_ln218_29_fu_2886_p1);

assign add_ln886_28_fu_3110_p2 = (zext_ln886_23_fu_3106_p1 + zext_ln886_22_fu_3096_p1);

assign add_ln886_29_fu_3120_p2 = (zext_ln886_24_fu_3116_p1 + zext_ln886_21_fu_3086_p1);

assign add_ln886_2_fu_2890_p2 = (zext_ln218_fu_2697_p1 + zext_ln218_1_fu_2706_p1);

assign add_ln886_30_fu_3130_p2 = (zext_ln886_25_fu_3126_p1 + zext_ln886_18_fu_3056_p1);

assign add_ln886_31_fu_3333_p2 = (zext_ln886_26_fu_3330_p1 + add_ln886_15_reg_4014);

assign add_ln886_32_fu_2578_p2 = (zext_ln218_30_fu_1890_p1 + zext_ln218_31_fu_1914_p1);

assign add_ln886_33_fu_2584_p2 = (zext_ln218_32_fu_1934_p1 + zext_ln218_33_fu_1958_p1);

assign add_ln886_34_fu_3142_p2 = (zext_ln886_28_fu_3139_p1 + zext_ln886_27_fu_3136_p1);

assign add_ln886_35_fu_2590_p2 = (zext_ln218_34_fu_1978_p1 + zext_ln218_35_fu_2002_p1);

assign add_ln886_36_fu_2596_p2 = (zext_ln218_36_fu_2022_p1 + zext_ln218_37_fu_2042_p1);

assign add_ln886_37_fu_3158_p2 = (zext_ln886_31_fu_3155_p1 + zext_ln886_30_fu_3152_p1);

assign add_ln886_38_fu_3168_p2 = (zext_ln886_32_fu_3164_p1 + zext_ln886_29_fu_3148_p1);

assign add_ln886_39_fu_2602_p2 = (zext_ln218_38_fu_2062_p1 + zext_ln218_39_fu_2086_p1);

assign add_ln886_3_fu_2900_p2 = (zext_ln886_1_fu_2896_p1 + result_V_fu_2684_p3);

assign add_ln886_40_fu_2608_p2 = (zext_ln218_40_fu_2110_p1 + zext_ln218_41_fu_2130_p1);

assign add_ln886_41_fu_3184_p2 = (zext_ln886_35_fu_3181_p1 + zext_ln886_34_fu_3178_p1);

assign add_ln886_42_fu_2614_p2 = (zext_ln218_42_fu_2150_p1 + zext_ln218_43_fu_2170_p1);

assign add_ln886_43_fu_2620_p2 = (zext_ln218_44_fu_2190_p1 + zext_ln218_45_fu_2210_p1);

assign add_ln886_44_fu_3200_p2 = (zext_ln886_38_fu_3197_p1 + zext_ln886_37_fu_3194_p1);

assign add_ln886_45_fu_3210_p2 = (zext_ln886_39_fu_3206_p1 + zext_ln886_36_fu_3190_p1);

assign add_ln886_46_fu_3220_p2 = (zext_ln886_40_fu_3216_p1 + zext_ln886_33_fu_3174_p1);

assign add_ln886_47_fu_2626_p2 = (zext_ln218_46_fu_2230_p1 + zext_ln218_47_fu_2254_p1);

assign add_ln886_48_fu_2632_p2 = (zext_ln218_48_fu_2278_p1 + zext_ln218_49_fu_2302_p1);

assign add_ln886_49_fu_3236_p2 = (zext_ln886_43_fu_3233_p1 + zext_ln886_42_fu_3230_p1);

assign add_ln886_4_fu_2906_p2 = (zext_ln218_2_fu_2715_p1 + zext_ln218_3_fu_2724_p1);

assign add_ln886_50_fu_2638_p2 = (zext_ln218_50_fu_2326_p1 + zext_ln218_51_fu_2350_p1);

assign add_ln886_51_fu_2644_p2 = (zext_ln218_52_fu_2370_p1 + zext_ln218_53_fu_2390_p1);

assign add_ln886_52_fu_3252_p2 = (zext_ln886_46_fu_3249_p1 + zext_ln886_45_fu_3246_p1);

assign add_ln886_53_fu_3262_p2 = (zext_ln886_47_fu_3258_p1 + zext_ln886_44_fu_3242_p1);

assign add_ln886_54_fu_2650_p2 = (zext_ln218_54_fu_2410_p1 + zext_ln218_55_fu_2430_p1);

assign add_ln886_55_fu_2656_p2 = (zext_ln218_56_fu_2450_p1 + zext_ln218_57_fu_2470_p1);

assign add_ln886_56_fu_3278_p2 = (zext_ln886_50_fu_3275_p1 + zext_ln886_49_fu_3272_p1);

assign add_ln886_57_fu_2662_p2 = (zext_ln218_58_fu_2490_p1 + zext_ln218_59_fu_2510_p1);

assign add_ln886_58_fu_2668_p2 = (zext_ln218_60_fu_2530_p1 + zext_ln886_fu_2550_p1);

assign add_ln886_59_fu_3294_p2 = (zext_ln886_53_fu_3291_p1 + zext_ln886_52_fu_3288_p1);

assign add_ln886_5_fu_2916_p2 = (zext_ln218_4_fu_2733_p1 + zext_ln218_5_fu_2742_p1);

assign add_ln886_60_fu_3304_p2 = (zext_ln886_54_fu_3300_p1 + zext_ln886_51_fu_3284_p1);

assign add_ln886_61_fu_3314_p2 = (zext_ln886_55_fu_3310_p1 + zext_ln886_48_fu_3268_p1);

assign add_ln886_62_fu_3324_p2 = (zext_ln886_56_fu_3320_p1 + zext_ln886_41_fu_3226_p1);

assign add_ln886_6_fu_2926_p2 = (zext_ln886_3_fu_2922_p1 + zext_ln886_2_fu_2912_p1);

assign add_ln886_7_fu_2936_p2 = (zext_ln886_4_fu_2932_p1 + add_ln886_3_fu_2900_p2);

assign add_ln886_8_fu_2554_p2 = (zext_ln218_6_fu_1570_p1 + zext_ln218_7_fu_1590_p1);

assign add_ln886_9_fu_2560_p2 = (zext_ln218_8_fu_1610_p1 + zext_ln218_9_fu_1630_p1);

assign add_ln886_fu_1393_p2 = ($signed(sext_ln674_fu_1362_p1) + $signed(sext_ln886_fu_1389_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_2673 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1149_p2 == 1'd0)) | ((ap_predicate_op48_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter4_fsm_state5) & ((1'b1 == ap_block_state5_io) | ((out_V_TREADY == 1'b0) & (ap_predicate_op680_write_state5 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_1108 = 'bx;

always @ (*) begin
    ap_predicate_op48_read_state1 = ((icmp_ln252_fu_1164_p2 == 1'd1) & (icmp_ln248_fu_1149_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op680_write_state5 = ((icmp_ln289_reg_3470_pp0_iter3_reg == 1'd1) & (icmp_ln248_reg_3426_pp0_iter3_reg == 1'd0));
end

assign i_2_fu_1155_p2 = (ap_sig_allocacmp_i_1 + 15'd1);

assign icmp_ln1085_10_fu_1618_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_10_fu_1614_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_11_fu_1638_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_11_fu_1634_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_12_fu_1658_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_12_fu_1654_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_13_fu_1678_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_13_fu_1674_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_14_fu_1698_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_14_fu_1694_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_15_fu_1718_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_15_fu_1714_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_16_fu_1728_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_16_fu_1724_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_17_fu_1738_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_17_fu_1734_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_18_fu_1748_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_18_fu_1744_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_19_fu_1758_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_19_fu_1754_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_1_fu_1498_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_1_fu_1494_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_20_fu_1768_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_20_fu_1764_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_21_fu_1778_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_21_fu_1774_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_22_fu_1788_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_22_fu_1784_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_23_fu_1798_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_23_fu_1794_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_24_fu_1808_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_24_fu_1804_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_25_fu_1818_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_25_fu_1814_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_26_fu_1828_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_26_fu_1824_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_27_fu_1838_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_27_fu_1834_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_28_fu_1848_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_28_fu_1844_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_29_fu_1858_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_29_fu_1854_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_2_fu_1508_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_2_fu_1504_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_30_fu_1868_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_30_fu_1864_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_31_fu_1878_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_31_fu_1874_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_32_fu_1902_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_fu_1898_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_33_fu_1922_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_1_fu_1918_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_34_fu_1946_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_2_fu_1942_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_35_fu_1966_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_3_fu_1962_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_36_fu_1990_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_4_fu_1986_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_37_fu_2010_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_5_fu_2006_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_38_fu_2030_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_6_fu_2026_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_39_fu_2050_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_7_fu_2046_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_3_fu_1518_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_3_fu_1514_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_40_fu_2074_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_8_fu_2070_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_41_fu_2098_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_9_fu_2094_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_42_fu_2118_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_10_fu_2114_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_43_fu_2138_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_11_fu_2134_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_44_fu_2158_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_12_fu_2154_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_45_fu_2178_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_13_fu_2174_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_46_fu_2198_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_14_fu_2194_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_47_fu_2218_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_15_fu_2214_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_48_fu_2242_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_16_fu_2238_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_49_fu_2266_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_17_fu_2262_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_4_fu_1528_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_4_fu_1524_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_50_fu_2290_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_18_fu_2286_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_51_fu_2314_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_19_fu_2310_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_52_fu_2338_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_20_fu_2334_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_53_fu_2358_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_21_fu_2354_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_54_fu_2378_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_22_fu_2374_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_55_fu_2398_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_23_fu_2394_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_56_fu_2418_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_24_fu_2414_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_57_fu_2438_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_25_fu_2434_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_58_fu_2458_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_26_fu_2454_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_59_fu_2478_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_27_fu_2474_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_5_fu_1538_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_5_fu_1534_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_60_fu_2498_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_28_fu_2494_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_61_fu_2518_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_29_fu_2514_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_62_fu_2538_p2 = (($signed(accu_V_fu_1478_p2) < $signed(zext_ln1085_30_fu_2534_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_6_fu_1548_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_6_fu_1544_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_7_fu_1558_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_7_fu_1554_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_8_fu_1578_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_8_fu_1574_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_9_fu_1598_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_9_fu_1594_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1085_fu_1488_p2 = (($signed(accu_V_fu_1478_p2) < $signed(sext_ln1085_fu_1484_p1)) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_1149_p2 = ((ap_sig_allocacmp_i_1 == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln248_reg_3426_pp0_iter0_reg = icmp_ln248_reg_3426;

assign icmp_ln252_fu_1164_p2 = ((ap_sig_allocacmp_nf_1_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1270_p2 = ((ap_sig_allocacmp_sf_load_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1296_p2 = ((sf_1_fu_1290_p2 == 32'd8) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1316_p2 = ((nf_fu_1310_p2 == 32'd32) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1399_p1 = nf_1_load_reg_3474;

assign local_temp_V_fu_1276_p1 = weights_V_TDATA[5:0];

assign nf_2_fu_1322_p3 = ((icmp_ln301_fu_1316_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1310_p2);

assign nf_fu_1310_p2 = (ap_sig_allocacmp_nf_1_load + 32'd1);

assign out_V_TDATA = result_V_2_fu_3338_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_10_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_11_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_12_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_13_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_14_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_15_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_16_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_17_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_18_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_19_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_20_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_21_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_22_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_23_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_24_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_25_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_26_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_27_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_28_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_29_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_30_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_31_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_32_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_33_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_34_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_35_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_36_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_37_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_38_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_39_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_40_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_41_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_42_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_43_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_44_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_45_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_46_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_47_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_48_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_49_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_50_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_51_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_52_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_53_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_54_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_55_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_56_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_57_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_58_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_59_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_60_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_61_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_62_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_7_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_8_address0 = idxprom2_i_fu_1399_p1;

assign p_ZL7threshs_9_address0 = idxprom2_i_fu_1399_p1;

assign r_V_1_fu_1366_p4 = {{ap_phi_reg_pp0_iter1_inElem_reg_1108[11:6]}};

assign r_V_fu_1345_p1 = ap_phi_reg_pp0_iter1_inElem_reg_1108[5:0];

assign result_V_2_fu_3338_p2 = (add_ln886_62_reg_4024 + add_ln886_31_fu_3333_p2);

assign result_V_fu_2684_p3 = {{5'd16}, {xor_ln1085_fu_2679_p2}};

assign ret_V_1_fu_1383_p0 = ret_V_1_fu_1383_p00;

assign ret_V_1_fu_1383_p00 = r_V_1_fu_1366_p4;

assign ret_V_fu_1356_p0 = ret_V_fu_1356_p00;

assign ret_V_fu_1356_p00 = r_V_fu_1345_p1;

assign select_ln271_fu_1468_p3 = ((icmp_ln271_reg_3455_pp0_iter1_reg[0:0] == 1'b1) ? 16'd0 : accu_V_1_fu_230);

assign sext_ln1085_10_fu_1614_p1 = $signed(p_ZL7threshs_10_q0);

assign sext_ln1085_11_fu_1634_p1 = $signed(p_ZL7threshs_11_q0);

assign sext_ln1085_12_fu_1654_p1 = $signed(p_ZL7threshs_12_q0);

assign sext_ln1085_13_fu_1674_p1 = $signed(p_ZL7threshs_13_q0);

assign sext_ln1085_14_fu_1694_p1 = $signed(p_ZL7threshs_14_q0);

assign sext_ln1085_15_fu_1714_p1 = $signed(p_ZL7threshs_15_q0);

assign sext_ln1085_16_fu_1724_p1 = $signed(p_ZL7threshs_16_q0);

assign sext_ln1085_17_fu_1734_p1 = $signed(p_ZL7threshs_17_q0);

assign sext_ln1085_18_fu_1744_p1 = $signed(p_ZL7threshs_18_q0);

assign sext_ln1085_19_fu_1754_p1 = $signed(p_ZL7threshs_19_q0);

assign sext_ln1085_1_fu_1494_p1 = $signed(p_ZL7threshs_1_q0);

assign sext_ln1085_20_fu_1764_p1 = $signed(p_ZL7threshs_20_q0);

assign sext_ln1085_21_fu_1774_p1 = $signed(p_ZL7threshs_21_q0);

assign sext_ln1085_22_fu_1784_p1 = $signed(p_ZL7threshs_22_q0);

assign sext_ln1085_23_fu_1794_p1 = $signed(p_ZL7threshs_23_q0);

assign sext_ln1085_24_fu_1804_p1 = $signed(p_ZL7threshs_24_q0);

assign sext_ln1085_25_fu_1814_p1 = $signed(p_ZL7threshs_25_q0);

assign sext_ln1085_26_fu_1824_p1 = $signed(p_ZL7threshs_26_q0);

assign sext_ln1085_27_fu_1834_p1 = $signed(p_ZL7threshs_27_q0);

assign sext_ln1085_28_fu_1844_p1 = $signed(p_ZL7threshs_28_q0);

assign sext_ln1085_29_fu_1854_p1 = $signed(p_ZL7threshs_29_q0);

assign sext_ln1085_2_fu_1504_p1 = $signed(p_ZL7threshs_2_q0);

assign sext_ln1085_30_fu_1864_p1 = $signed(p_ZL7threshs_30_q0);

assign sext_ln1085_31_fu_1874_p1 = $signed(p_ZL7threshs_31_q0);

assign sext_ln1085_32_fu_1894_p1 = $signed(p_ZL7threshs_32_q0);

assign sext_ln1085_33_fu_1938_p1 = $signed(p_ZL7threshs_34_q0);

assign sext_ln1085_34_fu_1982_p1 = $signed(p_ZL7threshs_36_q0);

assign sext_ln1085_35_fu_2066_p1 = $signed(p_ZL7threshs_40_q0);

assign sext_ln1085_36_fu_2090_p1 = $signed(p_ZL7threshs_41_q0);

assign sext_ln1085_37_fu_2234_p1 = $signed(p_ZL7threshs_48_q0);

assign sext_ln1085_38_fu_2258_p1 = $signed(p_ZL7threshs_49_q0);

assign sext_ln1085_39_fu_2282_p1 = $signed(p_ZL7threshs_50_q0);

assign sext_ln1085_3_fu_1514_p1 = $signed(p_ZL7threshs_3_q0);

assign sext_ln1085_40_fu_2306_p1 = $signed(p_ZL7threshs_51_q0);

assign sext_ln1085_41_fu_2330_p1 = $signed(p_ZL7threshs_52_q0);

assign sext_ln1085_4_fu_1524_p1 = $signed(p_ZL7threshs_4_q0);

assign sext_ln1085_5_fu_1534_p1 = $signed(p_ZL7threshs_5_q0);

assign sext_ln1085_6_fu_1544_p1 = $signed(p_ZL7threshs_6_q0);

assign sext_ln1085_7_fu_1554_p1 = $signed(p_ZL7threshs_7_q0);

assign sext_ln1085_8_fu_1574_p1 = $signed(p_ZL7threshs_8_q0);

assign sext_ln1085_9_fu_1594_p1 = $signed(p_ZL7threshs_9_q0);

assign sext_ln1085_fu_1484_p1 = $signed(p_ZL7threshs_0_q0);

assign sext_ln674_fu_1362_p1 = ret_V_fu_1356_p2;

assign sext_ln886_1_fu_1475_p1 = $signed(add_ln886_reg_3479);

assign sext_ln886_fu_1389_p1 = ret_V_1_fu_1383_p2;

assign sf_1_fu_1290_p2 = (ap_sig_allocacmp_sf_load_1 + 32'd1);

assign tmp_2_fu_1219_p1 = in0_V_TDATA[11:0];

assign trunc_ln256_fu_1223_p1 = ap_sig_allocacmp_sf_load[2:0];

assign xor_ln1085_10_fu_1624_p2 = (icmp_ln1085_10_fu_1618_p2 ^ 1'd1);

assign xor_ln1085_11_fu_1644_p2 = (icmp_ln1085_11_fu_1638_p2 ^ 1'd1);

assign xor_ln1085_12_fu_1664_p2 = (icmp_ln1085_12_fu_1658_p2 ^ 1'd1);

assign xor_ln1085_13_fu_1684_p2 = (icmp_ln1085_13_fu_1678_p2 ^ 1'd1);

assign xor_ln1085_14_fu_1704_p2 = (icmp_ln1085_14_fu_1698_p2 ^ 1'd1);

assign xor_ln1085_15_fu_2746_p2 = (icmp_ln1085_15_reg_3834 ^ 1'd1);

assign xor_ln1085_16_fu_2755_p2 = (icmp_ln1085_16_reg_3839 ^ 1'd1);

assign xor_ln1085_17_fu_2764_p2 = (icmp_ln1085_17_reg_3844 ^ 1'd1);

assign xor_ln1085_18_fu_2773_p2 = (icmp_ln1085_18_reg_3849 ^ 1'd1);

assign xor_ln1085_19_fu_2782_p2 = (icmp_ln1085_19_reg_3854 ^ 1'd1);

assign xor_ln1085_1_fu_2692_p2 = (icmp_ln1085_1_reg_3804 ^ 1'd1);

assign xor_ln1085_20_fu_2791_p2 = (icmp_ln1085_20_reg_3859 ^ 1'd1);

assign xor_ln1085_21_fu_2800_p2 = (icmp_ln1085_21_reg_3864 ^ 1'd1);

assign xor_ln1085_22_fu_2809_p2 = (icmp_ln1085_22_reg_3869 ^ 1'd1);

assign xor_ln1085_23_fu_2818_p2 = (icmp_ln1085_23_reg_3874 ^ 1'd1);

assign xor_ln1085_24_fu_2827_p2 = (icmp_ln1085_24_reg_3879 ^ 1'd1);

assign xor_ln1085_25_fu_2836_p2 = (icmp_ln1085_25_reg_3884 ^ 1'd1);

assign xor_ln1085_26_fu_2845_p2 = (icmp_ln1085_26_reg_3889 ^ 1'd1);

assign xor_ln1085_27_fu_2854_p2 = (icmp_ln1085_27_reg_3894 ^ 1'd1);

assign xor_ln1085_28_fu_2863_p2 = (icmp_ln1085_28_reg_3899 ^ 1'd1);

assign xor_ln1085_29_fu_2872_p2 = (icmp_ln1085_29_reg_3904 ^ 1'd1);

assign xor_ln1085_2_fu_2701_p2 = (icmp_ln1085_2_reg_3809 ^ 1'd1);

assign xor_ln1085_30_fu_2881_p2 = (icmp_ln1085_30_reg_3909 ^ 1'd1);

assign xor_ln1085_31_fu_1884_p2 = (icmp_ln1085_31_fu_1878_p2 ^ 1'd1);

assign xor_ln1085_32_fu_1908_p2 = (icmp_ln1085_32_fu_1902_p2 ^ 1'd1);

assign xor_ln1085_33_fu_1928_p2 = (icmp_ln1085_33_fu_1922_p2 ^ 1'd1);

assign xor_ln1085_34_fu_1952_p2 = (icmp_ln1085_34_fu_1946_p2 ^ 1'd1);

assign xor_ln1085_35_fu_1972_p2 = (icmp_ln1085_35_fu_1966_p2 ^ 1'd1);

assign xor_ln1085_36_fu_1996_p2 = (icmp_ln1085_36_fu_1990_p2 ^ 1'd1);

assign xor_ln1085_37_fu_2016_p2 = (icmp_ln1085_37_fu_2010_p2 ^ 1'd1);

assign xor_ln1085_38_fu_2036_p2 = (icmp_ln1085_38_fu_2030_p2 ^ 1'd1);

assign xor_ln1085_39_fu_2056_p2 = (icmp_ln1085_39_fu_2050_p2 ^ 1'd1);

assign xor_ln1085_3_fu_2710_p2 = (icmp_ln1085_3_reg_3814 ^ 1'd1);

assign xor_ln1085_40_fu_2080_p2 = (icmp_ln1085_40_fu_2074_p2 ^ 1'd1);

assign xor_ln1085_41_fu_2104_p2 = (icmp_ln1085_41_fu_2098_p2 ^ 1'd1);

assign xor_ln1085_42_fu_2124_p2 = (icmp_ln1085_42_fu_2118_p2 ^ 1'd1);

assign xor_ln1085_43_fu_2144_p2 = (icmp_ln1085_43_fu_2138_p2 ^ 1'd1);

assign xor_ln1085_44_fu_2164_p2 = (icmp_ln1085_44_fu_2158_p2 ^ 1'd1);

assign xor_ln1085_45_fu_2184_p2 = (icmp_ln1085_45_fu_2178_p2 ^ 1'd1);

assign xor_ln1085_46_fu_2204_p2 = (icmp_ln1085_46_fu_2198_p2 ^ 1'd1);

assign xor_ln1085_47_fu_2224_p2 = (icmp_ln1085_47_fu_2218_p2 ^ 1'd1);

assign xor_ln1085_48_fu_2248_p2 = (icmp_ln1085_48_fu_2242_p2 ^ 1'd1);

assign xor_ln1085_49_fu_2272_p2 = (icmp_ln1085_49_fu_2266_p2 ^ 1'd1);

assign xor_ln1085_4_fu_2719_p2 = (icmp_ln1085_4_reg_3819 ^ 1'd1);

assign xor_ln1085_50_fu_2296_p2 = (icmp_ln1085_50_fu_2290_p2 ^ 1'd1);

assign xor_ln1085_51_fu_2320_p2 = (icmp_ln1085_51_fu_2314_p2 ^ 1'd1);

assign xor_ln1085_52_fu_2344_p2 = (icmp_ln1085_52_fu_2338_p2 ^ 1'd1);

assign xor_ln1085_53_fu_2364_p2 = (icmp_ln1085_53_fu_2358_p2 ^ 1'd1);

assign xor_ln1085_54_fu_2384_p2 = (icmp_ln1085_54_fu_2378_p2 ^ 1'd1);

assign xor_ln1085_55_fu_2404_p2 = (icmp_ln1085_55_fu_2398_p2 ^ 1'd1);

assign xor_ln1085_56_fu_2424_p2 = (icmp_ln1085_56_fu_2418_p2 ^ 1'd1);

assign xor_ln1085_57_fu_2444_p2 = (icmp_ln1085_57_fu_2438_p2 ^ 1'd1);

assign xor_ln1085_58_fu_2464_p2 = (icmp_ln1085_58_fu_2458_p2 ^ 1'd1);

assign xor_ln1085_59_fu_2484_p2 = (icmp_ln1085_59_fu_2478_p2 ^ 1'd1);

assign xor_ln1085_5_fu_2728_p2 = (icmp_ln1085_5_reg_3824 ^ 1'd1);

assign xor_ln1085_60_fu_2504_p2 = (icmp_ln1085_60_fu_2498_p2 ^ 1'd1);

assign xor_ln1085_61_fu_2524_p2 = (icmp_ln1085_61_fu_2518_p2 ^ 1'd1);

assign xor_ln1085_62_fu_2544_p2 = (icmp_ln1085_62_fu_2538_p2 ^ 1'd1);

assign xor_ln1085_6_fu_2737_p2 = (icmp_ln1085_6_reg_3829 ^ 1'd1);

assign xor_ln1085_7_fu_1564_p2 = (icmp_ln1085_7_fu_1558_p2 ^ 1'd1);

assign xor_ln1085_8_fu_1584_p2 = (icmp_ln1085_8_fu_1578_p2 ^ 1'd1);

assign xor_ln1085_9_fu_1604_p2 = (icmp_ln1085_9_fu_1598_p2 ^ 1'd1);

assign xor_ln1085_fu_2679_p2 = (icmp_ln1085_reg_3799 ^ 1'd1);

assign zext_ln1085_10_fu_2114_p1 = p_ZL7threshs_42_q0;

assign zext_ln1085_11_fu_2134_p1 = p_ZL7threshs_43_q0;

assign zext_ln1085_12_fu_2154_p1 = p_ZL7threshs_44_q0;

assign zext_ln1085_13_fu_2174_p1 = p_ZL7threshs_45_q0;

assign zext_ln1085_14_fu_2194_p1 = p_ZL7threshs_46_q0;

assign zext_ln1085_15_fu_2214_p1 = p_ZL7threshs_47_q0;

assign zext_ln1085_16_fu_2238_p1 = $unsigned(sext_ln1085_37_fu_2234_p1);

assign zext_ln1085_17_fu_2262_p1 = $unsigned(sext_ln1085_38_fu_2258_p1);

assign zext_ln1085_18_fu_2286_p1 = $unsigned(sext_ln1085_39_fu_2282_p1);

assign zext_ln1085_19_fu_2310_p1 = $unsigned(sext_ln1085_40_fu_2306_p1);

assign zext_ln1085_1_fu_1918_p1 = p_ZL7threshs_33_q0;

assign zext_ln1085_20_fu_2334_p1 = $unsigned(sext_ln1085_41_fu_2330_p1);

assign zext_ln1085_21_fu_2354_p1 = p_ZL7threshs_53_q0;

assign zext_ln1085_22_fu_2374_p1 = p_ZL7threshs_54_q0;

assign zext_ln1085_23_fu_2394_p1 = p_ZL7threshs_55_q0;

assign zext_ln1085_24_fu_2414_p1 = p_ZL7threshs_56_q0;

assign zext_ln1085_25_fu_2434_p1 = p_ZL7threshs_57_q0;

assign zext_ln1085_26_fu_2454_p1 = p_ZL7threshs_58_q0;

assign zext_ln1085_27_fu_2474_p1 = p_ZL7threshs_59_q0;

assign zext_ln1085_28_fu_2494_p1 = p_ZL7threshs_60_q0;

assign zext_ln1085_29_fu_2514_p1 = p_ZL7threshs_61_q0;

assign zext_ln1085_2_fu_1942_p1 = $unsigned(sext_ln1085_33_fu_1938_p1);

assign zext_ln1085_30_fu_2534_p1 = p_ZL7threshs_62_q0;

assign zext_ln1085_3_fu_1962_p1 = p_ZL7threshs_35_q0;

assign zext_ln1085_4_fu_1986_p1 = $unsigned(sext_ln1085_34_fu_1982_p1);

assign zext_ln1085_5_fu_2006_p1 = p_ZL7threshs_37_q0;

assign zext_ln1085_6_fu_2026_p1 = p_ZL7threshs_38_q0;

assign zext_ln1085_7_fu_2046_p1 = p_ZL7threshs_39_q0;

assign zext_ln1085_8_fu_2070_p1 = $unsigned(sext_ln1085_35_fu_2066_p1);

assign zext_ln1085_9_fu_2094_p1 = $unsigned(sext_ln1085_36_fu_2090_p1);

assign zext_ln1085_fu_1898_p1 = $unsigned(sext_ln1085_32_fu_1894_p1);

assign zext_ln218_10_fu_1650_p1 = xor_ln1085_11_fu_1644_p2;

assign zext_ln218_11_fu_1670_p1 = xor_ln1085_12_fu_1664_p2;

assign zext_ln218_12_fu_1690_p1 = xor_ln1085_13_fu_1684_p2;

assign zext_ln218_13_fu_1710_p1 = xor_ln1085_14_fu_1704_p2;

assign zext_ln218_14_fu_2751_p1 = xor_ln1085_15_fu_2746_p2;

assign zext_ln218_15_fu_2760_p1 = xor_ln1085_16_fu_2755_p2;

assign zext_ln218_16_fu_2769_p1 = xor_ln1085_17_fu_2764_p2;

assign zext_ln218_17_fu_2778_p1 = xor_ln1085_18_fu_2773_p2;

assign zext_ln218_18_fu_2787_p1 = xor_ln1085_19_fu_2782_p2;

assign zext_ln218_19_fu_2796_p1 = xor_ln1085_20_fu_2791_p2;

assign zext_ln218_1_fu_2706_p1 = xor_ln1085_2_fu_2701_p2;

assign zext_ln218_20_fu_2805_p1 = xor_ln1085_21_fu_2800_p2;

assign zext_ln218_21_fu_2814_p1 = xor_ln1085_22_fu_2809_p2;

assign zext_ln218_22_fu_2823_p1 = xor_ln1085_23_fu_2818_p2;

assign zext_ln218_23_fu_2832_p1 = xor_ln1085_24_fu_2827_p2;

assign zext_ln218_24_fu_2841_p1 = xor_ln1085_25_fu_2836_p2;

assign zext_ln218_25_fu_2850_p1 = xor_ln1085_26_fu_2845_p2;

assign zext_ln218_26_fu_2859_p1 = xor_ln1085_27_fu_2854_p2;

assign zext_ln218_27_fu_2868_p1 = xor_ln1085_28_fu_2863_p2;

assign zext_ln218_28_fu_2877_p1 = xor_ln1085_29_fu_2872_p2;

assign zext_ln218_29_fu_2886_p1 = xor_ln1085_30_fu_2881_p2;

assign zext_ln218_2_fu_2715_p1 = xor_ln1085_3_fu_2710_p2;

assign zext_ln218_30_fu_1890_p1 = xor_ln1085_31_fu_1884_p2;

assign zext_ln218_31_fu_1914_p1 = xor_ln1085_32_fu_1908_p2;

assign zext_ln218_32_fu_1934_p1 = xor_ln1085_33_fu_1928_p2;

assign zext_ln218_33_fu_1958_p1 = xor_ln1085_34_fu_1952_p2;

assign zext_ln218_34_fu_1978_p1 = xor_ln1085_35_fu_1972_p2;

assign zext_ln218_35_fu_2002_p1 = xor_ln1085_36_fu_1996_p2;

assign zext_ln218_36_fu_2022_p1 = xor_ln1085_37_fu_2016_p2;

assign zext_ln218_37_fu_2042_p1 = xor_ln1085_38_fu_2036_p2;

assign zext_ln218_38_fu_2062_p1 = xor_ln1085_39_fu_2056_p2;

assign zext_ln218_39_fu_2086_p1 = xor_ln1085_40_fu_2080_p2;

assign zext_ln218_3_fu_2724_p1 = xor_ln1085_4_fu_2719_p2;

assign zext_ln218_40_fu_2110_p1 = xor_ln1085_41_fu_2104_p2;

assign zext_ln218_41_fu_2130_p1 = xor_ln1085_42_fu_2124_p2;

assign zext_ln218_42_fu_2150_p1 = xor_ln1085_43_fu_2144_p2;

assign zext_ln218_43_fu_2170_p1 = xor_ln1085_44_fu_2164_p2;

assign zext_ln218_44_fu_2190_p1 = xor_ln1085_45_fu_2184_p2;

assign zext_ln218_45_fu_2210_p1 = xor_ln1085_46_fu_2204_p2;

assign zext_ln218_46_fu_2230_p1 = xor_ln1085_47_fu_2224_p2;

assign zext_ln218_47_fu_2254_p1 = xor_ln1085_48_fu_2248_p2;

assign zext_ln218_48_fu_2278_p1 = xor_ln1085_49_fu_2272_p2;

assign zext_ln218_49_fu_2302_p1 = xor_ln1085_50_fu_2296_p2;

assign zext_ln218_4_fu_2733_p1 = xor_ln1085_5_fu_2728_p2;

assign zext_ln218_50_fu_2326_p1 = xor_ln1085_51_fu_2320_p2;

assign zext_ln218_51_fu_2350_p1 = xor_ln1085_52_fu_2344_p2;

assign zext_ln218_52_fu_2370_p1 = xor_ln1085_53_fu_2364_p2;

assign zext_ln218_53_fu_2390_p1 = xor_ln1085_54_fu_2384_p2;

assign zext_ln218_54_fu_2410_p1 = xor_ln1085_55_fu_2404_p2;

assign zext_ln218_55_fu_2430_p1 = xor_ln1085_56_fu_2424_p2;

assign zext_ln218_56_fu_2450_p1 = xor_ln1085_57_fu_2444_p2;

assign zext_ln218_57_fu_2470_p1 = xor_ln1085_58_fu_2464_p2;

assign zext_ln218_58_fu_2490_p1 = xor_ln1085_59_fu_2484_p2;

assign zext_ln218_59_fu_2510_p1 = xor_ln1085_60_fu_2504_p2;

assign zext_ln218_5_fu_2742_p1 = xor_ln1085_6_fu_2737_p2;

assign zext_ln218_60_fu_2530_p1 = xor_ln1085_61_fu_2524_p2;

assign zext_ln218_6_fu_1570_p1 = xor_ln1085_7_fu_1564_p2;

assign zext_ln218_7_fu_1590_p1 = xor_ln1085_8_fu_1584_p2;

assign zext_ln218_8_fu_1610_p1 = xor_ln1085_9_fu_1604_p2;

assign zext_ln218_9_fu_1630_p1 = xor_ln1085_10_fu_1624_p2;

assign zext_ln218_fu_2697_p1 = xor_ln1085_1_fu_2692_p2;

assign zext_ln886_10_fu_2970_p1 = add_ln886_13_fu_2964_p2;

assign zext_ln886_11_fu_2980_p1 = add_ln886_14_fu_2974_p2;

assign zext_ln886_12_fu_2996_p1 = add_ln886_16_fu_2990_p2;

assign zext_ln886_13_fu_3006_p1 = add_ln886_17_fu_3000_p2;

assign zext_ln886_14_fu_3016_p1 = add_ln886_18_fu_3010_p2;

assign zext_ln886_15_fu_3026_p1 = add_ln886_19_fu_3020_p2;

assign zext_ln886_16_fu_3036_p1 = add_ln886_20_fu_3030_p2;

assign zext_ln886_17_fu_3046_p1 = add_ln886_21_fu_3040_p2;

assign zext_ln886_18_fu_3056_p1 = add_ln886_22_fu_3050_p2;

assign zext_ln886_19_fu_3066_p1 = add_ln886_23_fu_3060_p2;

assign zext_ln886_1_fu_2896_p1 = add_ln886_2_fu_2890_p2;

assign zext_ln886_20_fu_3076_p1 = add_ln886_24_fu_3070_p2;

assign zext_ln886_21_fu_3086_p1 = add_ln886_25_fu_3080_p2;

assign zext_ln886_22_fu_3096_p1 = add_ln886_26_fu_3090_p2;

assign zext_ln886_23_fu_3106_p1 = add_ln886_27_fu_3100_p2;

assign zext_ln886_24_fu_3116_p1 = add_ln886_28_fu_3110_p2;

assign zext_ln886_25_fu_3126_p1 = add_ln886_29_fu_3120_p2;

assign zext_ln886_26_fu_3330_p1 = add_ln886_30_reg_4019;

assign zext_ln886_27_fu_3136_p1 = add_ln886_32_reg_3934;

assign zext_ln886_28_fu_3139_p1 = add_ln886_33_reg_3939;

assign zext_ln886_29_fu_3148_p1 = add_ln886_34_fu_3142_p2;

assign zext_ln886_2_fu_2912_p1 = add_ln886_4_fu_2906_p2;

assign zext_ln886_30_fu_3152_p1 = add_ln886_35_reg_3944;

assign zext_ln886_31_fu_3155_p1 = add_ln886_36_reg_3949;

assign zext_ln886_32_fu_3164_p1 = add_ln886_37_fu_3158_p2;

assign zext_ln886_33_fu_3174_p1 = add_ln886_38_fu_3168_p2;

assign zext_ln886_34_fu_3178_p1 = add_ln886_39_reg_3954;

assign zext_ln886_35_fu_3181_p1 = add_ln886_40_reg_3959;

assign zext_ln886_36_fu_3190_p1 = add_ln886_41_fu_3184_p2;

assign zext_ln886_37_fu_3194_p1 = add_ln886_42_reg_3964;

assign zext_ln886_38_fu_3197_p1 = add_ln886_43_reg_3969;

assign zext_ln886_39_fu_3206_p1 = add_ln886_44_fu_3200_p2;

assign zext_ln886_3_fu_2922_p1 = add_ln886_5_fu_2916_p2;

assign zext_ln886_40_fu_3216_p1 = add_ln886_45_fu_3210_p2;

assign zext_ln886_41_fu_3226_p1 = add_ln886_46_fu_3220_p2;

assign zext_ln886_42_fu_3230_p1 = add_ln886_47_reg_3974;

assign zext_ln886_43_fu_3233_p1 = add_ln886_48_reg_3979;

assign zext_ln886_44_fu_3242_p1 = add_ln886_49_fu_3236_p2;

assign zext_ln886_45_fu_3246_p1 = add_ln886_50_reg_3984;

assign zext_ln886_46_fu_3249_p1 = add_ln886_51_reg_3989;

assign zext_ln886_47_fu_3258_p1 = add_ln886_52_fu_3252_p2;

assign zext_ln886_48_fu_3268_p1 = add_ln886_53_fu_3262_p2;

assign zext_ln886_49_fu_3272_p1 = add_ln886_54_reg_3994;

assign zext_ln886_4_fu_2932_p1 = add_ln886_6_fu_2926_p2;

assign zext_ln886_50_fu_3275_p1 = add_ln886_55_reg_3999;

assign zext_ln886_51_fu_3284_p1 = add_ln886_56_fu_3278_p2;

assign zext_ln886_52_fu_3288_p1 = add_ln886_57_reg_4004;

assign zext_ln886_53_fu_3291_p1 = add_ln886_58_reg_4009;

assign zext_ln886_54_fu_3300_p1 = add_ln886_59_fu_3294_p2;

assign zext_ln886_55_fu_3310_p1 = add_ln886_60_fu_3304_p2;

assign zext_ln886_56_fu_3320_p1 = add_ln886_61_fu_3314_p2;

assign zext_ln886_5_fu_2942_p1 = add_ln886_8_reg_3914;

assign zext_ln886_6_fu_2945_p1 = add_ln886_9_reg_3919;

assign zext_ln886_7_fu_2954_p1 = add_ln886_10_fu_2948_p2;

assign zext_ln886_8_fu_2958_p1 = add_ln886_11_reg_3924;

assign zext_ln886_9_fu_2961_p1 = add_ln886_12_reg_3929;

assign zext_ln886_fu_2550_p1 = xor_ln1085_62_fu_2544_p2;

endmodule //StreamingDataflowPartition_1_MatrixVectorActivation_4_Matrix_Vector_Activate_Stream_Batch
