verilog xil_defaultlib --include "/home/user16/Tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../basys3_exam.gen/sources_1/bd/soc_servo/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_servo/ipshared/ec67/hdl" \
"../../../bd/soc_servo/ip/soc_servo_clk_wiz_0/soc_servo_clk_wiz_0_clk_wiz.v" \
"../../../bd/soc_servo/ip/soc_servo_clk_wiz_0/soc_servo_clk_wiz_0.v" \
"../../../bd/soc_servo/ip/soc_servo_lmb_bram_0/sim/soc_servo_lmb_bram_0.v" \
"../../../bd/soc_servo/ip/soc_servo_microblaze_riscv_0_axi_periph_imp_xbar_0/sim/soc_servo_microblaze_riscv_0_axi_periph_imp_xbar_0.v" \
"../../../bd/soc_servo/ip/soc_servo_microblaze_riscv_0_xlconcat_0/sim/soc_servo_microblaze_riscv_0_xlconcat_0.v" \
"../../../bd/soc_servo/ipshared/f217/hdl/myip_servo_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/soc_servo/ipshared/f217/src/controller.v" \
"../../../bd/soc_servo/ipshared/f217/src/exam02_sequential_logic.v" \
"../../../bd/soc_servo/ipshared/f217/hdl/myip_servo.v" \
"../../../bd/soc_servo/ip/soc_servo_myip_servo_0_0/sim/soc_servo_myip_servo_0_0.v" \
"../../../bd/soc_servo/ip/soc_servo_myip_servo_1_0/sim/soc_servo_myip_servo_1_0.v" \
"../../../bd/soc_servo/ip/soc_servo_myip_servo_2_0/sim/soc_servo_myip_servo_2_0.v" \
"../../../bd/soc_servo/ip/soc_servo_myip_servo_3_0/sim/soc_servo_myip_servo_3_0.v" \
"../../../bd/soc_servo/ip/soc_servo_myip_servo_4_0/sim/soc_servo_myip_servo_4_0.v" \
"../../../bd/soc_servo/ip/soc_servo_myip_servo_5_0/sim/soc_servo_myip_servo_5_0.v" \
"../../../bd/soc_servo/ip/soc_servo_myip_servo_6_0/sim/soc_servo_myip_servo_6_0.v" \
"../../../bd/soc_servo/sim/soc_servo.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
