Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 09 23:00:27 2017
| Host         : 2002-13 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dds_timing_summary_routed.rpt -rpx dds_timing_summary_routed.rpx
| Design       : dds
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.886        0.000                      0                  239        0.140        0.000                      0                  239        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.886        0.000                      0                  239        0.140        0.000                      0                  239        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 mem/temp_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.993ns (40.145%)  route 2.971ns (59.855%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.766     5.368    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.250 f  mem/temp_reg_0/DOADO[0]
                         net (fo=8, routed)           1.493     7.743    mem/out[0]
    SLICE_X70Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.867 r  mem/temp[7]_i_22/O
                         net (fo=2, routed)           0.828     8.695    mem/temp[7]_i_22_n_0
    SLICE_X67Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.819 r  mem/temp[7]_i_6/O
                         net (fo=2, routed)           0.651     9.470    volumecontrol/temp_reg_3[0]
    SLICE_X68Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.996 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  volumecontrol/temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    volumecontrol/temp_reg[11]_i_1_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.333 r  volumecontrol/temp_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.333    volumecontrol/temp0[12]
    SLICE_X68Y59         FDRE                                         r  volumecontrol/temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.510    14.933    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y59         FDRE                                         r  volumecontrol/temp_reg[12]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X68Y59         FDRE (Setup_fdre_C_D)        0.062    15.218    volumecontrol/temp_reg[12]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 mem/temp_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.990ns (40.109%)  route 2.971ns (59.891%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.766     5.368    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.250 f  mem/temp_reg_0/DOADO[0]
                         net (fo=8, routed)           1.493     7.743    mem/out[0]
    SLICE_X70Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.867 r  mem/temp[7]_i_22/O
                         net (fo=2, routed)           0.828     8.695    mem/temp[7]_i_22_n_0
    SLICE_X67Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.819 r  mem/temp[7]_i_6/O
                         net (fo=2, routed)           0.651     9.470    volumecontrol/temp_reg_3[0]
    SLICE_X68Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.996 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.330 r  volumecontrol/temp_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.330    volumecontrol/temp0[9]
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[9]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X68Y58         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 mem/temp_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.969ns (39.854%)  route 2.971ns (60.146%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.766     5.368    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.250 f  mem/temp_reg_0/DOADO[0]
                         net (fo=8, routed)           1.493     7.743    mem/out[0]
    SLICE_X70Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.867 r  mem/temp[7]_i_22/O
                         net (fo=2, routed)           0.828     8.695    mem/temp[7]_i_22_n_0
    SLICE_X67Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.819 r  mem/temp[7]_i_6/O
                         net (fo=2, routed)           0.651     9.470    volumecontrol/temp_reg_3[0]
    SLICE_X68Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.996 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.309 r  volumecontrol/temp_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.309    volumecontrol/temp0[11]
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[11]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X68Y58         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 mem/temp_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.927ns (39.339%)  route 2.971ns (60.661%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.766     5.368    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.250 f  mem/temp_reg_0/DOADO[0]
                         net (fo=8, routed)           1.493     7.743    mem/out[0]
    SLICE_X70Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.867 r  mem/temp[7]_i_22/O
                         net (fo=2, routed)           0.828     8.695    mem/temp[7]_i_22_n_0
    SLICE_X67Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.819 r  mem/temp[7]_i_6/O
                         net (fo=2, routed)           0.651     9.470    volumecontrol/temp_reg_3[0]
    SLICE_X68Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.996 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.110 r  volumecontrol/temp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.110    volumecontrol/temp_reg[11]_i_1_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.267 r  volumecontrol/temp_reg[13]_i_2/CO[1]
                         net (fo=1, routed)           0.000    10.267    volumecontrol/temp0[13]
    SLICE_X68Y59         FDRE                                         r  volumecontrol/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.510    14.933    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y59         FDRE                                         r  volumecontrol/temp_reg[13]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X68Y59         FDRE (Setup_fdre_C_D)        0.046    15.202    volumecontrol/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 mem/temp_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.895ns (38.940%)  route 2.971ns (61.060%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.766     5.368    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.250 f  mem/temp_reg_0/DOADO[0]
                         net (fo=8, routed)           1.493     7.743    mem/out[0]
    SLICE_X70Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.867 r  mem/temp[7]_i_22/O
                         net (fo=2, routed)           0.828     8.695    mem/temp[7]_i_22_n_0
    SLICE_X67Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.819 r  mem/temp[7]_i_6/O
                         net (fo=2, routed)           0.651     9.470    volumecontrol/temp_reg_3[0]
    SLICE_X68Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.996 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.235 r  volumecontrol/temp_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.235    volumecontrol/temp0[10]
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[10]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X68Y58         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[10]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 mem/temp_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.879ns (38.738%)  route 2.971ns (61.262%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.766     5.368    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.250 f  mem/temp_reg_0/DOADO[0]
                         net (fo=8, routed)           1.493     7.743    mem/out[0]
    SLICE_X70Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.867 r  mem/temp[7]_i_22/O
                         net (fo=2, routed)           0.828     8.695    mem/temp[7]_i_22_n_0
    SLICE_X67Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.819 r  mem/temp[7]_i_6/O
                         net (fo=2, routed)           0.651     9.470    volumecontrol/temp_reg_3[0]
    SLICE_X68Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.996 r  volumecontrol/temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.996    volumecontrol/temp_reg[7]_i_1_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.219 r  volumecontrol/temp_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.219    volumecontrol/temp0[8]
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[8]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X68Y58         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[8]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 mem/temp_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 1.745ns (36.998%)  route 2.971ns (63.002%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.766     5.368    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.250 f  mem/temp_reg_0/DOADO[0]
                         net (fo=8, routed)           1.493     7.743    mem/out[0]
    SLICE_X70Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.867 r  mem/temp[7]_i_22/O
                         net (fo=2, routed)           0.828     8.695    mem/temp[7]_i_22_n_0
    SLICE_X67Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.819 r  mem/temp[7]_i_6/O
                         net (fo=2, routed)           0.651     9.470    volumecontrol/temp_reg_3[0]
    SLICE_X68Y57         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.085 r  volumecontrol/temp_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.085    volumecontrol/temp0[7]
    SLICE_X68Y57         FDRE                                         r  volumecontrol/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y57         FDRE                                         r  volumecontrol/temp_reg[7]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X68Y57         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 mem/temp_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.686ns (36.200%)  route 2.971ns (63.800%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.766     5.368    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.250 f  mem/temp_reg_0/DOADO[0]
                         net (fo=8, routed)           1.493     7.743    mem/out[0]
    SLICE_X70Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.867 r  mem/temp[7]_i_22/O
                         net (fo=2, routed)           0.828     8.695    mem/temp[7]_i_22_n_0
    SLICE_X67Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.819 r  mem/temp[7]_i_6/O
                         net (fo=2, routed)           0.651     9.470    volumecontrol/temp_reg_3[0]
    SLICE_X68Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.026 r  volumecontrol/temp_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.026    volumecontrol/temp0[6]
    SLICE_X68Y57         FDRE                                         r  volumecontrol/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y57         FDRE                                         r  volumecontrol/temp_reg[6]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X68Y57         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 mem/temp_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 2.095ns (45.973%)  route 2.462ns (54.027%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.766     5.368    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.250 f  mem/temp_reg_0/DOADO[1]
                         net (fo=10, routed)          1.801     8.051    mem/out[1]
    SLICE_X69Y56         LUT2 (Prop_lut2_I1_O)        0.152     8.203 r  mem/temp[7]_i_25/O
                         net (fo=1, routed)           0.661     8.864    volumecontrol/temp_reg_0
    SLICE_X68Y56         LUT6 (Prop_lut6_I4_O)        0.326     9.190 r  volumecontrol/temp[7]_i_14/O
                         net (fo=1, routed)           0.000     9.190    volumecontrol/temp[7]_i_14_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.591 r  volumecontrol/temp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.591    volumecontrol/temp_reg[7]_i_2_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.925 r  volumecontrol/temp_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.925    volumecontrol/temp0[5]
    SLICE_X68Y57         FDRE                                         r  volumecontrol/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y57         FDRE                                         r  volumecontrol/temp_reg[5]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X68Y57         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 mem/temp_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.984ns (44.625%)  route 2.462ns (55.375%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.766     5.368    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.250 f  mem/temp_reg_0/DOADO[1]
                         net (fo=10, routed)          1.801     8.051    mem/out[1]
    SLICE_X69Y56         LUT2 (Prop_lut2_I1_O)        0.152     8.203 r  mem/temp[7]_i_25/O
                         net (fo=1, routed)           0.661     8.864    volumecontrol/temp_reg_0
    SLICE_X68Y56         LUT6 (Prop_lut6_I4_O)        0.326     9.190 r  volumecontrol/temp[7]_i_14/O
                         net (fo=1, routed)           0.000     9.190    volumecontrol/temp[7]_i_14_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.591 r  volumecontrol/temp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.591    volumecontrol/temp_reg[7]_i_2_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.814 r  volumecontrol/temp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.814    volumecontrol/temp0[4]
    SLICE_X68Y57         FDRE                                         r  volumecontrol/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.511    14.934    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y57         FDRE                                         r  volumecontrol/temp_reg[4]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X68Y57         FDRE (Setup_fdre_C_D)        0.062    15.219    volumecontrol/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  5.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pdm1/error_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdm1/error_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.568     1.487    pdm1/clk1_IBUF_BUFG
    SLICE_X67Y54         FDRE                                         r  pdm1/error_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pdm1/error_0_reg[0]/Q
                         net (fo=1, routed)           0.087     1.715    pdm1/error_0[0]
    SLICE_X66Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.760 r  pdm1/error_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    pdm1/error_sig[0]_i_1_n_0
    SLICE_X66Y54         FDRE                                         r  pdm1/error_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.840     2.005    pdm1/clk1_IBUF_BUFG
    SLICE_X66Y54         FDRE                                         r  pdm1/error_sig_reg[0]/C
                         clock pessimism             -0.504     1.500    
    SLICE_X66Y54         FDRE (Hold_fdre_C_D)         0.120     1.620    pdm1/error_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 volumecontrol/temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.486    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y58         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  volumecontrol/temp_reg[9]/Q
                         net (fo=1, routed)           0.117     1.745    volumecontrol/p_1_in[5]
    SLICE_X67Y58         FDCE                                         r  volumecontrol/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    volumecontrol/clk1_IBUF_BUFG
    SLICE_X67Y58         FDCE                                         r  volumecontrol/data_out_reg[5]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X67Y58         FDCE (Hold_fdce_C_D)         0.070     1.594    volumecontrol/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 volumecontrol/temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.486    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y58         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  volumecontrol/temp_reg[11]/Q
                         net (fo=1, routed)           0.118     1.746    volumecontrol/p_1_in[7]
    SLICE_X67Y58         FDCE                                         r  volumecontrol/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    volumecontrol/clk1_IBUF_BUFG
    SLICE_X67Y58         FDCE                                         r  volumecontrol/data_out_reg[7]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X67Y58         FDCE (Hold_fdce_C_D)         0.070     1.594    volumecontrol/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 addrcounter/temp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/temp_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.169%)  route 0.272ns (65.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.606     1.525    addrcounter/clk1_IBUF_BUFG
    SLICE_X82Y55         FDRE                                         r  addrcounter/temp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  addrcounter/temp_reg_rep[7]/Q
                         net (fo=5, routed)           0.272     1.938    mem/sel[7]
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.915     2.080    mem/clk1_IBUF_BUFG
    RAMB36_X3Y11         RAMB36E1                                     r  mem/temp_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.601    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.784    mem/temp_reg_0
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 volumecontrol/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            volumecontrol/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.486    volumecontrol/clk1_IBUF_BUFG
    SLICE_X68Y58         FDRE                                         r  volumecontrol/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y58         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  volumecontrol/temp_reg[10]/Q
                         net (fo=1, routed)           0.118     1.746    volumecontrol/p_1_in[6]
    SLICE_X67Y58         FDCE                                         r  volumecontrol/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    volumecontrol/clk1_IBUF_BUFG
    SLICE_X67Y58         FDCE                                         r  volumecontrol/data_out_reg[6]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X67Y58         FDCE (Hold_fdce_C_D)         0.066     1.590    volumecontrol/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ratecounter/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    ratecounter/clk1_IBUF_BUFG
    SLICE_X89Y63         FDRE                                         r  ratecounter/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ratecounter/temp_reg[1]/Q
                         net (fo=7, routed)           0.110     1.774    ratecounter/temp_reg__0[1]
    SLICE_X88Y63         LUT5 (Prop_lut5_I2_O)        0.048     1.822 r  ratecounter/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    ratecounter/plusOp__0[4]
    SLICE_X88Y63         FDRE                                         r  ratecounter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.874     2.039    ratecounter/clk1_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  ratecounter/temp_reg[4]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.131     1.666    ratecounter/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ratecounter/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ratecounter/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    ratecounter/clk1_IBUF_BUFG
    SLICE_X89Y63         FDRE                                         r  ratecounter/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y63         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ratecounter/temp_reg[1]/Q
                         net (fo=7, routed)           0.110     1.774    ratecounter/temp_reg__0[1]
    SLICE_X88Y63         LUT4 (Prop_lut4_I0_O)        0.045     1.819 r  ratecounter/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    ratecounter/plusOp__0[3]
    SLICE_X88Y63         FDRE                                         r  ratecounter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.874     2.039    ratecounter/clk1_IBUF_BUFG
    SLICE_X88Y63         FDRE                                         r  ratecounter/temp_reg[3]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.120     1.655    ratecounter/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 volumecontrol/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdm1/datain_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.486    volumecontrol/clk1_IBUF_BUFG
    SLICE_X69Y58         FDCE                                         r  volumecontrol/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  volumecontrol/data_out_reg[4]/Q
                         net (fo=1, routed)           0.110     1.737    pdm1/Q[4]
    SLICE_X69Y57         FDRE                                         r  pdm1/datain_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    pdm1/clk1_IBUF_BUFG
    SLICE_X69Y57         FDRE                                         r  pdm1/datain_temp_reg[4]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X69Y57         FDRE (Hold_fdre_C_D)         0.070     1.572    pdm1/datain_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pdm1/error_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdm1/error_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.568     1.487    pdm1/clk1_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  pdm1/error_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pdm1/error_1_reg[8]/Q
                         net (fo=1, routed)           0.130     1.759    pdm1/error_1[8]
    SLICE_X66Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.804 r  pdm1/error_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     1.804    pdm1/error_sig[8]_i_1_n_0
    SLICE_X66Y57         FDRE                                         r  pdm1/error_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    pdm1/clk1_IBUF_BUFG
    SLICE_X66Y57         FDRE                                         r  pdm1/error_sig_reg[8]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X66Y57         FDRE (Hold_fdre_C_D)         0.120     1.622    pdm1/error_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 volumecontrol/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdm1/datain_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.567     1.486    volumecontrol/clk1_IBUF_BUFG
    SLICE_X70Y59         FDCE                                         r  volumecontrol/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y59         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  volumecontrol/data_out_reg[9]/Q
                         net (fo=1, routed)           0.101     1.751    pdm1/Q[9]
    SLICE_X69Y59         FDRE                                         r  pdm1/datain_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk1_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.839     2.004    pdm1/clk1_IBUF_BUFG
    SLICE_X69Y59         FDRE                                         r  pdm1/datain_temp_reg[9]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X69Y59         FDRE (Hold_fdre_C_D)         0.066     1.568    pdm1/datain_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11    mem/temp_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11    mem/temp_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12    mem/temp_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12    mem/temp_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11    mem/temp_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk1_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y54    addrcounter/temp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y56    addrcounter/temp_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y56    addrcounter/temp_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y57    addrcounter/temp_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    ratecounter/temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    ratecounter/temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y63    ratecounter/temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y63    ratecounter/temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y63    ratecounter/temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y64    ratecounter/temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y64    ratecounter/temp_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y64    ratecounter/temp_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y64    ratecounter/wrap_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y66    decoder1/limit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y57    addrcounter/temp_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y57    addrcounter/temp_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y57    addrcounter/temp_reg_rep[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y58    mem/mem/temp_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y58    mem/mem/temp_reg_0_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y54    addrcounter/temp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y56    addrcounter/temp_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y56    addrcounter/temp_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y57    addrcounter/temp_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y57    addrcounter/temp_reg[13]/C



