```verilog
module split_half_word (
    input  [15:0] in,      // 16-bit input half-word
    output [7:0] out_hi,   // Higher byte output
    output [7:0] out_lo    // Lower byte output
);

    assign out_hi = in[15:8]; // Assign the higher byte
    assign out_lo = in[7:0];  // Assign the lower byte

endmodule
```