\doxysection{D\+:/\+Projects/\+Raspberrypi\+\_\+pico/pico\+\_\+freertos\+\_\+final/freertos\+\_\+pico2/pico\+\_\+freertos/\+Free\+RTOS-\/\+Kernel/portable/\+CCS/\+ARM\+\_\+\+Cortex-\/\+R4/portmacro.h File Reference}
\hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h}{}\label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/CCS/ARM\_Cortex-\/R4/portmacro.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/CCS/ARM\_Cortex-\/R4/portmacro.h}}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{port\+CHAR}}~char
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{port\+FLOAT}}~float
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{port\+DOUBLE}}~double
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{port\+LONG}}~long
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{port\+SHORT}}~short
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{port\+STACK\+\_\+\+TYPE}}~uint32\+\_\+t
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{port\+BASE\+\_\+\+TYPE}}~long
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{port\+MAX\+\_\+\+DELAY}}~(\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{Tick\+Type\+\_\+t}}) 0x\+FFFF
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{port\+STACK\+\_\+\+GROWTH}}~(-\/1)
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{port\+TICK\+\_\+\+PERIOD\+\_\+\+MS}}~((\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{Tick\+Type\+\_\+t}}) 1000 / \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{config\+TICK\+\_\+\+RATE\+\_\+\+HZ}})
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{port\+BYTE\+\_\+\+ALIGNMENT}}~8
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{port\+ENTER\+\_\+\+CRITICAL}}()
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{port\+EXIT\+\_\+\+CRITICAL}}()
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{port\+DISABLE\+\_\+\+INTERRUPTS}}()
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{port\+ENABLE\+\_\+\+INTERRUPTS}}()
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{port\+YIELD}}()
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}{port\+SYS\+\_\+\+SSIR1\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*} ( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0x\+FFFFFFB0 ) )
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ad501ea9fe336e813daa7a34e43697d2d}{port\+SYS\+\_\+\+SSIR1\+\_\+\+SSKEY}}~( 0x7500\+UL )
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a664746b0d63d7f84baf1092ff4feeef9}{port\+YIELD\+\_\+\+WITHIN\+\_\+\+API}}()
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e}{port\+YIELD\+\_\+\+FROM\+\_\+\+ISR}}(x)
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aebb8c3a87d591f60f974772be0ee798d}{config\+USE\+\_\+\+PORT\+\_\+\+OPTIMISED\+\_\+\+TASK\+\_\+\+SELECTION}}~1
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a113cd9b8401284194da8ddc4569aa484}{port\+RECORD\+\_\+\+READY\+\_\+\+PRIORITY}}(ux\+Priority,  ux\+Ready\+Priorities)
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aab771d12c0912d93d52a586628fb18a6}{port\+RESET\+\_\+\+READY\+\_\+\+PRIORITY}}(ux\+Priority,  ux\+Ready\+Priorities)
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a5ed536be98084ed8c77c95d79a2688ee}{port\+GET\+\_\+\+HIGHEST\+\_\+\+PRIORITY}}(ux\+Top\+Priority,  ux\+Ready\+Priorities)
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{port\+TASK\+\_\+\+FUNCTION}}(v\+Function,  pv\+Parameters)
\item 
\#define \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{port\+TASK\+\_\+\+FUNCTION\+\_\+\+PROTO}}(v\+Function,  pv\+Parameters)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}{v\+Port\+Enter\+Critical}} (void)
\begin{DoxyCompactList}\small\item\em Enter critical section. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}{v\+Port\+Exit\+Critical}} (void)
\begin{DoxyCompactList}\small\item\em Exit critical section. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_add01c927fb689f7ec170e42d47d27927}{v\+Port\+Yield}} (void)
\end{DoxyCompactItemize}


\label{doc-define-members}
\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aebb8c3a87d591f60f974772be0ee798d}\index{portmacro.h@{portmacro.h}!configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION@{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}}
\index{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION@{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}{configUSE\_PORT\_OPTIMISED\_TASK\_SELECTION}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aebb8c3a87d591f60f974772be0ee798d} 
\#define config\+USE\+\_\+\+PORT\+\_\+\+OPTIMISED\+\_\+\+TASK\+\_\+\+SELECTION~1}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00093}{93}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}\index{portmacro.h@{portmacro.h}!portBASE\_TYPE@{portBASE\_TYPE}}
\index{portBASE\_TYPE@{portBASE\_TYPE}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portBASE\_TYPE}{portBASE\_TYPE}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01} 
\#define port\+BASE\+\_\+\+TYPE~long}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00049}{49}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}\index{portmacro.h@{portmacro.h}!portBYTE\_ALIGNMENT@{portBYTE\_ALIGNMENT}}
\index{portBYTE\_ALIGNMENT@{portBYTE\_ALIGNMENT}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portBYTE\_ALIGNMENT}{portBYTE\_ALIGNMENT}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c} 
\#define port\+BYTE\+\_\+\+ALIGNMENT~8}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00073}{73}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}\index{portmacro.h@{portmacro.h}!portCHAR@{portCHAR}}
\index{portCHAR@{portCHAR}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portCHAR}{portCHAR}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d} 
\#define port\+CHAR~char}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00043}{43}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}\index{portmacro.h@{portmacro.h}!portDISABLE\_INTERRUPTS@{portDISABLE\_INTERRUPTS}}
\index{portDISABLE\_INTERRUPTS@{portDISABLE\_INTERRUPTS}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portDISABLE\_INTERRUPTS}{portDISABLE\_INTERRUPTS}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1} 
\#define port\+DISABLE\+\_\+\+INTERRUPTS(\begin{DoxyParamCaption}\item[{}]{void}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keyword}{asm}(\ \textcolor{stringliteral}{"{}\ CPSID\ I"{}}\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00080}{80}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}\index{portmacro.h@{portmacro.h}!portDOUBLE@{portDOUBLE}}
\index{portDOUBLE@{portDOUBLE}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portDOUBLE}{portDOUBLE}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61} 
\#define \mbox{\hyperlink{_third_party_2x_clang_2_x_c_o_r_e_a_i_2portmacro_8h_aa6eb415c53f3028050e39a29063f8b37}{port\+DOUBLE}}~double}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00045}{45}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}\index{portmacro.h@{portmacro.h}!portENABLE\_INTERRUPTS@{portENABLE\_INTERRUPTS}}
\index{portENABLE\_INTERRUPTS@{portENABLE\_INTERRUPTS}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portENABLE\_INTERRUPTS}{portENABLE\_INTERRUPTS}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173} 
\#define port\+ENABLE\+\_\+\+INTERRUPTS(\begin{DoxyParamCaption}\item[{}]{void}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keyword}{asm}(\ \textcolor{stringliteral}{"{}\ CPSIE\ I"{}}\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00081}{81}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}\index{portmacro.h@{portmacro.h}!portENTER\_CRITICAL@{portENTER\_CRITICAL}}
\index{portENTER\_CRITICAL@{portENTER\_CRITICAL}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portENTER\_CRITICAL}{portENTER\_CRITICAL}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7} 
\#define port\+ENTER\+\_\+\+CRITICAL(\begin{DoxyParamCaption}\item[{}]{void}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{vPortEnterCritical}}()}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00078}{78}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}\index{portmacro.h@{portmacro.h}!portEXIT\_CRITICAL@{portEXIT\_CRITICAL}}
\index{portEXIT\_CRITICAL@{portEXIT\_CRITICAL}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portEXIT\_CRITICAL}{portEXIT\_CRITICAL}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a529358e6147881dd881c890ade21c9bd} 
\#define port\+EXIT\+\_\+\+CRITICAL(\begin{DoxyParamCaption}\item[{}]{void}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_aed20ada05b957181a0de042802a82a5b}{vPortExitCritical}}()}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00079}{79}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}\index{portmacro.h@{portmacro.h}!portFLOAT@{portFLOAT}}
\index{portFLOAT@{portFLOAT}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portFLOAT}{portFLOAT}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac} 
\#define port\+FLOAT~float}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00044}{44}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a5ed536be98084ed8c77c95d79a2688ee}\index{portmacro.h@{portmacro.h}!portGET\_HIGHEST\_PRIORITY@{portGET\_HIGHEST\_PRIORITY}}
\index{portGET\_HIGHEST\_PRIORITY@{portGET\_HIGHEST\_PRIORITY}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portGET\_HIGHEST\_PRIORITY}{portGET\_HIGHEST\_PRIORITY}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a5ed536be98084ed8c77c95d79a2688ee} 
\#define port\+GET\+\_\+\+HIGHEST\+\_\+\+PRIORITY(\begin{DoxyParamCaption}\item[{}]{ux\+Top\+Priority}{, }\item[{}]{ux\+Ready\+Priorities}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{uxTopPriority\ =\ (\ 31\ -\/\ \_\_clz(\ (\ uxReadyPriorities\ )\ )\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00110}{110}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}\index{portmacro.h@{portmacro.h}!portLONG@{portLONG}}
\index{portLONG@{portLONG}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portLONG}{portLONG}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001} 
\#define port\+LONG~long}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00046}{46}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}\index{portmacro.h@{portmacro.h}!portMAX\_DELAY@{portMAX\_DELAY}}
\index{portMAX\_DELAY@{portMAX\_DELAY}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portMAX\_DELAY}{portMAX\_DELAY}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d} 
\#define port\+MAX\+\_\+\+DELAY~(\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{Tick\+Type\+\_\+t}}) 0x\+FFFF}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00057}{57}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a113cd9b8401284194da8ddc4569aa484}\index{portmacro.h@{portmacro.h}!portRECORD\_READY\_PRIORITY@{portRECORD\_READY\_PRIORITY}}
\index{portRECORD\_READY\_PRIORITY@{portRECORD\_READY\_PRIORITY}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portRECORD\_READY\_PRIORITY}{portRECORD\_READY\_PRIORITY}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a113cd9b8401284194da8ddc4569aa484} 
\#define port\+RECORD\+\_\+\+READY\+\_\+\+PRIORITY(\begin{DoxyParamCaption}\item[{}]{ux\+Priority}{, }\item[{}]{ux\+Ready\+Priorities}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\ uxReadyPriorities\ )\ |=\ (\ 1UL\ <<\ (\ uxPriority\ )\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00105}{105}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aab771d12c0912d93d52a586628fb18a6}\index{portmacro.h@{portmacro.h}!portRESET\_READY\_PRIORITY@{portRESET\_READY\_PRIORITY}}
\index{portRESET\_READY\_PRIORITY@{portRESET\_READY\_PRIORITY}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portRESET\_READY\_PRIORITY}{portRESET\_READY\_PRIORITY}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aab771d12c0912d93d52a586628fb18a6} 
\#define port\+RESET\+\_\+\+READY\+\_\+\+PRIORITY(\begin{DoxyParamCaption}\item[{}]{ux\+Priority}{, }\item[{}]{ux\+Ready\+Priorities}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\ uxReadyPriorities\ )\ \&=\ \string~(\ 1UL\ <<\ (\ uxPriority\ )\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00106}{106}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}\index{portmacro.h@{portmacro.h}!portSHORT@{portSHORT}}
\index{portSHORT@{portSHORT}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portSHORT}{portSHORT}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003} 
\#define port\+SHORT~short}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00047}{47}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}\index{portmacro.h@{portmacro.h}!portSTACK\_GROWTH@{portSTACK\_GROWTH}}
\index{portSTACK\_GROWTH@{portSTACK\_GROWTH}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portSTACK\_GROWTH}{portSTACK\_GROWTH}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830} 
\#define port\+STACK\+\_\+\+GROWTH~(-\/1)}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00071}{71}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}\index{portmacro.h@{portmacro.h}!portSTACK\_TYPE@{portSTACK\_TYPE}}
\index{portSTACK\_TYPE@{portSTACK\_TYPE}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portSTACK\_TYPE}{portSTACK\_TYPE}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c} 
\#define port\+STACK\+\_\+\+TYPE~uint32\+\_\+t}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00048}{48}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}\index{portmacro.h@{portmacro.h}!portSYS\_SSIR1\_REG@{portSYS\_SSIR1\_REG}}
\index{portSYS\_SSIR1\_REG@{portSYS\_SSIR1\_REG}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portSYS\_SSIR1\_REG}{portSYS\_SSIR1\_REG}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0} 
\#define port\+SYS\+\_\+\+SSIR1\+\_\+\+REG~( \texorpdfstring{$\ast$}{*} ( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0x\+FFFFFFB0 ) )}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00087}{87}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ad501ea9fe336e813daa7a34e43697d2d}\index{portmacro.h@{portmacro.h}!portSYS\_SSIR1\_SSKEY@{portSYS\_SSIR1\_SSKEY}}
\index{portSYS\_SSIR1\_SSKEY@{portSYS\_SSIR1\_SSKEY}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portSYS\_SSIR1\_SSKEY}{portSYS\_SSIR1\_SSKEY}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ad501ea9fe336e813daa7a34e43697d2d} 
\#define port\+SYS\+\_\+\+SSIR1\+\_\+\+SSKEY~( 0x7500\+UL )}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00088}{88}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a3a289793652f505c538abea27045ccdf}\index{portmacro.h@{portmacro.h}!portTASK\_FUNCTION@{portTASK\_FUNCTION}}
\index{portTASK\_FUNCTION@{portTASK\_FUNCTION}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portTASK\_FUNCTION}{portTASK\_FUNCTION}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a3a289793652f505c538abea27045ccdf} 
\#define port\+TASK\+\_\+\+FUNCTION(\begin{DoxyParamCaption}\item[{}]{v\+Function}{, }\item[{}]{pv\+Parameters}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ vFunction(\textcolor{keywordtype}{void}\ *pvParameters)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00116}{116}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}\index{portmacro.h@{portmacro.h}!portTASK\_FUNCTION\_PROTO@{portTASK\_FUNCTION\_PROTO}}
\index{portTASK\_FUNCTION\_PROTO@{portTASK\_FUNCTION\_PROTO}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portTASK\_FUNCTION\_PROTO}{portTASK\_FUNCTION\_PROTO}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14} 
\#define port\+TASK\+\_\+\+FUNCTION\+\_\+\+PROTO(\begin{DoxyParamCaption}\item[{}]{v\+Function}{, }\item[{}]{pv\+Parameters}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordtype}{void}\ vFunction(\textcolor{keywordtype}{void}\ *pvParameters)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00117}{117}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}\index{portmacro.h@{portmacro.h}!portTICK\_PERIOD\_MS@{portTICK\_PERIOD\_MS}}
\index{portTICK\_PERIOD\_MS@{portTICK\_PERIOD\_MS}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portTICK\_PERIOD\_MS}{portTICK\_PERIOD\_MS}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd} 
\#define port\+TICK\+\_\+\+PERIOD\+\_\+\+MS~((\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{Tick\+Type\+\_\+t}}) 1000 / \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{config\+TICK\+\_\+\+RATE\+\_\+\+HZ}})}



Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00072}{72}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}\index{portmacro.h@{portmacro.h}!portYIELD@{portYIELD}}
\index{portYIELD@{portYIELD}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portYIELD}{portYIELD}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7} 
\#define port\+YIELD(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_add01c927fb689f7ec170e42d47d27927}{vPortYield}}()}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00086}{86}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e}\index{portmacro.h@{portmacro.h}!portYIELD\_FROM\_ISR@{portYIELD\_FROM\_ISR}}
\index{portYIELD\_FROM\_ISR@{portYIELD\_FROM\_ISR}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portYIELD\_FROM\_ISR}{portYIELD\_FROM\_ISR}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e} 
\#define port\+YIELD\+\_\+\+FROM\+\_\+\+ISR(\begin{DoxyParamCaption}\item[{}]{x}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\ \{\ \textcolor{keywordflow}{if}(\ x\ !=\ \mbox{\hyperlink{projdefs_8h_aa56260e937e7e203026707e5ba944273}{pdFALSE}}\ )\ \{\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}{portSYS\_SSIR1\_REG}}\ =\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ad501ea9fe336e813daa7a34e43697d2d}{portSYS\_SSIR1\_SSKEY}};\ \ (\ void\ )\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}{portSYS\_SSIR1\_REG}};\ \}\ \}\ \textcolor{keywordflow}{while}(\ 0\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00090}{90}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a664746b0d63d7f84baf1092ff4feeef9}\index{portmacro.h@{portmacro.h}!portYIELD\_WITHIN\_API@{portYIELD\_WITHIN\_API}}
\index{portYIELD\_WITHIN\_API@{portYIELD\_WITHIN\_API}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{portYIELD\_WITHIN\_API}{portYIELD\_WITHIN\_API}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a664746b0d63d7f84baf1092ff4feeef9} 
\#define port\+YIELD\+\_\+\+WITHIN\+\_\+\+API(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}{portSYS\_SSIR1\_REG}}\ =\ \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_ad501ea9fe336e813daa7a34e43697d2d}{portSYS\_SSIR1\_SSKEY}};\ \ \textcolor{keyword}{asm}(\ \textcolor{stringliteral}{"{}\ DSB\ "{}}\ );\ \textcolor{keyword}{asm}(\ \textcolor{stringliteral}{"{}\ ISB\ "{}}\ );\ \}}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source_l00089}{89}} of file \mbox{\hyperlink{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_source}{portmacro.\+h}}.



\label{doc-func-members}
\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_doc-func-members}
\doxysubsection{Function Documentation}
\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}\index{portmacro.h@{portmacro.h}!vPortEnterCritical@{vPortEnterCritical}}
\index{vPortEnterCritical@{vPortEnterCritical}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{vPortEnterCritical()}{vPortEnterCritical()}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69} 
void v\+Port\+Enter\+Critical (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [extern]}}



Enter critical section. 



Definition at line \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_source_l00992}{992}} of file \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}\index{portmacro.h@{portmacro.h}!vPortExitCritical@{vPortExitCritical}}
\index{vPortExitCritical@{vPortExitCritical}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{vPortExitCritical()}{vPortExitCritical()}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_aed20ada05b957181a0de042802a82a5b} 
void v\+Port\+Exit\+Critical (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [extern]}}



Exit critical section. 



Definition at line \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_source_l01004}{1004}} of file \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_add01c927fb689f7ec170e42d47d27927}\index{portmacro.h@{portmacro.h}!vPortYield@{vPortYield}}
\index{vPortYield@{vPortYield}!portmacro.h@{portmacro.h}}
\doxysubsubsection{\texorpdfstring{vPortYield()}{vPortYield()}}
{\footnotesize\ttfamily \label{_c_c_s_2_a_r_m___cortex-_r4_2portmacro_8h_add01c927fb689f7ec170e42d47d27927} 
void v\+Port\+Yield (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [extern]}}



Definition at line \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_source_l00980}{980}} of file \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_source}{port.\+c}}.

