/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire [14:0] celloutsig_0_0z;
  reg [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [20:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  reg [5:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [23:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  reg [2:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [27:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [27:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(in_data[116] ? celloutsig_1_1z[3] : celloutsig_1_0z[17]);
  assign celloutsig_1_16z = !(celloutsig_1_3z ? celloutsig_1_2z : celloutsig_1_10z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[3] ^ celloutsig_1_0z[14]);
  assign celloutsig_1_12z = ~(celloutsig_1_3z ^ celloutsig_1_0z[18]);
  assign celloutsig_0_4z = ~(celloutsig_0_3z[1] ^ celloutsig_0_0z[13]);
  assign celloutsig_0_11z = ~(celloutsig_0_1z[8] ^ celloutsig_0_4z);
  assign celloutsig_0_19z = ~(celloutsig_0_18z ^ celloutsig_0_4z);
  assign celloutsig_0_29z = ~(celloutsig_0_6z[0] ^ celloutsig_0_5z);
  always_ff @(negedge clkin_data[96], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 10'h000;
    else _00_ <= celloutsig_0_1z[9:0];
  assign celloutsig_0_6z = celloutsig_0_3z[7:1] / { 1'h1, celloutsig_0_3z[5:0] };
  assign celloutsig_0_13z = celloutsig_0_3z[6:2] / { 1'h1, celloutsig_0_7z[3:0] };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } <= { celloutsig_1_4z[3:1], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_17z[8:7], celloutsig_0_10z, celloutsig_0_18z } <= celloutsig_0_1z[11:0];
  assign celloutsig_1_9z = { celloutsig_1_8z[24:18], celloutsig_1_5z } < { celloutsig_1_8z[18:12], celloutsig_1_5z };
  assign celloutsig_1_10z = celloutsig_1_0z[22:13] < { celloutsig_1_0z[23:21], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_15z < { in_data[161], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_0z[7:1] < celloutsig_0_6z;
  assign celloutsig_0_18z = { celloutsig_0_0z[1:0], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_11z } < { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_20z = celloutsig_0_16z[13:7] < { celloutsig_0_3z[6], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[50:36] % { 1'h1, in_data[79:66] };
  assign celloutsig_1_7z = celloutsig_1_0z[16:13] % { 1'h1, in_data[150:148] };
  assign celloutsig_0_7z = { celloutsig_0_0z[10:6], celloutsig_0_5z } % { 1'h1, celloutsig_0_3z[5:1] };
  assign celloutsig_0_16z = { celloutsig_0_1z[13:5], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[11:1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_16z[11:6], celloutsig_0_19z, _00_ } !== { celloutsig_0_0z[11], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_11z = in_data[121] & celloutsig_1_10z;
  assign celloutsig_0_5z = in_data[85] & celloutsig_0_2z[3];
  assign celloutsig_0_14z = celloutsig_0_4z & celloutsig_0_10z[0];
  assign celloutsig_0_15z = celloutsig_0_12z[11] & celloutsig_0_1z[9];
  assign celloutsig_1_1z = in_data[179:176] >> in_data[123:120];
  assign celloutsig_0_3z = celloutsig_0_1z[11:4] >> celloutsig_0_1z[9:2];
  assign celloutsig_0_26z = { 4'hf, celloutsig_0_15z, celloutsig_0_20z } >> { celloutsig_0_12z[7:3], celloutsig_0_24z };
  assign celloutsig_1_13z = celloutsig_1_8z[16:9] - { celloutsig_1_6z[5:0], celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_8z[26:7], celloutsig_1_15z } - { celloutsig_1_0z[22:1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_1z = in_data[74:59] - { celloutsig_0_0z[4], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[149:126] ~^ in_data[182:159];
  assign celloutsig_1_4z = in_data[128:125] ~^ celloutsig_1_1z;
  assign celloutsig_1_6z = in_data[188:181] ~^ { celloutsig_1_0z[11:8], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_4z } ~^ { in_data[181:159], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_8z[11:9], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_11z } ~^ celloutsig_1_13z;
  assign celloutsig_0_12z = celloutsig_0_0z ~^ { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_12z[14:2] ~^ { celloutsig_0_14z, _00_, celloutsig_0_14z, celloutsig_0_14z };
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_14z = celloutsig_1_0z[15:13];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_10z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_2z = celloutsig_0_1z[8:3];
  assign celloutsig_0_23z[9:6] = celloutsig_0_0z[3:0] ~^ celloutsig_0_1z[7:4];
  assign { out_data[0], out_data[28:20], out_data[30], out_data[19:16], out_data[5:1], out_data[15], out_data[29], out_data[14:12] } = { celloutsig_0_19z, celloutsig_0_17z[12:4], celloutsig_0_17z[4:0], celloutsig_0_6z[4:0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z[5:3] } ~^ { celloutsig_0_2z[0], celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_26z[5:4], celloutsig_0_5z, celloutsig_0_26z[3:0], celloutsig_0_2z[5:1], celloutsig_0_23z[9], celloutsig_0_20z, celloutsig_0_23z[8:6] };
  assign celloutsig_0_23z[5:0] = 6'h3f;
  assign { out_data[128], out_data[123:96], out_data[32], out_data[11:6] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_2z[2:0], celloutsig_0_4z, celloutsig_0_6z[6:5] };
endmodule
