{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665779710837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665779710837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 14:35:10 2022 " "Processing started: Fri Oct 14 14:35:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665779710837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665779710837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alumod -c alumod " "Command: quartus_map --read_settings_files=on --write_settings_files=off alumod -c alumod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665779710837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665779711370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665779711373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alumod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alumod " "Found entity 1: alumod" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665779719341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alumod " "Elaborating entity \"alumod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665779719361 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 936 2424 2440 1112 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665779719361 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 16 2416 2432 184 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1665779719361 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "flag_reg_input " "Pin \"flag_reg_input\" not connected" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1665779719361 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665779719393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:inst5 " "Elaborating entity \"adder16\" for hierarchy \"adder16:inst5\"" {  } { { "alumod.bdf" "inst5" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 280 448 600 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665779719393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665779719402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder16:inst5\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"adder16:inst5\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665779719402 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665779719402 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1665779719402 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665779719402 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665779719402 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665779719402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719773 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665779719773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst3 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst3\"" {  } { { "alumod.bdf" "inst3" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 1488 640 784 1792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665779719783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mega_nor.vhd 2 1 " "Using design file mega_nor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mega_nor-Behavioral " "Found design unit 1: mega_nor-Behavioral" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/mega_nor.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719793 ""} { "Info" "ISGN_ENTITY_NAME" "1 mega_nor " "Found entity 1: mega_nor" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/mega_nor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719793 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665779719793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mega_nor mega_nor:inst2 " "Elaborating entity \"mega_nor\" for hierarchy \"mega_nor:inst2\"" {  } { { "alumod.bdf" "inst2" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 1488 448 616 1568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665779719793 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "af\[14..8\] mega_nor.vhd(16) " "Output port \"af\[14..8\]\" at mega_nor.vhd(16) has no driver" {  } { { "mega_nor.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/mega_nor.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1665779719793 "|alumod|mega_nor:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_logic.vhd 2 1 " "Using design file alu_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_logic-LogicFunc " "Found design unit 1: alu_logic-LogicFunc" {  } { { "alu_logic.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alu_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719803 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "alu_logic.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alu_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665779719803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic alu_logic:inst " "Elaborating entity \"alu_logic\" for hierarchy \"alu_logic:inst\"" {  } { { "alumod.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 16 448 608 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665779719803 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665779719813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch 8bitdlatch:inst12 " "Elaborating entity \"8bitdlatch\" for hierarchy \"8bitdlatch:inst12\"" {  } { { "alumod.bdf" "inst12" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 544 464 632 640 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665779719813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719823 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665779719823 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665779719823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out 8bitdlatch:inst12\|bus_split_out:inst17 " "Elaborating entity \"bus_split_out\" for hierarchy \"8bitdlatch:inst12\|bus_split_out:inst17\"" {  } { { "8bitdlatch.bdf" "inst17" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/8bitdlatch.bdf" { { 64 1120 1264 368 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665779719823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "generalc GND " "Pin \"generalc\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 936 2424 2440 1112 "generalc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|generalc"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[15\] GND " "Pin \"flag_reg_out\[15\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[14\] GND " "Pin \"flag_reg_out\[14\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[13\] GND " "Pin \"flag_reg_out\[13\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[12\] GND " "Pin \"flag_reg_out\[12\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[11\] GND " "Pin \"flag_reg_out\[11\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[10\] GND " "Pin \"flag_reg_out\[10\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[9\] GND " "Pin \"flag_reg_out\[9\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[8\] GND " "Pin \"flag_reg_out\[8\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[7\] GND " "Pin \"flag_reg_out\[7\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[6\] GND " "Pin \"flag_reg_out\[6\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[5\] GND " "Pin \"flag_reg_out\[5\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_reg_out\[4\] GND " "Pin \"flag_reg_out\[4\]\" is stuck at GND" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -136 96 112 48 "flag_reg_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665779720242 "|alumod|flag_reg_out[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665779720242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665779720310 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665779720590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665779720590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generala " "No output dependent on input pin \"generala\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { 16 2416 2432 184 "generala" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|generala"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[15\] " "No output dependent on input pin \"flag_reg_input\[15\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[14\] " "No output dependent on input pin \"flag_reg_input\[14\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[13\] " "No output dependent on input pin \"flag_reg_input\[13\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[12\] " "No output dependent on input pin \"flag_reg_input\[12\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[11\] " "No output dependent on input pin \"flag_reg_input\[11\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[10\] " "No output dependent on input pin \"flag_reg_input\[10\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[9\] " "No output dependent on input pin \"flag_reg_input\[9\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[8\] " "No output dependent on input pin \"flag_reg_input\[8\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[7\] " "No output dependent on input pin \"flag_reg_input\[7\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[6\] " "No output dependent on input pin \"flag_reg_input\[6\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[5\] " "No output dependent on input pin \"flag_reg_input\[5\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[4\] " "No output dependent on input pin \"flag_reg_input\[4\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[3\] " "No output dependent on input pin \"flag_reg_input\[3\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[2\] " "No output dependent on input pin \"flag_reg_input\[2\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[1\] " "No output dependent on input pin \"flag_reg_input\[1\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag_reg_input\[0\] " "No output dependent on input pin \"flag_reg_input\[0\]\"" {  } { { "alumod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/alumod.bdf" { { -168 128 144 32 "flag_reg_input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665779720630 "|alumod|flag_reg_input[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665779720630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665779720630 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665779720630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665779720630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665779720630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665779720650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 14:35:20 2022 " "Processing ended: Fri Oct 14 14:35:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665779720650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665779720650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665779720650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665779720650 ""}
