{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@183:193@HdlStmAssign", "  end\n\n  assign dma_read_rst_s = ~dma_xfer_req;\n\n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr <= {1'b0, dma_waddr_int}) ? dma_wready_s : 1'b0;\n\n  always @(posedge dma_clk) begin\n    if (dma_read_rst_s == 1'b1) begin\n      dma_rd <= 'd0;\n      dma_rd_d <= 'd0;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@157:167", "      end\n    end\n  end\n\n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr == dma_waddr_rel_s) ? 1'b0 : dma_wready_s;\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rd <= 'd0;\n      dma_rd_d <= 'd0;\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@156:166", "        dma_waddr_rel <= axi_waddr_rel;\n      end\n    end\n  end\n\n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr == dma_waddr_rel_s) ? 1'b0 : dma_wready_s;\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rd <= 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@182:192", "    end\n  end\n\n  assign dma_read_rst_s = ~dma_xfer_req;\n\n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr <= {1'b0, dma_waddr_int}) ? dma_wready_s : 1'b0;\n\n  always @(posedge dma_clk) begin\n    if (dma_read_rst_s == 1'b1) begin\n      dma_rd <= 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@180:190", "    end else begin\n      dma_waddr_int <= {dma_waddr_int_s,{ADDRESS_PADDING_WIDTH{1'b0}}};\n    end\n  end\n\n  assign dma_read_rst_s = ~dma_xfer_req;\n\n  assign dma_wready_s = (DMA_READY_ENABLE == 0) ? 1'b1 : dma_wready;\n  assign dma_rd_s = (dma_raddr <= {1'b0, dma_waddr_int}) ? dma_wready_s : 1'b0;\n\n  always @(posedge dma_clk) begin\n"]], "Diff Content": {"Delete": [[188, "  assign dma_rd_s = (dma_raddr <= {1'b0, dma_waddr_int}) ? dma_wready_s : 1'b0;\n"]], "Add": [[188, "  assign dma_rd_s = ((dma_raddr < {1'b0, dma_waddr_int}) || &dma_waddr_int) & dma_wready_s;\n"]]}}