<!doctype html>
<html class="no-js" lang="en" data-content_root="../../../../">
  <head><meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="../../../../genindex.html"><link rel="search" title="Search" href="../../../../search.html"><link rel="next" title="mlir.dialects._nvgpu_transform_ops_gen" href="../_nvgpu_transform_ops_gen/index.html"><link rel="prev" title="mlir.dialects._nvgpu_enum_gen" href="../_nvgpu_enum_gen/index.html">

    <!-- Generated with Sphinx 8.1.3 and Furo 2025.09.25 -->
        <title>mlir.dialects._nvgpu_ops_gen - MLIR Python bindings documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=d111a655" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/styles/furo.css?v=580074bf" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/graphviz.css?v=4ae1632d" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/styles/furo-extensions.css?v=8dab3a3b" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/ignore_highlight_err.css?v=07bcfcf5" />
    
    


<style>
  body {
    --color-code-background: #f2f2f2;
  --color-code-foreground: #1e1e1e;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
      }
    }
  }
</style></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-with-moon" viewBox="0 0 24 24">
    <title>Auto light/dark, in light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path style="opacity: 50%" d="M 5.411 14.504 C 5.471 14.504 5.532 14.504 5.591 14.504 C 3.639 16.319 4.383 19.569 6.931 20.352 C 7.693 20.586 8.512 20.551 9.25 20.252 C 8.023 23.207 4.056 23.725 2.11 21.184 C 0.166 18.642 1.702 14.949 4.874 14.536 C 5.051 14.512 5.231 14.5 5.411 14.5 L 5.411 14.504 Z"/>
      <line x1="14.5" y1="3.25" x2="14.5" y2="1.25"/>
      <line x1="14.5" y1="15.85" x2="14.5" y2="17.85"/>
      <line x1="10.044" y1="5.094" x2="8.63" y2="3.68"/>
      <line x1="19" y1="14.05" x2="20.414" y2="15.464"/>
      <line x1="8.2" y1="9.55" x2="6.2" y2="9.55"/>
      <line x1="20.8" y1="9.55" x2="22.8" y2="9.55"/>
      <line x1="10.044" y1="14.006" x2="8.63" y2="15.42"/>
      <line x1="19" y1="5.05" x2="20.414" y2="3.636"/>
      <circle cx="14.5" cy="9.55" r="3.6"/>
    </svg>
  </symbol>
  <symbol id="svg-moon-with-sun" viewBox="0 0 24 24">
    <title>Auto light/dark, in dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path d="M 8.282 7.007 C 8.385 7.007 8.494 7.007 8.595 7.007 C 5.18 10.184 6.481 15.869 10.942 17.24 C 12.275 17.648 13.706 17.589 15 17.066 C 12.851 22.236 5.91 23.143 2.505 18.696 C -0.897 14.249 1.791 7.786 7.342 7.063 C 7.652 7.021 7.965 7 8.282 7 L 8.282 7.007 Z"/>
      <line style="opacity: 50%" x1="18" y1="3.705" x2="18" y2="2.5"/>
      <line style="opacity: 50%" x1="18" y1="11.295" x2="18" y2="12.5"/>
      <line style="opacity: 50%" x1="15.316" y1="4.816" x2="14.464" y2="3.964"/>
      <line style="opacity: 50%" x1="20.711" y1="10.212" x2="21.563" y2="11.063"/>
      <line style="opacity: 50%" x1="14.205" y1="7.5" x2="13.001" y2="7.5"/>
      <line style="opacity: 50%" x1="21.795" y1="7.5" x2="23" y2="7.5"/>
      <line style="opacity: 50%" x1="15.316" y1="10.184" x2="14.464" y2="11.036"/>
      <line style="opacity: 50%" x1="20.711" y1="4.789" x2="21.563" y2="3.937"/>
      <circle style="opacity: 50%" cx="18" cy="7.5" r="2.169"/>
    </svg>
  </symbol>
  <symbol id="svg-pencil" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-pencil-code">
      <path d="M4 20h4l10.5 -10.5a2.828 2.828 0 1 0 -4 -4l-10.5 10.5v4" />
      <path d="M13.5 6.5l4 4" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
  <symbol id="svg-eye" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-eye-code">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M10 12a2 2 0 1 0 4 0a2 2 0 0 0 -4 0" />
      <path
        d="M11.11 17.958c-3.209 -.307 -5.91 -2.293 -8.11 -5.958c2.4 -4 5.4 -6 9 -6c3.6 0 6.6 2 9 6c-.21 .352 -.427 .688 -.647 1.008" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation" aria-label="Toggle site navigation sidebar">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc" aria-label="Toggle table of contents sidebar">
<label class="overlay sidebar-overlay" for="__navigation"></label>
<label class="overlay toc-overlay" for="__toc"></label>

<a class="skip-to-content muted-link" href="#furo-main-content">Skip to content</a>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <span class="icon"><svg><use href="#svg-menu"></use></svg></span>
      </label>
    </div>
    <div class="header-center">
      <a href="../../../../index.html"><div class="brand">MLIR Python bindings  documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle" aria-label="Toggle Light / Dark / Auto color theme">
          <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
          <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <span class="icon"><svg><use href="#svg-toc"></use></svg></span>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../../../../index.html">
  
  <span class="sidebar-brand-text">MLIR Python bindings  documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../../../../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul class="current">
<li class="toctree-l1 current has-children"><a class="reference internal" href="../../index.html">mlir namespace</a><input aria-label="Toggle navigation of mlir namespace" checked="" class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/dialects/pdl/index.html">mlir._mlir_libs._mlir.dialects.pdl</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/dialects/quant/index.html">mlir._mlir_libs._mlir.dialects.quant</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/dialects/transform/index.html">mlir._mlir_libs._mlir.dialects.transform</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../_mlir_libs/_mlir/index.html">mlir._mlir_libs._mlir</a><input aria-label="Toggle navigation of mlir._mlir_libs._mlir" class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../_mlir_libs/_mlir/ir/index.html">mlir._mlir_libs._mlir.ir</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../_mlir_libs/_mlir/passmanager/index.html">mlir._mlir_libs._mlir.passmanager</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../_mlir_libs/_mlir/rewrite/index.html">mlir._mlir_libs._mlir.rewrite</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/ir/index.html">mlir._mlir_libs._mlir.ir</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/passmanager/index.html">mlir._mlir_libs._mlir.passmanager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlir/rewrite/index.html">mlir._mlir_libs._mlir.rewrite</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlirExecutionEngine/index.html">mlir._mlir_libs._mlirExecutionEngine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../_mlir_libs/_mlirPythonTestNanobind/index.html">mlir._mlir_libs._mlirPythonTestNanobind</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../_mlir_libs/index.html">mlir._mlir_libs</a><input aria-label="Toggle navigation of mlir._mlir_libs" class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3 has-children"><a class="reference internal" href="../../_mlir_libs/_mlir/index.html">mlir._mlir_libs._mlir</a><input aria-label="Toggle navigation of mlir._mlir_libs._mlir" class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../../_mlir_libs/_mlir/ir/index.html">mlir._mlir_libs._mlir.ir</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../_mlir_libs/_mlir/passmanager/index.html">mlir._mlir_libs._mlir.passmanager</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../_mlir_libs/_mlir/rewrite/index.html">mlir._mlir_libs._mlir.rewrite</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../_mlir_libs/_mlirExecutionEngine/index.html">mlir._mlir_libs._mlirExecutionEngine</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../_mlir_libs/_mlirPythonTestNanobind/index.html">mlir._mlir_libs._mlirPythonTestNanobind</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../_acc_ops_gen/index.html">mlir.dialects._acc_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_affine_enum_gen/index.html">mlir.dialects._affine_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_affine_ops_gen/index.html">mlir.dialects._affine_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_amdgpu_enum_gen/index.html">mlir.dialects._amdgpu_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_amdgpu_ops_gen/index.html">mlir.dialects._amdgpu_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_arith_enum_gen/index.html">mlir.dialects._arith_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_arith_ops_gen/index.html">mlir.dialects._arith_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_async_ops_gen/index.html">mlir.dialects._async_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_bufferization_enum_gen/index.html">mlir.dialects._bufferization_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_bufferization_ops_gen/index.html">mlir.dialects._bufferization_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_bufferization_transform_ops_gen/index.html">mlir.dialects._bufferization_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_builtin_ops_gen/index.html">mlir.dialects._builtin_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_cf_ops_gen/index.html">mlir.dialects._cf_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_complex_ops_gen/index.html">mlir.dialects._complex_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_emitc_ops_gen/index.html">mlir.dialects._emitc_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_func_ops_gen/index.html">mlir.dialects._func_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_gpu_enum_gen/index.html">mlir.dialects._gpu_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_gpu_ops_gen/index.html">mlir.dialects._gpu_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_gpu_transform_ops_gen/index.html">mlir.dialects._gpu_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_index_enum_gen/index.html">mlir.dialects._index_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_index_ops_gen/index.html">mlir.dialects._index_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_irdl_enum_gen/index.html">mlir.dialects._irdl_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_irdl_ops_gen/index.html">mlir.dialects._irdl_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_linalg_enum_gen/index.html">mlir.dialects._linalg_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_linalg_ops_gen/index.html">mlir.dialects._linalg_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_llvm_enum_gen/index.html">mlir.dialects._llvm_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_llvm_ops_gen/index.html">mlir.dialects._llvm_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_loop_transform_ops_gen/index.html">mlir.dialects._loop_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_math_ops_gen/index.html">mlir.dialects._math_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_memref_ops_gen/index.html">mlir.dialects._memref_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_memref_transform_ops_gen/index.html">mlir.dialects._memref_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_ml_program_ops_gen/index.html">mlir.dialects._ml_program_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_nvgpu_enum_gen/index.html">mlir.dialects._nvgpu_enum_gen</a></li>
<li class="toctree-l2 current current-page"><a class="current reference internal" href="#">mlir.dialects._nvgpu_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_nvgpu_transform_ops_gen/index.html">mlir.dialects._nvgpu_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_nvvm_enum_gen/index.html">mlir.dialects._nvvm_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_nvvm_ops_gen/index.html">mlir.dialects._nvvm_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_ods_common/index.html">mlir.dialects._ods_common</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_omp_ops_gen/index.html">mlir.dialects._omp_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_pdl_ops_gen/index.html">mlir.dialects._pdl_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_python_test_ops_gen/index.html">mlir.dialects._python_test_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_rocdl_ops_gen/index.html">mlir.dialects._rocdl_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_scf_ops_gen/index.html">mlir.dialects._scf_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_shape_ops_gen/index.html">mlir.dialects._shape_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_shard_enum_gen/index.html">mlir.dialects._shard_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_shard_ops_gen/index.html">mlir.dialects._shard_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_smt_enum_gen/index.html">mlir.dialects._smt_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_smt_ops_gen/index.html">mlir.dialects._smt_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_sparse_tensor_enum_gen/index.html">mlir.dialects._sparse_tensor_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_sparse_tensor_ops_gen/index.html">mlir.dialects._sparse_tensor_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_sparse_tensor_transform_ops_gen/index.html">mlir.dialects._sparse_tensor_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_spirv_ops_gen/index.html">mlir.dialects._spirv_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_structured_transform_enum_gen/index.html">mlir.dialects._structured_transform_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_structured_transform_ops_gen/index.html">mlir.dialects._structured_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_tensor_ops_gen/index.html">mlir.dialects._tensor_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_tensor_transform_ops_gen/index.html">mlir.dialects._tensor_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_tosa_ops_gen/index.html">mlir.dialects._tosa_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_debug_extension_ops_gen/index.html">mlir.dialects._transform_debug_extension_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_enum_gen/index.html">mlir.dialects._transform_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_ops_gen/index.html">mlir.dialects._transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_pdl_extension_ops_gen/index.html">mlir.dialects._transform_pdl_extension_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_smt_extension_ops_gen/index.html">mlir.dialects._transform_smt_extension_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_transform_tune_extension_ops_gen/index.html">mlir.dialects._transform_tune_extension_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_ub_ops_gen/index.html">mlir.dialects._ub_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_vector_enum_gen/index.html">mlir.dialects._vector_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_vector_ops_gen/index.html">mlir.dialects._vector_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_vector_transform_enum_gen/index.html">mlir.dialects._vector_transform_enum_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_vector_transform_ops_gen/index.html">mlir.dialects._vector_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../_xegpu_transform_ops_gen/index.html">mlir.dialects._xegpu_transform_ops_gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../affine/index.html">mlir.dialects.affine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../amdgpu/index.html">mlir.dialects.amdgpu</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arith/index.html">mlir.dialects.arith</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../async_dialect/index.html">mlir.dialects.async_dialect</a><input aria-label="Toggle navigation of mlir.dialects.async_dialect" class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../async_dialect/passes/index.html">mlir.dialects.async_dialect.passes</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../async_dialect/passes/index.html">mlir.dialects.async_dialect.passes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../bufferization/index.html">mlir.dialects.bufferization</a></li>
<li class="toctree-l2"><a class="reference internal" href="../builtin/index.html">mlir.dialects.builtin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cf/index.html">mlir.dialects.cf</a></li>
<li class="toctree-l2"><a class="reference internal" href="../complex/index.html">mlir.dialects.complex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../emitc/index.html">mlir.dialects.emitc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../func/index.html">mlir.dialects.func</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../gpu/index.html">mlir.dialects.gpu</a><input aria-label="Toggle navigation of mlir.dialects.gpu" class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../gpu/passes/index.html">mlir.dialects.gpu.passes</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../gpu/passes/index.html">mlir.dialects.gpu.passes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index/index.html">mlir.dialects.index</a></li>
<li class="toctree-l2"><a class="reference internal" href="../irdl/index.html">mlir.dialects.irdl</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../linalg/index.html">mlir.dialects.linalg</a><input aria-label="Toggle navigation of mlir.dialects.linalg" class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3 has-children"><a class="reference internal" href="../linalg/opdsl/index.html">mlir.dialects.linalg.opdsl</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl" class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/dump_oplib/index.html">mlir.dialects.linalg.opdsl.dump_oplib</a></li>
<li class="toctree-l4 has-children"><a class="reference internal" href="../linalg/opdsl/lang/index.html">mlir.dialects.linalg.opdsl.lang</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.lang" class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/affine/index.html">mlir.dialects.linalg.opdsl.lang.affine</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/comprehension/index.html">mlir.dialects.linalg.opdsl.lang.comprehension</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/config/index.html">mlir.dialects.linalg.opdsl.lang.config</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/dsl/index.html">mlir.dialects.linalg.opdsl.lang.dsl</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/emitter/index.html">mlir.dialects.linalg.opdsl.lang.emitter</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/scalar_expr/index.html">mlir.dialects.linalg.opdsl.lang.scalar_expr</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/types/index.html">mlir.dialects.linalg.opdsl.lang.types</a></li>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/lang/yaml_helper/index.html">mlir.dialects.linalg.opdsl.lang.yaml_helper</a></li>
</ul>
</li>
<li class="toctree-l4 has-children"><a class="reference internal" href="../linalg/opdsl/ops/index.html">mlir.dialects.linalg.opdsl.ops</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.ops" class="toctree-checkbox" id="toctree-checkbox-10" name="toctree-checkbox-10" role="switch" type="checkbox"/><label for="toctree-checkbox-10"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l5"><a class="reference internal" href="../linalg/opdsl/ops/core_named_ops/index.html">mlir.dialects.linalg.opdsl.ops.core_named_ops</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/passes/index.html">mlir.dialects.linalg.passes</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/dump_oplib/index.html">mlir.dialects.linalg.opdsl.dump_oplib</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../linalg/opdsl/index.html">mlir.dialects.linalg.opdsl</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl" class="toctree-checkbox" id="toctree-checkbox-11" name="toctree-checkbox-11" role="switch" type="checkbox"/><label for="toctree-checkbox-11"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/dump_oplib/index.html">mlir.dialects.linalg.opdsl.dump_oplib</a></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../linalg/opdsl/lang/index.html">mlir.dialects.linalg.opdsl.lang</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.lang" class="toctree-checkbox" id="toctree-checkbox-12" name="toctree-checkbox-12" role="switch" type="checkbox"/><label for="toctree-checkbox-12"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/affine/index.html">mlir.dialects.linalg.opdsl.lang.affine</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/comprehension/index.html">mlir.dialects.linalg.opdsl.lang.comprehension</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/config/index.html">mlir.dialects.linalg.opdsl.lang.config</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/dsl/index.html">mlir.dialects.linalg.opdsl.lang.dsl</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/emitter/index.html">mlir.dialects.linalg.opdsl.lang.emitter</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/scalar_expr/index.html">mlir.dialects.linalg.opdsl.lang.scalar_expr</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/types/index.html">mlir.dialects.linalg.opdsl.lang.types</a></li>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/lang/yaml_helper/index.html">mlir.dialects.linalg.opdsl.lang.yaml_helper</a></li>
</ul>
</li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../linalg/opdsl/ops/index.html">mlir.dialects.linalg.opdsl.ops</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.ops" class="toctree-checkbox" id="toctree-checkbox-13" name="toctree-checkbox-13" role="switch" type="checkbox"/><label for="toctree-checkbox-13"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../linalg/opdsl/ops/core_named_ops/index.html">mlir.dialects.linalg.opdsl.ops.core_named_ops</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/affine/index.html">mlir.dialects.linalg.opdsl.lang.affine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/comprehension/index.html">mlir.dialects.linalg.opdsl.lang.comprehension</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/config/index.html">mlir.dialects.linalg.opdsl.lang.config</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/dsl/index.html">mlir.dialects.linalg.opdsl.lang.dsl</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/emitter/index.html">mlir.dialects.linalg.opdsl.lang.emitter</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../linalg/opdsl/lang/index.html">mlir.dialects.linalg.opdsl.lang</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.lang" class="toctree-checkbox" id="toctree-checkbox-14" name="toctree-checkbox-14" role="switch" type="checkbox"/><label for="toctree-checkbox-14"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/affine/index.html">mlir.dialects.linalg.opdsl.lang.affine</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/comprehension/index.html">mlir.dialects.linalg.opdsl.lang.comprehension</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/config/index.html">mlir.dialects.linalg.opdsl.lang.config</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/dsl/index.html">mlir.dialects.linalg.opdsl.lang.dsl</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/emitter/index.html">mlir.dialects.linalg.opdsl.lang.emitter</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/scalar_expr/index.html">mlir.dialects.linalg.opdsl.lang.scalar_expr</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/types/index.html">mlir.dialects.linalg.opdsl.lang.types</a></li>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/lang/yaml_helper/index.html">mlir.dialects.linalg.opdsl.lang.yaml_helper</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/scalar_expr/index.html">mlir.dialects.linalg.opdsl.lang.scalar_expr</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/types/index.html">mlir.dialects.linalg.opdsl.lang.types</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/lang/yaml_helper/index.html">mlir.dialects.linalg.opdsl.lang.yaml_helper</a></li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/opdsl/ops/core_named_ops/index.html">mlir.dialects.linalg.opdsl.ops.core_named_ops</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../linalg/opdsl/ops/index.html">mlir.dialects.linalg.opdsl.ops</a><input aria-label="Toggle navigation of mlir.dialects.linalg.opdsl.ops" class="toctree-checkbox" id="toctree-checkbox-15" name="toctree-checkbox-15" role="switch" type="checkbox"/><label for="toctree-checkbox-15"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../linalg/opdsl/ops/core_named_ops/index.html">mlir.dialects.linalg.opdsl.ops.core_named_ops</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../linalg/passes/index.html">mlir.dialects.linalg.passes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../llvm/index.html">mlir.dialects.llvm</a></li>
<li class="toctree-l2"><a class="reference internal" href="../math/index.html">mlir.dialects.math</a></li>
<li class="toctree-l2"><a class="reference internal" href="../memref/index.html">mlir.dialects.memref</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ml_program/index.html">mlir.dialects.ml_program</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nvgpu/index.html">mlir.dialects.nvgpu</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nvvm/index.html">mlir.dialects.nvvm</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openacc/index.html">mlir.dialects.openacc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openmp/index.html">mlir.dialects.openmp</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pdl/index.html">mlir.dialects.pdl</a></li>
<li class="toctree-l2"><a class="reference internal" href="../python_test/index.html">mlir.dialects.python_test</a></li>
<li class="toctree-l2"><a class="reference internal" href="../quant/index.html">mlir.dialects.quant</a></li>
<li class="toctree-l2"><a class="reference internal" href="../rocdl/index.html">mlir.dialects.rocdl</a></li>
<li class="toctree-l2"><a class="reference internal" href="../scf/index.html">mlir.dialects.scf</a></li>
<li class="toctree-l2"><a class="reference internal" href="../shape/index.html">mlir.dialects.shape</a></li>
<li class="toctree-l2"><a class="reference internal" href="../shard/index.html">mlir.dialects.shard</a></li>
<li class="toctree-l2"><a class="reference internal" href="../smt/index.html">mlir.dialects.smt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sparse_tensor/index.html">mlir.dialects.sparse_tensor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spirv/index.html">mlir.dialects.spirv</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tensor/index.html">mlir.dialects.tensor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tosa/index.html">mlir.dialects.tosa</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/bufferization/index.html">mlir.dialects.transform.bufferization</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/debug/index.html">mlir.dialects.transform.debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/extras/index.html">mlir.dialects.transform.extras</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/gpu/index.html">mlir.dialects.transform.gpu</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../transform/index.html">mlir.dialects.transform</a><input aria-label="Toggle navigation of mlir.dialects.transform" class="toctree-checkbox" id="toctree-checkbox-16" name="toctree-checkbox-16" role="switch" type="checkbox"/><label for="toctree-checkbox-16"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../transform/bufferization/index.html">mlir.dialects.transform.bufferization</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/debug/index.html">mlir.dialects.transform.debug</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/extras/index.html">mlir.dialects.transform.extras</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/gpu/index.html">mlir.dialects.transform.gpu</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/interpreter/index.html">mlir.dialects.transform.interpreter</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/loop/index.html">mlir.dialects.transform.loop</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/memref/index.html">mlir.dialects.transform.memref</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/nvgpu/index.html">mlir.dialects.transform.nvgpu</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/pdl/index.html">mlir.dialects.transform.pdl</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/smt/index.html">mlir.dialects.transform.smt</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/sparse_tensor/index.html">mlir.dialects.transform.sparse_tensor</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/structured/index.html">mlir.dialects.transform.structured</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/tensor/index.html">mlir.dialects.transform.tensor</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/tune/index.html">mlir.dialects.transform.tune</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/vector/index.html">mlir.dialects.transform.vector</a></li>
<li class="toctree-l3"><a class="reference internal" href="../transform/xegpu/index.html">mlir.dialects.transform.xegpu</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../transform/interpreter/index.html">mlir.dialects.transform.interpreter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/loop/index.html">mlir.dialects.transform.loop</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/memref/index.html">mlir.dialects.transform.memref</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/nvgpu/index.html">mlir.dialects.transform.nvgpu</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/pdl/index.html">mlir.dialects.transform.pdl</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/smt/index.html">mlir.dialects.transform.smt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/sparse_tensor/index.html">mlir.dialects.transform.sparse_tensor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/structured/index.html">mlir.dialects.transform.structured</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/tensor/index.html">mlir.dialects.transform.tensor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/tune/index.html">mlir.dialects.transform.tune</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/vector/index.html">mlir.dialects.transform.vector</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transform/xegpu/index.html">mlir.dialects.transform.xegpu</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ub/index.html">mlir.dialects.ub</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vector/index.html">mlir.dialects.vector</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../execution_engine/index.html">mlir.execution_engine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../extras/meta/index.html">mlir.extras.meta</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../extras/types/index.html">mlir.extras.types</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ir/index.html">mlir.ir</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../passmanager/index.html">mlir.passmanager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../rewrite/index.html">mlir.rewrite</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../runtime/index.html">mlir.runtime</a><input aria-label="Toggle navigation of mlir.runtime" class="toctree-checkbox" id="toctree-checkbox-17" name="toctree-checkbox-17" role="switch" type="checkbox"/><label for="toctree-checkbox-17"><span class="icon"><svg><use href="#svg-arrow-right"></use></svg></span></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../runtime/np_to_memref/index.html">mlir.runtime.np_to_memref</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../runtime/np_to_memref/index.html">mlir.runtime.np_to_memref</a></li>
</ul>
</li>
</ul>

</div>
</div>

      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          <div class="view-this-page">
  <a class="muted-link" href="../../../../_sources/autoapi/mlir/dialects/_nvgpu_ops_gen/index.rst.txt" title="View this page">
    <svg><use href="#svg-eye"></use></svg>
    <span class="visually-hidden">View this page</span>
  </a>
</div>
<div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle" aria-label="Toggle Light / Dark / Auto color theme">
              <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
              <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <span class="icon"><svg><use href="#svg-toc"></use></svg></span>
          </label>
        </div>
        <article role="main" id="furo-main-content">
          <section id="module-mlir.dialects._nvgpu_ops_gen">
<span id="mlir-dialects-nvgpu-ops-gen"></span><h1>mlir.dialects._nvgpu_ops_gen<a class="headerlink" href="#module-mlir.dialects._nvgpu_ops_gen" title="Link to this heading">¶</a></h1>
<section id="attributes">
<h2>Attributes<a class="headerlink" href="#attributes" title="Link to this heading">¶</a></h2>
<div class="table-wrapper autosummary longtable docutils container">
<table class="autosummary longtable docutils align-default">
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="classes">
<h2>Classes<a class="headerlink" href="#classes" title="Link to this heading">¶</a></h2>
<div class="table-wrapper autosummary longtable docutils container">
<table class="autosummary longtable docutils align-default">
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._Dialect" title="mlir.dialects._nvgpu_ops_gen._Dialect"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_Dialect</span></code></a></p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp" title="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.device_async_copy</span></code> op initiates an asynchronous copy operation of</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp" title="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">DeviceAsyncCreateGroupOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.device_async_create_group</span></code> op creates a group of memory accesses</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp" title="mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">DeviceAsyncWaitOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.device_async_wait</span></code> op will block the execution thread until the group</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp" title="mlir.dialects._nvgpu_ops_gen.LdMatrixOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">LdMatrixOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.ldmatrix</span></code> op represents loading a matrix fragment from</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MBarrierArriveExpectTxOp</span></code></a></p></td>
<td><p>A thread executing the Op performs an expect-tx operation on the mbarrier</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MBarrierArriveNoCompleteOp</span></code></a></p></td>
<td><p>The Op performs arrive-on operation on the <code class="docutils literal notranslate"><span class="pre">mbarrier</span></code> object and returns a</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MBarrierArriveOp</span></code></a></p></td>
<td><p>The Op performs arrive-on operation on the <code class="docutils literal notranslate"><span class="pre">mbarrier</span></code> object and returns a</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MBarrierCreateOp</span></code></a></p></td>
<td><p>The Op generates one or more <code class="docutils literal notranslate"><span class="pre">mbarrier</span></code> object, which is a barrier created in</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierGetOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MBarrierGetOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.mbarrier.get</span></code> operation retrieves a pointer to a specific</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierInitOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MBarrierInitOp</span></code></a></p></td>
<td><p>The Op initializes the <code class="docutils literal notranslate"><span class="pre">mbarrier</span></code> object with the given number of threads.</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MBarrierTestWaitOp</span></code></a></p></td>
<td><p>Checks whether the mbarrier object has completed the phase. It is is a</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MBarrierTryWaitParityOp</span></code></a></p></td>
<td><p>Checks whether the mbarrier object has completed the phase. It is is a</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp" title="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MmaSparseSyncOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">nvgu.mma.sp.sync</span></code> operation performs a warp-distributed MMA operation</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp" title="mlir.dialects._nvgpu_ops_gen.MmaSyncOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">MmaSyncOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.mma.sync</span></code> op represents the warp-level matrix-multiply-and-</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.RcpOp" title="mlir.dialects._nvgpu_ops_gen.RcpOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">RcpOp</span></code></a></p></td>
<td><p>Reciprocal calculation for <code class="docutils literal notranslate"><span class="pre">vector</span></code> types using <code class="docutils literal notranslate"><span class="pre">nvvm.rcp</span></code> OPs.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp" title="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">TmaAsyncLoadOp</span></code></a></p></td>
<td><p>The Op loads a tile memory region from global memory to shared memory by</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp" title="mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">TmaAsyncStoreOp</span></code></a></p></td>
<td><p>The Op store a tile memory region from global memory to shared memory by</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp" title="mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">TmaCreateDescriptorOp</span></code></a></p></td>
<td><p>The Op creates a tensor map descriptor object representing tiled memory</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaFenceOp" title="mlir.dialects._nvgpu_ops_gen.TmaFenceOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">TmaFenceOp</span></code></a></p></td>
<td><p>The Op fences the given <code class="docutils literal notranslate"><span class="pre">$tmaDescriptor</span></code>. This is necessary if the tensor map</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp" title="mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">TmaPrefetchOp</span></code></a></p></td>
<td><p>The Op brings the cache line containing the given <code class="docutils literal notranslate"><span class="pre">$tmaDescriptor</span></code> for</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp" title="mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">WarpgroupGenerateDescriptorOp</span></code></a></p></td>
<td><p>This Op builds a <code class="docutils literal notranslate"><span class="pre">nvgpu.warpgroup.descriptor</span></code> that is used by</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp" title="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">WarpgroupMmaInitAccumulatorOp</span></code></a></p></td>
<td><p>This Op generates and initializes the accumulator matrix for</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp" title="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">WarpgroupMmaOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.warpgroup.mma</span></code> op performs the warpgroup-level (4 warps)</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp" title="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">WarpgroupMmaStoreOp</span></code></a></p></td>
<td><p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.warpgroup.mma.store</span></code> op performs the store of fragmented result</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="functions">
<h2>Functions<a class="headerlink" href="#functions" title="Link to this heading">¶</a></h2>
<div class="table-wrapper autosummary longtable docutils container">
<table class="autosummary longtable docutils align-default">
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.device_async_copy" title="mlir.dialects._nvgpu_ops_gen.device_async_copy"><code class="xref py py-obj docutils literal notranslate"><span class="pre">device_async_copy</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.device_async_create_group" title="mlir.dialects._nvgpu_ops_gen.device_async_create_group"><code class="xref py py-obj docutils literal notranslate"><span class="pre">device_async_create_group</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.device_async_wait" title="mlir.dialects._nvgpu_ops_gen.device_async_wait"><code class="xref py py-obj docutils literal notranslate"><span class="pre">device_async_wait</span></code></a>(→ DeviceAsyncWaitOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.ldmatrix" title="mlir.dialects._nvgpu_ops_gen.ldmatrix"><code class="xref py py-obj docutils literal notranslate"><span class="pre">ldmatrix</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_arrive_expect_tx" title="mlir.dialects._nvgpu_ops_gen.mbarrier_arrive_expect_tx"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mbarrier_arrive_expect_tx</span></code></a>(→ MBarrierArriveExpectTxOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_arrive_nocomplete" title="mlir.dialects._nvgpu_ops_gen.mbarrier_arrive_nocomplete"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mbarrier_arrive_nocomplete</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_arrive" title="mlir.dialects._nvgpu_ops_gen.mbarrier_arrive"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mbarrier_arrive</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_create" title="mlir.dialects._nvgpu_ops_gen.mbarrier_create"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mbarrier_create</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_get" title="mlir.dialects._nvgpu_ops_gen.mbarrier_get"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mbarrier_get</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_init" title="mlir.dialects._nvgpu_ops_gen.mbarrier_init"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mbarrier_init</span></code></a>(→ MBarrierInitOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_test_wait" title="mlir.dialects._nvgpu_ops_gen.mbarrier_test_wait"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mbarrier_test_wait</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_try_wait_parity" title="mlir.dialects._nvgpu_ops_gen.mbarrier_try_wait_parity"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mbarrier_try_wait_parity</span></code></a>(→ MBarrierTryWaitParityOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mma_sp_sync" title="mlir.dialects._nvgpu_ops_gen.mma_sp_sync"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mma_sp_sync</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mma_sync" title="mlir.dialects._nvgpu_ops_gen.mma_sync"><code class="xref py py-obj docutils literal notranslate"><span class="pre">mma_sync</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.rcp" title="mlir.dialects._nvgpu_ops_gen.rcp"><code class="xref py py-obj docutils literal notranslate"><span class="pre">rcp</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.tma_async_load" title="mlir.dialects._nvgpu_ops_gen.tma_async_load"><code class="xref py py-obj docutils literal notranslate"><span class="pre">tma_async_load</span></code></a>(→ TmaAsyncLoadOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.tma_async_store" title="mlir.dialects._nvgpu_ops_gen.tma_async_store"><code class="xref py py-obj docutils literal notranslate"><span class="pre">tma_async_store</span></code></a>(→ TmaAsyncStoreOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.tma_create_descriptor" title="mlir.dialects._nvgpu_ops_gen.tma_create_descriptor"><code class="xref py py-obj docutils literal notranslate"><span class="pre">tma_create_descriptor</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.tma_fence_descriptor" title="mlir.dialects._nvgpu_ops_gen.tma_fence_descriptor"><code class="xref py py-obj docutils literal notranslate"><span class="pre">tma_fence_descriptor</span></code></a>(→ TmaFenceOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.tma_prefetch_descriptor" title="mlir.dialects._nvgpu_ops_gen.tma_prefetch_descriptor"><code class="xref py py-obj docutils literal notranslate"><span class="pre">tma_prefetch_descriptor</span></code></a>(→ TmaPrefetchOp)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_generate_descriptor" title="mlir.dialects._nvgpu_ops_gen.warpgroup_generate_descriptor"><code class="xref py py-obj docutils literal notranslate"><span class="pre">warpgroup_generate_descriptor</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_mma_init_accumulator" title="mlir.dialects._nvgpu_ops_gen.warpgroup_mma_init_accumulator"><code class="xref py py-obj docutils literal notranslate"><span class="pre">warpgroup_mma_init_accumulator</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_mma" title="mlir.dialects._nvgpu_ops_gen.warpgroup_mma"><code class="xref py py-obj docutils literal notranslate"><span class="pre">warpgroup_mma</span></code></a>(→ _ods_ir)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_mma_store" title="mlir.dialects._nvgpu_ops_gen.warpgroup_mma_store"><code class="xref py py-obj docutils literal notranslate"><span class="pre">warpgroup_mma_store</span></code></a>(→ WarpgroupMmaStoreOp)</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="module-contents">
<h2>Module Contents<a class="headerlink" href="#module-contents" title="Link to this heading">¶</a></h2>
<dl class="py data">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen._ods_ir">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">_ods_ir</span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen._Dialect">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">_Dialect</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">descriptor</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">object</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen._Dialect" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen._Dialect.DIALECT_NAMESPACE">
<span class="sig-name descname"><span class="pre">DIALECT_NAMESPACE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen._Dialect.DIALECT_NAMESPACE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">DeviceAsyncCopyOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">dst</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dstIndices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">srcIndices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dstElements</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">srcElements</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bypassL1</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.device_async_copy</span></code> op initiates an asynchronous copy operation of
elements from source (global memory) to the destination (shared memory)
without blocking the thread. The async copy is added to a group.</p>
<p>This op is meant to be used with <code class="docutils literal notranslate"><span class="pre">nvgpu.device_async_create_group</span></code> and
<code class="docutils literal notranslate"><span class="pre">nvgpu.device_async_wait</span></code> to synchronize copies as explained in those ops
descriptions.</p>
<p><code class="docutils literal notranslate"><span class="pre">bypassL1</span></code> attribute is hint to the hardware to bypass the L1 cache during
async copy, this hint may be ignored by the hardware.</p>
<p><code class="docutils literal notranslate"><span class="pre">dstElements</span></code> attribute is the total number of elements written to
destination (shared memory).</p>
<p><code class="docutils literal notranslate"><span class="pre">srcElements</span></code> argument is the total number of elements read from
source (global memory).</p>
<p><code class="docutils literal notranslate"><span class="pre">srcElements</span></code> is an optional argument and when present the op only reads
<code class="docutils literal notranslate"><span class="pre">srcElements</span></code> number of elements from the source (global memory) and zero fills
the rest of the elements in the destination (shared memory).</p>
<p>In order to do a copy and wait for the result we need the following
combination:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span> <span class="n">copy</span> <span class="mf">1.</span>
<span class="o">%</span><span class="n">cp1</span> <span class="o">=</span> <span class="n">nvgpu</span><span class="o">.</span><span class="n">device_async_copy</span> <span class="o">%</span><span class="n">A</span><span class="p">[</span><span class="o">%</span><span class="n">c0</span><span class="p">],</span> <span class="o">%</span><span class="n">B</span><span class="p">[</span><span class="o">%</span><span class="n">c0</span><span class="p">],</span> <span class="mi">4</span> <span class="p">:</span><span class="n">memref</span><span class="o">&lt;</span><span class="mi">16</span><span class="n">xf32</span><span class="o">&gt;</span> <span class="n">to</span> <span class="n">memref</span><span class="o">&lt;</span><span class="mi">16</span><span class="n">xf32</span><span class="p">,</span> <span class="mi">3</span><span class="o">&gt;</span>
<span class="o">//</span> <span class="n">copy</span> <span class="mf">2.</span>
<span class="o">%</span><span class="n">cp2</span> <span class="o">=</span> <span class="n">nvgpu</span><span class="o">.</span><span class="n">device_async_copy</span> <span class="o">%</span><span class="n">C</span><span class="p">[</span><span class="o">%</span><span class="n">c0</span><span class="p">],</span> <span class="o">%</span><span class="n">D</span><span class="p">[</span><span class="o">%</span><span class="n">c0</span><span class="p">],</span> <span class="mi">4</span> <span class="p">:</span> <span class="n">memref</span><span class="o">&lt;</span><span class="mi">16</span><span class="n">xf32</span><span class="o">&gt;</span> <span class="n">to</span> <span class="n">memref</span><span class="o">&lt;</span><span class="mi">16</span><span class="n">xf32</span><span class="p">,</span> <span class="mi">3</span><span class="o">&gt;</span>
<span class="o">//</span> <span class="n">group</span> <span class="mi">1</span> <span class="n">contains</span> <span class="n">copy</span> <span class="mi">1</span> <span class="ow">and</span> <span class="n">copy</span> <span class="mf">2.</span>
<span class="o">%</span><span class="n">token1</span> <span class="o">=</span> <span class="n">nvgpu</span><span class="o">.</span><span class="n">device_async_create_group</span> <span class="o">%</span><span class="n">cp1</span><span class="p">,</span> <span class="o">%</span><span class="n">cp2</span>
<span class="o">//</span> <span class="n">copy</span> <span class="mf">3.</span>
<span class="o">%</span><span class="n">cp3</span> <span class="o">=</span> <span class="n">nvgpu</span><span class="o">.</span><span class="n">device_async_copy</span> <span class="o">%</span><span class="n">E</span><span class="p">[</span><span class="o">%</span><span class="n">c0</span><span class="p">],</span> <span class="o">%</span><span class="n">F</span><span class="p">[</span><span class="o">%</span><span class="n">c0</span><span class="p">],</span> <span class="mi">4</span> <span class="p">:</span> <span class="n">memref</span><span class="o">&lt;</span><span class="mi">16</span><span class="n">xf32</span><span class="o">&gt;</span> <span class="n">to</span> <span class="n">memref</span><span class="o">&lt;</span><span class="mi">16</span><span class="n">xf32</span><span class="p">,</span> <span class="mi">3</span><span class="o">&gt;</span>
<span class="o">//</span> <span class="n">group</span> <span class="mi">2</span> <span class="n">contains</span> <span class="n">copy</span> <span class="mf">3.</span>
<span class="o">%</span><span class="n">token2</span> <span class="o">=</span> <span class="n">nvgpu</span><span class="o">.</span><span class="n">device_async_create_group</span> <span class="o">%</span><span class="n">cp3</span>
<span class="o">//</span> <span class="n">after</span> <span class="n">the</span> <span class="n">wait</span> <span class="n">copy</span> <span class="mi">1</span> <span class="ow">and</span> <span class="n">copy</span> <span class="mi">2</span> <span class="n">are</span> <span class="n">complete</span><span class="o">.</span>
<span class="n">nvgpu</span><span class="o">.</span><span class="n">device_async_wait</span> <span class="o">%</span><span class="n">token1</span>
<span class="o">//</span> <span class="n">after</span> <span class="n">the</span> <span class="n">wait</span> <span class="n">copy</span> <span class="mi">3</span> <span class="ow">is</span> <span class="n">complete</span><span class="o">.</span>
<span class="n">nvgpu</span><span class="o">.</span><span class="n">device_async_wait</span> <span class="o">%</span><span class="n">token2</span>
</pre></div>
</div>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%0</span> <span class="o">=</span> <span class="nb">nvgpu.device_async_copy</span><span class="err"> </span><span class="nv">%src</span><span class="p">[</span><span class="nv">%c0</span><span class="p">,</span><span class="err"> </span><span class="nv">%c0</span><span class="p">],</span><span class="err"> </span><span class="nv">%dst</span><span class="p">[</span><span class="nv">%c0</span><span class="p">,</span><span class="err"> </span><span class="nv">%c0</span><span class="p">,</span><span class="err"> </span><span class="nv">%c0</span><span class="p">],</span><span class="err"> </span><span class="mf">4</span><span class="err"> </span><span class="p">:</span>
<span class="err">  </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="mi">5</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;</span><span class="err"> </span><span class="nx">to</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">2</span><span class="p">x</span><span class="mi">7</span><span class="p">x</span><span class="mi">5</span><span class="p">x</span><span class="kt">f32</span><span class="p">,</span><span class="err"> </span><span class="mi">3</span><span class="p">&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.device_async_copy'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.dst">
<span class="sig-name descname"><span class="pre">dst</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.dst" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.dstIndices">
<span class="sig-name descname"><span class="pre">dstIndices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.dstIndices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.src">
<span class="sig-name descname"><span class="pre">src</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.src" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.srcIndices">
<span class="sig-name descname"><span class="pre">srcIndices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.srcIndices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.srcElements">
<span class="sig-name descname"><span class="pre">srcElements</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.srcElements" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.dstElements">
<span class="sig-name descname"><span class="pre">dstElements</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.dstElements" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.bypassL1">
<span class="sig-name descname"><span class="pre">bypassL1</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.bypassL1" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.asyncToken">
<span class="sig-name descname"><span class="pre">asyncToken</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.asyncToken" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.device_async_copy">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">device_async_copy</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">dst</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dst_indices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src_indices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dst_elements</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src_elements</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bypass_l1</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.device_async_copy" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">DeviceAsyncCreateGroupOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">inputTokens</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.device_async_create_group</span></code> op creates a group of memory accesses
containing all the pending <code class="docutils literal notranslate"><span class="pre">device_async_copy</span></code> operations associated with
argument tokens. Each token can only be part of one group.</p>
<p>It returns a token that can be use to wait until the group fully completes.</p>
<p>This is meant to be used with <code class="docutils literal notranslate"><span class="pre">nvgpu.device_async_wait</span></code> to synchronize copies
as explained in those ops descriptions.</p>
<p>Groups are executed in the order they are created.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%0</span> <span class="o">=</span> <span class="nb">nvgpu.device_async_create_group</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.device_async_create_group'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp.inputTokens">
<span class="sig-name descname"><span class="pre">inputTokens</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp.inputTokens" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp.asyncToken">
<span class="sig-name descname"><span class="pre">asyncToken</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp.asyncToken" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.device_async_create_group">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">device_async_create_group</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">input_tokens</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.device_async_create_group" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">DeviceAsyncWaitOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">asyncDependencies</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">numGroups</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.device_async_wait</span></code> op will block the execution thread until the group
associated with the source token is fully completed.</p>
<p>The optional <code class="docutils literal notranslate"><span class="pre">$numGroups</span></code> attribute gives an upper bound of the number of
groups uncompleted when the wait can unblock the thread. For example,  if
16 async groups are pushe and <code class="docutils literal notranslate"><span class="pre">$numGroups</span></code> is set to 12, then the thread
will unblock when 12 groups or fewer are in flight (4 groups have
completed).</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nb">nvgpu.device_async_wait</span><span class="err"> </span><span class="nv">%0</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.device_async_wait'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp.asyncDependencies">
<span class="sig-name descname"><span class="pre">asyncDependencies</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp.asyncDependencies" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp.numGroups">
<span class="sig-name descname"><span class="pre">numGroups</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp.numGroups" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.device_async_wait">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">device_async_wait</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">async_dependencies</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">num_groups</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp" title="mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp"><span class="pre">DeviceAsyncWaitOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.device_async_wait" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.LdMatrixOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">LdMatrixOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">srcMemref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">transpose</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">numTiles</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.ldmatrix</span></code> op represents loading a matrix fragment from
memory to registers. The source and result type must be compatible
with lowering to the <code class="docutils literal notranslate"><span class="pre">nvvm.ldmatrix</span></code> instruction. This op represents
the distributed version of a <code class="docutils literal notranslate"><span class="pre">vector.transfer_read</span></code> as an intermediate
step between lowering from <code class="docutils literal notranslate"><span class="pre">vector.transfer_read</span></code> to <code class="docutils literal notranslate"><span class="pre">nvvm.ldmatrix</span></code>.</p>
<p>This operation is meant to follow the semantic of described here:
<a class="reference external" href="https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-instructions-ldmatrix">https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-instructions-ldmatrix</a></p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%0</span> <span class="o">=</span> <span class="nb">nvgpu.ldmatrix</span><span class="err"> </span><span class="nv">%sm</span><span class="p">[</span><span class="nv">%c0</span><span class="p">,</span><span class="err"> </span><span class="nv">%c0</span><span class="p">]</span><span class="err"> </span><span class="p">{</span><span class="nx">numTiles</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="mf">4</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">i32</span><span class="p">,</span><span class="err"> </span><span class="nx">transpose</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="nx">false</span><span class="p">}</span><span class="err"> </span><span class="p">:</span>
<span class="err">  </span><span class="kt">memref</span><span class="p">&lt;</span><span class="n n-Integer">?</span><span class="p">x</span><span class="n n-Integer">?</span><span class="p">x</span><span class="kt">f16</span><span class="p">,</span><span class="err"> </span><span class="mi">3</span><span class="p">&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="mi">2</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.LdMatrixOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.ldmatrix'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.LdMatrixOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.LdMatrixOp.srcMemref">
<span class="sig-name descname"><span class="pre">srcMemref</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.srcMemref" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.LdMatrixOp.indices">
<span class="sig-name descname"><span class="pre">indices</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.indices" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.LdMatrixOp.transpose">
<span class="sig-name descname"><span class="pre">transpose</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.transpose" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.LdMatrixOp.numTiles">
<span class="sig-name descname"><span class="pre">numTiles</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.numTiles" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.LdMatrixOp.res">
<span class="sig-name descname"><span class="pre">res</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.res" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.ldmatrix">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">ldmatrix</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">src_memref</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">indices</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">transpose</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">num_tiles</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.ldmatrix" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MBarrierArriveExpectTxOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">txcount</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbarId</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">predicate</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>A thread executing the Op performs an expect-tx operation on the mbarrier
object at the location specified by the address operand $barrier. The
expect-tx operation, with an $txcount argument, increases the tx-count of
an mbarrier object by the value specified by $txcount. This makes the
current phase of the mbarrier object to expect and track the completion of
additional asynchronous transactions.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">$txCount</span></code> specifies the number of element to the expect-tx operation.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nb">nvgpu.mbarrier.arrive.expect_tx</span><span class="err"> </span><span class="nv">%barrier</span><span class="p">,</span><span class="err"> </span><span class="nv">%ic0</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.barrier</span><span class="p">&lt;</span><span class="nx">memorySpace</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.mbarrier.arrive.expect_tx'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.barriers">
<span class="sig-name descname"><span class="pre">barriers</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.barriers" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.txcount">
<span class="sig-name descname"><span class="pre">txcount</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.txcount" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.mbarId">
<span class="sig-name descname"><span class="pre">mbarId</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.mbarId" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.predicate">
<span class="sig-name descname"><span class="pre">predicate</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.predicate" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.mbarrier_arrive_expect_tx">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mbarrier_arrive_expect_tx</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">txcount</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbar_id</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">predicate</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp"><span class="pre">MBarrierArriveExpectTxOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_arrive_expect_tx" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MBarrierArriveNoCompleteOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbarId</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">count</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The Op performs arrive-on operation on the <code class="docutils literal notranslate"><span class="pre">mbarrier</span></code> object and returns a
<code class="docutils literal notranslate"><span class="pre">nvgpu.mbarrier.token</span></code>.</p>
<p>The Op does not cause the <code class="docutils literal notranslate"><span class="pre">nvgpu.mbarrier</span></code> to complete its current phase.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%token</span> <span class="o">=</span> <span class="nb">nvgpu.mbarrier.arrive.noComplete</span><span class="err"> </span><span class="nv">%barrier</span><span class="p">,</span><span class="err"> </span><span class="nv">%count</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.barrier</span><span class="p">&lt;</span><span class="nx">memorySpace</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.token</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.mbarrier.arrive.nocomplete'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.barriers">
<span class="sig-name descname"><span class="pre">barriers</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.barriers" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.mbarId">
<span class="sig-name descname"><span class="pre">mbarId</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.mbarId" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.count">
<span class="sig-name descname"><span class="pre">count</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.count" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.token">
<span class="sig-name descname"><span class="pre">token</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.token" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.mbarrier_arrive_nocomplete">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mbarrier_arrive_nocomplete</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbar_id</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">count</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_arrive_nocomplete" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MBarrierArriveOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbarId</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The Op performs arrive-on operation on the <code class="docutils literal notranslate"><span class="pre">mbarrier</span></code> object and returns a
<code class="docutils literal notranslate"><span class="pre">nvgpu.mbarrier.token</span></code>.</p>
<p>For more information, see
<a class="reference external" href="https://docs.nvidia.com/cuda/parallel-thread-execution/#arrive-on-operation-on-mbarrier-object">https://docs.nvidia.com/cuda/parallel-thread-execution/#arrive-on-operation-on-mbarrier-object</a></p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%token</span> <span class="o">=</span> <span class="nb">nvgpu.mbarrier.arrive</span><span class="err"> </span><span class="nv">%barrier</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.barrier</span><span class="p">&lt;</span><span class="nx">memorySpace</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.token</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.mbarrier.arrive'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.barriers">
<span class="sig-name descname"><span class="pre">barriers</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.barriers" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.mbarId">
<span class="sig-name descname"><span class="pre">mbarId</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.mbarId" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.token">
<span class="sig-name descname"><span class="pre">token</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.token" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.mbarrier_arrive">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mbarrier_arrive</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbar_id</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_arrive" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MBarrierCreateOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The Op generates one or more <code class="docutils literal notranslate"><span class="pre">mbarrier</span></code> object, which is a barrier created in
shared memory and supports various synchronization behaviors for threads.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">mbarrier</span></code> object has the following type and alignment requirements:
Type: .b64, Alignment: 8, Memory space: .shared</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%barrier</span> <span class="o">=</span> <span class="nb">nvgpu.mbarrier.create</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.barrier</span><span class="p">&lt;</span><span class="nx">memorySpace</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.mbarrier.create'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp.barriers">
<span class="sig-name descname"><span class="pre">barriers</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp.barriers" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.mbarrier_create">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mbarrier_create</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_create" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierGetOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MBarrierGetOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">mbarrierPointer</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbarId</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.mbarrier.get</span></code> operation retrieves a pointer to a specific
<code class="docutils literal notranslate"><span class="pre">mbarrier</span></code> object from a group of barriers created by the <code class="docutils literal notranslate"><span class="pre">nvgpu.mbarrier.create</span></code> operation.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%mbars</span> <span class="o">=</span> <span class="nb">nvgpu.mbarrier.create</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.group</span><span class="p">&lt;</span><span class="nx">memorySpace</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;,</span><span class="err"> </span><span class="nx">num_barriers</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="mf">10</span><span class="p">&gt;</span>
<span class="nv">%mbar_pointer</span> <span class="o">=</span> <span class="nb">nvgpu.mbarrier.get</span><span class="err"> </span><span class="nv">%mbars</span><span class="p">[</span><span class="nv">%c2</span><span class="p">]</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.group</span><span class="p">&lt;</span><span class="nx">memorySpace</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.mbarrier.get'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierGetOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.barriers">
<span class="sig-name descname"><span class="pre">barriers</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.barriers" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.mbarId">
<span class="sig-name descname"><span class="pre">mbarId</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.mbarId" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.mbarrierPointer">
<span class="sig-name descname"><span class="pre">mbarrierPointer</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.mbarrierPointer" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.mbarrier_get">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mbarrier_get</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">mbarrier_pointer</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbar_id</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_get" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierInitOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MBarrierInitOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">count</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbarId</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">predicate</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The Op initializes the <code class="docutils literal notranslate"><span class="pre">mbarrier</span></code> object with the given number of threads.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%num_threads</span> <span class="o">=</span> <span class="nb">gpu.block_dim</span><span class="err"> </span><span class="nx">x</span>
<span class="nv">%barrier</span> <span class="o">=</span> <span class="nb">nvgpu.mbarrier.create</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.barrier</span><span class="p">&lt;</span><span class="nx">memorySpace</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span>
<span class="nb">nvgpu.mbarrier.init</span><span class="err"> </span><span class="nv">%barrier</span><span class="p">,</span><span class="err"> </span><span class="nv">%num_threads</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.barrier</span><span class="p">&lt;</span><span class="nx">memorySpace</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.mbarrier.init'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierInitOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.barriers">
<span class="sig-name descname"><span class="pre">barriers</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.barriers" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.count">
<span class="sig-name descname"><span class="pre">count</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.count" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.mbarId">
<span class="sig-name descname"><span class="pre">mbarId</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.mbarId" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.predicate">
<span class="sig-name descname"><span class="pre">predicate</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.predicate" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.mbarrier_init">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mbarrier_init</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">count</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbar_id</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">predicate</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierInitOp"><span class="pre">MBarrierInitOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_init" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MBarrierTestWaitOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">token</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbarId</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Checks whether the mbarrier object has completed the phase. It is is a
non-blocking instruction which tests for the completion of the phase.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%isComplete</span> <span class="o">=</span> <span class="nb">nvgpu.mbarrier.test.wait</span><span class="err"> </span><span class="nv">%barrier</span><span class="p">,</span><span class="err"> </span><span class="nv">%token</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.barrier</span><span class="p">&lt;</span><span class="nx">memorySpace</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;,</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.token</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.mbarrier.test.wait'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.barriers">
<span class="sig-name descname"><span class="pre">barriers</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.barriers" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.token">
<span class="sig-name descname"><span class="pre">token</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.token" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.mbarId">
<span class="sig-name descname"><span class="pre">mbarId</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.mbarId" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.waitComplete">
<span class="sig-name descname"><span class="pre">waitComplete</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.waitComplete" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.mbarrier_test_wait">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mbarrier_test_wait</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">token</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbar_id</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_test_wait" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MBarrierTryWaitParityOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">phaseParity</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ticks</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbarId</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Checks whether the mbarrier object has completed the phase. It is is a
potentially blocking instruction which tests for the completion of the
phase. Suspended thread resumes execution when the specified phase completes
OR before the phase completes following a system-dependent time limit.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">$phaseParity</span></code> specifies either even phase (0) or odd phase (1) to
wait.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nb">nvgpu.mbarrier.try_wait.parity</span><span class="err"> </span><span class="nv">%barrier</span><span class="p">,</span><span class="err"> </span><span class="nv">%phaseParity</span><span class="p">,</span><span class="err"> </span><span class="nv">%ticks</span><span class="err"> </span><span class="p">:</span><span class="err"> </span><span class="kt">!nvgpu.mbarrier.barrier</span><span class="p">&lt;</span><span class="nx">memorySpace</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="no">#gpu.address_space</span><span class="p">&lt;</span><span class="nx">workgroup</span><span class="p">&gt;&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.mbarrier.try_wait.parity'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.barriers">
<span class="sig-name descname"><span class="pre">barriers</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.barriers" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.phaseParity">
<span class="sig-name descname"><span class="pre">phaseParity</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.phaseParity" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.ticks">
<span class="sig-name descname"><span class="pre">ticks</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.ticks" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.mbarId">
<span class="sig-name descname"><span class="pre">mbarId</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.mbarId" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.mbarrier_try_wait_parity">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mbarrier_try_wait_parity</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">phase_parity</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ticks</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbar_id</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp" title="mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp"><span class="pre">MBarrierTryWaitParityOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_try_wait_parity" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MmaSparseSyncOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrixA</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrixB</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrixC</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sparseMetadata</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mmaShape</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sparsitySelector</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tf32Enabled</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">nvgu.mma.sp.sync</span></code> operation performs a warp-distributed MMA operation
where operand A is “structured sparse”. In this case, the <code class="docutils literal notranslate"><span class="pre">matrixA</span></code> operand
represents the (warp-distributed) non-zero values of operand A, and the
<code class="docutils literal notranslate"><span class="pre">sparse_metadata</span></code> operand provides the indices.</p>
<p>The full description of the sparsity storage format and distribution scheme is
described in the PTX docs. This operation is meant to follow the semantic
described in the PTX documentation here:
<a class="reference external" href="https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-instructions-for-sparse-mma">https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-instructions-for-sparse-mma</a></p>
<p>The way the indices are distributed among the threads in a warp is controlled
by the optional <code class="docutils literal notranslate"><span class="pre">sparsity_selector</span></code> operand, which is <code class="docutils literal notranslate"><span class="pre">0</span></code> by default. For
more information, please consult the PTX documentation linked above.</p>
<p>Example (targetingthe f16 16x8x32 <code class="docutils literal notranslate"><span class="pre">mma.sp</span></code> PTX instruction):</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nb">nvgpu.mma.sp.sync</span><span class="err"> </span><span class="p">(</span><span class="nv">%a</span><span class="p">,</span><span class="err"> </span><span class="nv">%b</span><span class="p">,</span><span class="err"> </span><span class="nv">%c</span><span class="p">)</span><span class="err"> </span><span class="nx">metadata</span><span class="err"> </span><span class="p">(</span><span class="nv">%meta</span><span class="p">)</span><span class="err"> </span><span class="p">{</span><span class="nx">mmaShape</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="p">[</span><span class="mf">16</span><span class="p">,</span><span class="err"> </span><span class="mf">8</span><span class="p">,</span><span class="err"> </span><span class="mf">32</span><span class="p">]}</span><span class="err"> </span><span class="p">:</span>
<span class="err">  </span><span class="p">(</span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="mi">2</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">2</span><span class="p">x</span><span class="mi">2</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">2</span><span class="p">x</span><span class="mi">2</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;)</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">2</span><span class="p">x</span><span class="mi">2</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.mma.sp.sync'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.matrixA">
<span class="sig-name descname"><span class="pre">matrixA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.matrixA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.matrixB">
<span class="sig-name descname"><span class="pre">matrixB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.matrixB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.matrixC">
<span class="sig-name descname"><span class="pre">matrixC</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.matrixC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.sparseMetadata">
<span class="sig-name descname"><span class="pre">sparseMetadata</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.sparseMetadata" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.mmaShape">
<span class="sig-name descname"><span class="pre">mmaShape</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.mmaShape" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.sparsitySelector">
<span class="sig-name descname"><span class="pre">sparsitySelector</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.sparsitySelector" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.tf32Enabled">
<span class="sig-name descname"><span class="pre">tf32Enabled</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.tf32Enabled" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.res">
<span class="sig-name descname"><span class="pre">res</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.res" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.mma_sp_sync">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mma_sp_sync</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrix_a</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrix_b</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrix_c</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sparse_metadata</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mma_shape</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">sparsity_selector</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tf32_enabled</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.mma_sp_sync" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSyncOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">MmaSyncOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrixA</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrixB</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrixC</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mmaShape</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tf32Enabled</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.mma.sync</span></code> op represents the warp-level matrix-multiply-and-
accumulate (mma) operation that is compatible with <code class="docutils literal notranslate"><span class="pre">nvvm.mma.sync</span></code>.
The operands and results vector sizes are thread-level onwership to
the warp-level mma operation shape. <code class="docutils literal notranslate"><span class="pre">mmaShape</span></code> attribute holds the
warp-level matrix-multiply shape.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.mma.sync</span></code> op serves as an intermediate point between lowering from
<code class="docutils literal notranslate"><span class="pre">vector.contract</span></code> to <code class="docutils literal notranslate"><span class="pre">nvvm.mma.sync</span></code>.</p>
<p>This operation is meant to follow the semantic of described here:
<a class="reference external" href="https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-instructions-mma">https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-instructions-mma</a></p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%res</span> <span class="o">=</span> <span class="nb">nvgpu.mma.sync</span><span class="err"> </span><span class="p">(</span><span class="nv">%matrixA</span><span class="p">,</span><span class="err"> </span><span class="nv">%matrixB</span><span class="p">,</span><span class="err"> </span><span class="nv">%matrixC</span><span class="p">)</span><span class="err"> </span><span class="p">{</span><span class="nx">mmaShape</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="p">[</span><span class="mf">16</span><span class="p">,</span><span class="err"> </span><span class="mf">8</span><span class="p">,</span><span class="err"> </span><span class="mf">16</span><span class="p">]}</span><span class="err"> </span><span class="p">:</span>
<span class="err">    </span><span class="p">(</span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">4</span><span class="p">x</span><span class="mi">2</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">2</span><span class="p">x</span><span class="mi">2</span><span class="p">x</span><span class="kt">f16</span><span class="p">&gt;,</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">2</span><span class="p">x</span><span class="mi">2</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;)</span><span class="err"> </span><span class="o">-&gt;</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">2</span><span class="p">x</span><span class="mi">2</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSyncOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.mma.sync'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSyncOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSyncOp.matrixA">
<span class="sig-name descname"><span class="pre">matrixA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.matrixA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSyncOp.matrixB">
<span class="sig-name descname"><span class="pre">matrixB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.matrixB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSyncOp.matrixC">
<span class="sig-name descname"><span class="pre">matrixC</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.matrixC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSyncOp.mmaShape">
<span class="sig-name descname"><span class="pre">mmaShape</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.mmaShape" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSyncOp.tf32Enabled">
<span class="sig-name descname"><span class="pre">tf32Enabled</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.tf32Enabled" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.MmaSyncOp.res">
<span class="sig-name descname"><span class="pre">res</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.res" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.mma_sync">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">mma_sync</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">res</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrix_a</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrix_b</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrix_c</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mma_shape</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tf32_enabled</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.mma_sync" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.RcpOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">RcpOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">in_</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rounding</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ftz</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.RcpOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>Reciprocal calculation for <code class="docutils literal notranslate"><span class="pre">vector</span></code> types using <code class="docutils literal notranslate"><span class="pre">nvvm.rcp</span></code> OPs.</p>
<p>Currently, only the <code class="docutils literal notranslate"><span class="pre">approx</span></code> rounding mode and <code class="docutils literal notranslate"><span class="pre">ftz</span></code> are supported, and only for the <code class="docutils literal notranslate"><span class="pre">f32</span></code> type.</p>
<p>The input and output must be of the same vector type and shape.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.RcpOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.rcp'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.RcpOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.RcpOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.RcpOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.RcpOp.in_">
<span class="sig-name descname"><span class="pre">in_</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.RcpOp.in_" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.RcpOp.rounding">
<span class="sig-name descname"><span class="pre">rounding</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.RcpOp.rounding" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.RcpOp.ftz">
<span class="sig-name descname"><span class="pre">ftz</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.RcpOp.ftz" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.RcpOp.out">
<span class="sig-name descname"><span class="pre">out</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.RcpOp.out" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.rcp">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">rcp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">in_</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rounding</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ftz</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">results</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.rcp" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">TmaAsyncLoadOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">dst</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensorMapDescriptor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">coordinates</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbarId</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">multicastMask</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">predicate</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The Op loads a tile memory region from global memory to shared memory by
Tensor Memory Access (TMA).</p>
<p><code class="docutils literal notranslate"><span class="pre">$tensorMapDescriptor</span></code> is tensor map descriptor which has information about
tile shape. The descriptor is created by <code class="docutils literal notranslate"><span class="pre">nvgpu.tma.create.descriptor</span></code></p>
<p>The Op uses <code class="docutils literal notranslate"><span class="pre">$barrier</span></code> mbarrier based completion mechanism.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.tma.async.load'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.dst">
<span class="sig-name descname"><span class="pre">dst</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.dst" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.barriers">
<span class="sig-name descname"><span class="pre">barriers</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.barriers" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.tensorMapDescriptor">
<span class="sig-name descname"><span class="pre">tensorMapDescriptor</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.tensorMapDescriptor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.coordinates">
<span class="sig-name descname"><span class="pre">coordinates</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.coordinates" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.mbarId">
<span class="sig-name descname"><span class="pre">mbarId</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.mbarId" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.multicastMask">
<span class="sig-name descname"><span class="pre">multicastMask</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.multicastMask" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.predicate">
<span class="sig-name descname"><span class="pre">predicate</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.predicate" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.tma_async_load">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">tma_async_load</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">dst</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">barriers</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensor_map_descriptor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">coordinates</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">mbar_id</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">multicast_mask</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">predicate</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp" title="mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp"><span class="pre">TmaAsyncLoadOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.tma_async_load" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">TmaAsyncStoreOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensorMapDescriptor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">coordinates</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">predicate</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The Op store a tile memory region from global memory to shared memory by
Tensor Memory Access (TMA).</p>
<p><code class="docutils literal notranslate"><span class="pre">$tensorMapDescriptor</span></code> is tensor map descriptor which has information about
tile shape. The descriptor is created by <code class="docutils literal notranslate"><span class="pre">nvgpu.tma.create.descriptor</span></code></p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.tma.async.store'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp._ODS_OPERAND_SEGMENTS">
<span class="sig-name descname"><span class="pre">_ODS_OPERAND_SEGMENTS</span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp._ODS_OPERAND_SEGMENTS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.src">
<span class="sig-name descname"><span class="pre">src</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.src" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.tensorMapDescriptor">
<span class="sig-name descname"><span class="pre">tensorMapDescriptor</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.tensorMapDescriptor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.coordinates">
<span class="sig-name descname"><span class="pre">coordinates</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.coordinates" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.predicate">
<span class="sig-name descname"><span class="pre">predicate</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.predicate" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.tma_async_store">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">tma_async_store</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">src</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensor_map_descriptor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">coordinates</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">predicate</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp" title="mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp"><span class="pre">TmaAsyncStoreOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.tma_async_store" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">TmaCreateDescriptorOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tensorMap</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">boxDimensions</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The Op creates a tensor map descriptor object representing tiled memory
region. To do that it calls CUDA Driver’s <code class="docutils literal notranslate"><span class="pre">cuTensorMapEncodeTiled</span></code>. The
descriptor is used by Tensor Memory Access (TMA).</p>
<p>The <code class="docutils literal notranslate"><span class="pre">tensor</span></code> is the source tensor to be tiled.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">boxDimensions</span></code> is the size of the tiled memory region in each dimension.</p>
<p>For more information see below:
<a class="reference external" href="https://docs.nvidia.com/cuda/cuda-driver-api/group__CUDA__TENSOR__MEMORY.html">https://docs.nvidia.com/cuda/cuda-driver-api/group__CUDA__TENSOR__MEMORY.html</a></p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.tma.create.descriptor'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.tensor">
<span class="sig-name descname"><span class="pre">tensor</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.tensor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.boxDimensions">
<span class="sig-name descname"><span class="pre">boxDimensions</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.boxDimensions" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.tensorMap">
<span class="sig-name descname"><span class="pre">tensorMap</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.tensorMap" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.tma_create_descriptor">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">tma_create_descriptor</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tensor_map</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">box_dimensions</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.tma_create_descriptor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaFenceOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">TmaFenceOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tensorMapDescriptor</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaFenceOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The Op fences the given <code class="docutils literal notranslate"><span class="pre">$tmaDescriptor</span></code>. This is necessary if the tensor map
descriptor was modified from the host using cudaMemcpy. In this case, the
kernel needs a fence after which it is safe to use <code class="docutils literal notranslate"><span class="pre">tensor.map</span></code>.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaFenceOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.tma.fence.descriptor'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaFenceOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaFenceOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaFenceOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaFenceOp.tensorMapDescriptor">
<span class="sig-name descname"><span class="pre">tensorMapDescriptor</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaFenceOp.tensorMapDescriptor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.tma_fence_descriptor">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">tma_fence_descriptor</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tensor_map_descriptor</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaFenceOp" title="mlir.dialects._nvgpu_ops_gen.TmaFenceOp"><span class="pre">TmaFenceOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.tma_fence_descriptor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">TmaPrefetchOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tensorMapDescriptor</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">predicate</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The Op brings the cache line containing the given <code class="docutils literal notranslate"><span class="pre">$tmaDescriptor</span></code> for
subsequent use by the <code class="docutils literal notranslate"><span class="pre">tma.async.load</span></code> instruction.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.tma.prefetch.descriptor'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp.tensorMapDescriptor">
<span class="sig-name descname"><span class="pre">tensorMapDescriptor</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp.tensorMapDescriptor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp.predicate">
<span class="sig-name descname"><span class="pre">predicate</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp.predicate" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.tma_prefetch_descriptor">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">tma_prefetch_descriptor</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tensor_map_descriptor</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">predicate</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp" title="mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp"><span class="pre">TmaPrefetchOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.tma_prefetch_descriptor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">WarpgroupGenerateDescriptorOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">descriptor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensorMap</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>This Op builds a <code class="docutils literal notranslate"><span class="pre">nvgpu.warpgroup.descriptor</span></code> that is used by
<code class="docutils literal notranslate"><span class="pre">nvgpu.warpgroup.mma</span></code> to perform warpgroup-level matrix multiply and
accumulate.</p>
<p>The descriptor specifies the properties of the matrix in shared memory that
is a multiplicand in the matrix multiply and accumulate operation.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.warpgroup.generate.descriptor'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.tensor">
<span class="sig-name descname"><span class="pre">tensor</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.tensor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.tensorMap">
<span class="sig-name descname"><span class="pre">tensorMap</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.tensorMap" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.descriptor">
<span class="sig-name descname"><span class="pre">descriptor</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.descriptor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.warpgroup_generate_descriptor">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">warpgroup_generate_descriptor</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">descriptor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensor</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">tensor_map</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_generate_descriptor" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">WarpgroupMmaInitAccumulatorOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">matrixC</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>This Op generates and initializes the accumulator matrix for
<code class="docutils literal notranslate"><span class="pre">nvgpu.warpgroup.mma</span></code> op to perform matrix-multiply-and-accumulate.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.warpgroup.mma.init.accumulator'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp.matrixC">
<span class="sig-name descname"><span class="pre">matrixC</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp.matrixC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.warpgroup_mma_init_accumulator">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">warpgroup_mma_init_accumulator</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">matrix_c</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_mma_init_accumulator" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">WarpgroupMmaOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">matrixD</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">descriptorA</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">descriptorB</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrixC</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">waitGroup</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">transposeA</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">transposeB</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.warpgroup.mma</span></code> op performs the warpgroup-level (4 warps)
matrix-multiply-and-accumulate (mma) operation that results in
<code class="docutils literal notranslate"><span class="pre">nvvm.wgmma.mma_async</span></code>.</p>
<p>The operands are <code class="docutils literal notranslate"><span class="pre">descriptorA</span></code> and <code class="docutils literal notranslate"><span class="pre">descriptorB</span></code> that are wgmma matrix
descriptors that shows the properties of the matrix in shared memory. The
results are thread-level ownership to the warpgroup-level mma operation
shape. The shape is deduced from the descriptor types and output vector.</p>
<p>The Op encapsulates multiple <code class="docutils literal notranslate"><span class="pre">nvvm.wgmma.mma_async</span></code> operations to complete
the given shape. As <code class="docutils literal notranslate"><span class="pre">nvvm.wgmma.async</span></code> Op, or its corresponding PTX
instruction, is asynchronous, this Op groups the <code class="docutils literal notranslate"><span class="pre">nvvm.wgmma.async</span></code> and
surrounds them between <code class="docutils literal notranslate"><span class="pre">wgmma.fence.aligned</span></code> and
<code class="docutils literal notranslate"><span class="pre">wgmma.commit.group.sync.aligned</span></code>, <code class="docutils literal notranslate"><span class="pre">wgmma.wait.group.sync.aligned</span></code> Ops.</p>
<p>Example:</p>
<div class="highlight-mlir notranslate"><div class="highlight"><pre><span></span><span class="nv">%r1</span><span class="p">,</span><span class="nv">%r2</span> <span class="o">=</span> <span class="nb">nvgpu.warpgroup.mma</span><span class="err"> </span><span class="nv">%descA</span><span class="p">,</span><span class="err"> </span><span class="nv">%descB</span><span class="p">,</span><span class="err"> </span><span class="nv">%acc1</span><span class="p">,</span><span class="err"> </span><span class="nv">%acc2:</span>
<span class="err">           </span><span class="kt">!nvgpu.warpgroup.descriptor</span><span class="p">&lt;</span><span class="nx">tensor</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">128</span><span class="p">x</span><span class="mi">64</span><span class="p">x</span><span class="kt">f16</span><span class="p">,</span><span class="err"> </span><span class="mi">3</span><span class="p">&gt;&gt;,</span>
<span class="err">           </span><span class="kt">!nvgpu.warpgroup.descriptor</span><span class="p">&lt;</span><span class="nx">tensor</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="kt">memref</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">128</span><span class="p">x</span><span class="kt">f16</span><span class="p">,</span><span class="err"> </span><span class="mi">3</span><span class="p">&gt;&gt;,</span>
<span class="err">           </span><span class="kt">!nvgpu.warpgroup.accumulator</span><span class="p">&lt;</span><span class="nx">fragmented</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">128</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;&gt;,</span>
<span class="err">           </span><span class="kt">!nvgpu.warpgroup.accumulator</span><span class="p">&lt;</span><span class="nx">fragmented</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">128</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;&gt;</span>
<span class="err">           </span><span class="o">-&gt;</span>
<span class="err">           </span><span class="kt">!nvgpu.warpgroup.accumulator</span><span class="p">&lt;</span><span class="nx">fragmented</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">128</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;&gt;,</span>
<span class="err">           </span><span class="kt">!nvgpu.warpgroup.accumulator</span><span class="p">&lt;</span><span class="nx">fragmented</span><span class="err"> </span><span class="p">=</span><span class="err"> </span><span class="kt">vector</span><span class="p">&lt;</span><span class="mi">64</span><span class="p">x</span><span class="mi">128</span><span class="p">x</span><span class="kt">f32</span><span class="p">&gt;&gt;</span>
</pre></div>
</div>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.warpgroup.mma'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.descriptorA">
<span class="sig-name descname"><span class="pre">descriptorA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.descriptorA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.descriptorB">
<span class="sig-name descname"><span class="pre">descriptorB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.descriptorB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.matrixC">
<span class="sig-name descname"><span class="pre">matrixC</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.matrixC" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.waitGroup">
<span class="sig-name descname"><span class="pre">waitGroup</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.waitGroup" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.transposeA">
<span class="sig-name descname"><span class="pre">transposeA</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.transposeA" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.transposeB">
<span class="sig-name descname"><span class="pre">transposeB</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.transposeB" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.matrixD">
<span class="sig-name descname"><span class="pre">matrixD</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.matrixD" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.warpgroup_mma">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">warpgroup_mma</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">matrix_d</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">descriptor_a</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">descriptor_b</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">matrix_c</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">wait_group</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">transpose_a</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">transpose_b</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_mma" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">WarpgroupMmaStoreOp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">matrixD</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dstMemref</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir" title="mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="xref py py-obj docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></p>
<p>The <code class="docutils literal notranslate"><span class="pre">nvgpu.warpgroup.mma.store</span></code> op performs the store of fragmented result
in $matrixD to given memref.</p>
<p>[See the details of register fragment layout for accumulator matrix D]
(<a class="reference external" href="https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#wgmma-64n16-d">https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#wgmma-64n16-d</a>)</p>
<p>Note that, the op must be run with warp group.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp.OPERATION_NAME">
<span class="sig-name descname"><span class="pre">OPERATION_NAME</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'nvgpu.warpgroup.mma.store'</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp.OPERATION_NAME" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp._ODS_REGIONS">
<span class="sig-name descname"><span class="pre">_ODS_REGIONS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(0,</span> <span class="pre">True)</span></em><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp._ODS_REGIONS" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp.matrixD">
<span class="sig-name descname"><span class="pre">matrixD</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp.matrixD" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp.dstMemref">
<span class="sig-name descname"><span class="pre">dstMemref</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">_ods_ir</span><span class="p"><span class="pre">[</span></span><span class="pre">_ods_ir</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp.dstMemref" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="mlir.dialects._nvgpu_ops_gen.warpgroup_mma_store">
<span class="sig-prename descclassname"><span class="pre">mlir.dialects._nvgpu_ops_gen.</span></span><span class="sig-name descname"><span class="pre">warpgroup_mma_store</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">matrix_d</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">dst_memref</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">loc</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp" title="mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp"><span class="pre">WarpgroupMmaStoreOp</span></a></span></span><a class="headerlink" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_mma_store" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</section>
</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="../_nvgpu_transform_ops_gen/index.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">mlir.dialects._nvgpu_transform_ops_gen</div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="../_nvgpu_enum_gen/index.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">mlir.dialects._nvgpu_enum_gen</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2025, MLIR authors
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">mlir.dialects._nvgpu_ops_gen</a><ul>
<li><a class="reference internal" href="#attributes">Attributes</a></li>
<li><a class="reference internal" href="#classes">Classes</a></li>
<li><a class="reference internal" href="#functions">Functions</a></li>
<li><a class="reference internal" href="#module-contents">Module Contents</a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._ods_ir"><code class="docutils literal notranslate"><span class="pre">_ods_ir</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._Dialect"><code class="docutils literal notranslate"><span class="pre">_Dialect</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen._Dialect.DIALECT_NAMESPACE"><code class="docutils literal notranslate"><span class="pre">_Dialect.DIALECT_NAMESPACE</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.dst"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp.dst()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.dstIndices"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp.dstIndices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.src"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp.src()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.srcIndices"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp.srcIndices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.srcElements"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp.srcElements()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.dstElements"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp.dstElements()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.bypassL1"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp.bypassL1()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCopyOp.asyncToken"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCopyOp.asyncToken()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.device_async_copy"><code class="docutils literal notranslate"><span class="pre">device_async_copy()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCreateGroupOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCreateGroupOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCreateGroupOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp.inputTokens"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCreateGroupOp.inputTokens()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncCreateGroupOp.asyncToken"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncCreateGroupOp.asyncToken()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.device_async_create_group"><code class="docutils literal notranslate"><span class="pre">device_async_create_group()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncWaitOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncWaitOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncWaitOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp.asyncDependencies"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncWaitOp.asyncDependencies()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.DeviceAsyncWaitOp.numGroups"><code class="docutils literal notranslate"><span class="pre">DeviceAsyncWaitOp.numGroups()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.device_async_wait"><code class="docutils literal notranslate"><span class="pre">device_async_wait()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp"><code class="docutils literal notranslate"><span class="pre">LdMatrixOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">LdMatrixOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">LdMatrixOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.srcMemref"><code class="docutils literal notranslate"><span class="pre">LdMatrixOp.srcMemref()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.indices"><code class="docutils literal notranslate"><span class="pre">LdMatrixOp.indices()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.transpose"><code class="docutils literal notranslate"><span class="pre">LdMatrixOp.transpose()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.numTiles"><code class="docutils literal notranslate"><span class="pre">LdMatrixOp.numTiles()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.LdMatrixOp.res"><code class="docutils literal notranslate"><span class="pre">LdMatrixOp.res()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.ldmatrix"><code class="docutils literal notranslate"><span class="pre">ldmatrix()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveExpectTxOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveExpectTxOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveExpectTxOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.barriers"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveExpectTxOp.barriers()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.txcount"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveExpectTxOp.txcount()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.mbarId"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveExpectTxOp.mbarId()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveExpectTxOp.predicate"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveExpectTxOp.predicate()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_arrive_expect_tx"><code class="docutils literal notranslate"><span class="pre">mbarrier_arrive_expect_tx()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveNoCompleteOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveNoCompleteOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveNoCompleteOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.barriers"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveNoCompleteOp.barriers()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.mbarId"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveNoCompleteOp.mbarId()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.count"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveNoCompleteOp.count()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveNoCompleteOp.token"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveNoCompleteOp.token()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_arrive_nocomplete"><code class="docutils literal notranslate"><span class="pre">mbarrier_arrive_nocomplete()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.barriers"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveOp.barriers()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.mbarId"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveOp.mbarId()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierArriveOp.token"><code class="docutils literal notranslate"><span class="pre">MBarrierArriveOp.token()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_arrive"><code class="docutils literal notranslate"><span class="pre">mbarrier_arrive()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp"><code class="docutils literal notranslate"><span class="pre">MBarrierCreateOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MBarrierCreateOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MBarrierCreateOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierCreateOp.barriers"><code class="docutils literal notranslate"><span class="pre">MBarrierCreateOp.barriers()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_create"><code class="docutils literal notranslate"><span class="pre">mbarrier_create()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp"><code class="docutils literal notranslate"><span class="pre">MBarrierGetOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MBarrierGetOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MBarrierGetOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.barriers"><code class="docutils literal notranslate"><span class="pre">MBarrierGetOp.barriers()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.mbarId"><code class="docutils literal notranslate"><span class="pre">MBarrierGetOp.mbarId()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierGetOp.mbarrierPointer"><code class="docutils literal notranslate"><span class="pre">MBarrierGetOp.mbarrierPointer()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_get"><code class="docutils literal notranslate"><span class="pre">mbarrier_get()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp"><code class="docutils literal notranslate"><span class="pre">MBarrierInitOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MBarrierInitOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MBarrierInitOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.barriers"><code class="docutils literal notranslate"><span class="pre">MBarrierInitOp.barriers()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.count"><code class="docutils literal notranslate"><span class="pre">MBarrierInitOp.count()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.mbarId"><code class="docutils literal notranslate"><span class="pre">MBarrierInitOp.mbarId()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierInitOp.predicate"><code class="docutils literal notranslate"><span class="pre">MBarrierInitOp.predicate()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_init"><code class="docutils literal notranslate"><span class="pre">mbarrier_init()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp"><code class="docutils literal notranslate"><span class="pre">MBarrierTestWaitOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MBarrierTestWaitOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MBarrierTestWaitOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.barriers"><code class="docutils literal notranslate"><span class="pre">MBarrierTestWaitOp.barriers()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.token"><code class="docutils literal notranslate"><span class="pre">MBarrierTestWaitOp.token()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.mbarId"><code class="docutils literal notranslate"><span class="pre">MBarrierTestWaitOp.mbarId()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTestWaitOp.waitComplete"><code class="docutils literal notranslate"><span class="pre">MBarrierTestWaitOp.waitComplete()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_test_wait"><code class="docutils literal notranslate"><span class="pre">mbarrier_test_wait()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp"><code class="docutils literal notranslate"><span class="pre">MBarrierTryWaitParityOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MBarrierTryWaitParityOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MBarrierTryWaitParityOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.barriers"><code class="docutils literal notranslate"><span class="pre">MBarrierTryWaitParityOp.barriers()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.phaseParity"><code class="docutils literal notranslate"><span class="pre">MBarrierTryWaitParityOp.phaseParity()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.ticks"><code class="docutils literal notranslate"><span class="pre">MBarrierTryWaitParityOp.ticks()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MBarrierTryWaitParityOp.mbarId"><code class="docutils literal notranslate"><span class="pre">MBarrierTryWaitParityOp.mbarId()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mbarrier_try_wait_parity"><code class="docutils literal notranslate"><span class="pre">mbarrier_try_wait_parity()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.matrixA"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp.matrixA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.matrixB"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp.matrixB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.matrixC"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp.matrixC()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.sparseMetadata"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp.sparseMetadata()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.mmaShape"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp.mmaShape()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.sparsitySelector"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp.sparsitySelector()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.tf32Enabled"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp.tf32Enabled()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSparseSyncOp.res"><code class="docutils literal notranslate"><span class="pre">MmaSparseSyncOp.res()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mma_sp_sync"><code class="docutils literal notranslate"><span class="pre">mma_sp_sync()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp"><code class="docutils literal notranslate"><span class="pre">MmaSyncOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">MmaSyncOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">MmaSyncOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.matrixA"><code class="docutils literal notranslate"><span class="pre">MmaSyncOp.matrixA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.matrixB"><code class="docutils literal notranslate"><span class="pre">MmaSyncOp.matrixB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.matrixC"><code class="docutils literal notranslate"><span class="pre">MmaSyncOp.matrixC()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.mmaShape"><code class="docutils literal notranslate"><span class="pre">MmaSyncOp.mmaShape()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.tf32Enabled"><code class="docutils literal notranslate"><span class="pre">MmaSyncOp.tf32Enabled()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.MmaSyncOp.res"><code class="docutils literal notranslate"><span class="pre">MmaSyncOp.res()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.mma_sync"><code class="docutils literal notranslate"><span class="pre">mma_sync()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.RcpOp"><code class="docutils literal notranslate"><span class="pre">RcpOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.RcpOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">RcpOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.RcpOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">RcpOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.RcpOp.in_"><code class="docutils literal notranslate"><span class="pre">RcpOp.in_()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.RcpOp.rounding"><code class="docutils literal notranslate"><span class="pre">RcpOp.rounding()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.RcpOp.ftz"><code class="docutils literal notranslate"><span class="pre">RcpOp.ftz()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.RcpOp.out"><code class="docutils literal notranslate"><span class="pre">RcpOp.out()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.rcp"><code class="docutils literal notranslate"><span class="pre">rcp()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.dst"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp.dst()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.barriers"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp.barriers()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.tensorMapDescriptor"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp.tensorMapDescriptor()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.coordinates"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp.coordinates()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.mbarId"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp.mbarId()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.multicastMask"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp.multicastMask()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncLoadOp.predicate"><code class="docutils literal notranslate"><span class="pre">TmaAsyncLoadOp.predicate()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.tma_async_load"><code class="docutils literal notranslate"><span class="pre">tma_async_load()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp"><code class="docutils literal notranslate"><span class="pre">TmaAsyncStoreOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">TmaAsyncStoreOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp._ODS_OPERAND_SEGMENTS"><code class="docutils literal notranslate"><span class="pre">TmaAsyncStoreOp._ODS_OPERAND_SEGMENTS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">TmaAsyncStoreOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.src"><code class="docutils literal notranslate"><span class="pre">TmaAsyncStoreOp.src()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.tensorMapDescriptor"><code class="docutils literal notranslate"><span class="pre">TmaAsyncStoreOp.tensorMapDescriptor()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.coordinates"><code class="docutils literal notranslate"><span class="pre">TmaAsyncStoreOp.coordinates()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaAsyncStoreOp.predicate"><code class="docutils literal notranslate"><span class="pre">TmaAsyncStoreOp.predicate()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.tma_async_store"><code class="docutils literal notranslate"><span class="pre">tma_async_store()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp"><code class="docutils literal notranslate"><span class="pre">TmaCreateDescriptorOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">TmaCreateDescriptorOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">TmaCreateDescriptorOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.tensor"><code class="docutils literal notranslate"><span class="pre">TmaCreateDescriptorOp.tensor()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.boxDimensions"><code class="docutils literal notranslate"><span class="pre">TmaCreateDescriptorOp.boxDimensions()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaCreateDescriptorOp.tensorMap"><code class="docutils literal notranslate"><span class="pre">TmaCreateDescriptorOp.tensorMap()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.tma_create_descriptor"><code class="docutils literal notranslate"><span class="pre">tma_create_descriptor()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaFenceOp"><code class="docutils literal notranslate"><span class="pre">TmaFenceOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaFenceOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">TmaFenceOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaFenceOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">TmaFenceOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaFenceOp.tensorMapDescriptor"><code class="docutils literal notranslate"><span class="pre">TmaFenceOp.tensorMapDescriptor()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.tma_fence_descriptor"><code class="docutils literal notranslate"><span class="pre">tma_fence_descriptor()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp"><code class="docutils literal notranslate"><span class="pre">TmaPrefetchOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">TmaPrefetchOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">TmaPrefetchOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp.tensorMapDescriptor"><code class="docutils literal notranslate"><span class="pre">TmaPrefetchOp.tensorMapDescriptor()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.TmaPrefetchOp.predicate"><code class="docutils literal notranslate"><span class="pre">TmaPrefetchOp.predicate()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.tma_prefetch_descriptor"><code class="docutils literal notranslate"><span class="pre">tma_prefetch_descriptor()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp"><code class="docutils literal notranslate"><span class="pre">WarpgroupGenerateDescriptorOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">WarpgroupGenerateDescriptorOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">WarpgroupGenerateDescriptorOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.tensor"><code class="docutils literal notranslate"><span class="pre">WarpgroupGenerateDescriptorOp.tensor()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.tensorMap"><code class="docutils literal notranslate"><span class="pre">WarpgroupGenerateDescriptorOp.tensorMap()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupGenerateDescriptorOp.descriptor"><code class="docutils literal notranslate"><span class="pre">WarpgroupGenerateDescriptorOp.descriptor()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_generate_descriptor"><code class="docutils literal notranslate"><span class="pre">warpgroup_generate_descriptor()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaInitAccumulatorOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaInitAccumulatorOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaInitAccumulatorOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaInitAccumulatorOp.matrixC"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaInitAccumulatorOp.matrixC()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_mma_init_accumulator"><code class="docutils literal notranslate"><span class="pre">warpgroup_mma_init_accumulator()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.descriptorA"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaOp.descriptorA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.descriptorB"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaOp.descriptorB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.matrixC"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaOp.matrixC()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.waitGroup"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaOp.waitGroup()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.transposeA"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaOp.transposeA()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.transposeB"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaOp.transposeB()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaOp.matrixD"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaOp.matrixD()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_mma"><code class="docutils literal notranslate"><span class="pre">warpgroup_mma()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaStoreOp</span></code></a><ul>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp.OPERATION_NAME"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaStoreOp.OPERATION_NAME</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp._ODS_REGIONS"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaStoreOp._ODS_REGIONS</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp.matrixD"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaStoreOp.matrixD()</span></code></a></li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.WarpgroupMmaStoreOp.dstMemref"><code class="docutils literal notranslate"><span class="pre">WarpgroupMmaStoreOp.dstMemref()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mlir.dialects._nvgpu_ops_gen.warpgroup_mma_store"><code class="docutils literal notranslate"><span class="pre">warpgroup_mma_store()</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>

          </div>
        </div>
      </div>
      
      
    </aside>
  </div>
</div><script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../../../_static/doctools.js?v=9bcbadda"></script>
    <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/scripts/furo.js?v=46bd48cc"></script>
    </body>
</html>