Examplary Verilog modules created as my Uni project for ASIC implementations in Cadence environment.

Written in Verilog 2001 with -sv SV compilation command.
