<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/e1000e/e1000e-1.3.10a/src/ich8lan.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_33bbd4e9a1db5491349331105196bbee.html">e1000e</a>      </li>
      <li class="navelem"><a class="el" href="dir_e9c869938a0832b04ec490da333bf951.html">e1000e-1.3.10a</a>      </li>
      <li class="navelem"><a class="el" href="dir_488f12860e061e4531795fd261b21425.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ich8lan.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel PRO/1000 Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 1999 - 2011 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  Linux NICS &lt;linux.nics@intel.com&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00025"></a>00025 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00026"></a>00026 <span class="comment"></span>
<a name="l00027"></a>00027 <span class="comment">*******************************************************************************/</span>
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="preprocessor">#ifndef _E1000_ICH8LAN_H_</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span><span class="preprocessor">#define _E1000_ICH8LAN_H_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span>
<a name="l00032"></a>00032 <span class="preprocessor">#define ICH_FLASH_GFPREG                 0x0000</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_HSFSTS                 0x0004</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_HSFCTL                 0x0006</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_FADDR                  0x0008</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_FDATA0                 0x0010</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a>00038 <span class="comment">/* Requires up to 10 seconds when MNG might be accessing part. */</span>
<a name="l00039"></a>00039 <span class="preprocessor">#define ICH_FLASH_READ_COMMAND_TIMEOUT   10000000</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_WRITE_COMMAND_TIMEOUT  10000000</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_ERASE_COMMAND_TIMEOUT  10000000</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_LINEAR_ADDR_MASK       0x00FFFFFF</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_CYCLE_REPEAT_COUNT     10</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#define ICH_CYCLE_READ                   0</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#define ICH_CYCLE_WRITE                  2</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define ICH_CYCLE_ERASE                  3</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a>00049 <span class="preprocessor">#define FLASH_GFPREG_BASE_MASK           0x1FFF</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define FLASH_SECTOR_ADDR_SHIFT          12</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a>00052 <span class="preprocessor">#define ICH_FLASH_SEG_SIZE_256           256</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_SEG_SIZE_4K            4096</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_SEG_SIZE_8K            8192</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_SEG_SIZE_64K           65536</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define ICH_FLASH_SECTOR_SIZE            4096</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 <span class="preprocessor">#define ICH_FLASH_REG_MAPSIZE            0x00A0</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 <span class="preprocessor">#define E1000_ICH_FWSM_RSPCIPHY          0x00000040 </span><span class="comment">/* Reset PHY on PCI Reset */</span>
<a name="l00061"></a>00061 <span class="preprocessor">#define E1000_ICH_FWSM_DISSW             0x10000000 </span><span class="comment">/* FW Disables SW Writes */</span>
<a name="l00062"></a>00062 <span class="comment">/* FW established a valid mode */</span>
<a name="l00063"></a>00063 <span class="preprocessor">#define E1000_ICH_FWSM_FW_VALID          0x00008000</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a>00065 <span class="preprocessor">#define E1000_ICH_MNG_IAMT_MODE          0x2</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>
<a name="l00067"></a>00067 <span class="preprocessor">#define E1000_FWSM_PROXY_MODE            0x00000008 </span><span class="comment">/* FW is in proxy mode */</span>
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="comment">/* Shared Receive Address Registers */</span>
<a name="l00070"></a>00070 <span class="preprocessor">#define E1000_SHRAL(_i)  (0x05438 + ((_i) * 8))</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SHRAH(_i)  (0x0543C + ((_i) * 8))</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SHRAH_AV   0x80000000 </span><span class="comment">/* Addr Valid bit */</span>
<a name="l00073"></a>00073 <span class="preprocessor">#define E1000_SHRAH_MAV  0x40000000 </span><span class="comment">/* Multicast Addr Valid bit */</span>
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="preprocessor">#define E1000_H2ME             0x05B50    </span><span class="comment">/* Host to ME */</span>
<a name="l00076"></a>00076 <span class="preprocessor">#define E1000_H2ME_LSECREQ     0x00000001 </span><span class="comment">/* Linksec Request */</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define E1000_H2ME_LSECA       0x00000002 </span><span class="comment">/* Linksec Active */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define E1000_H2ME_LSECSF      0x00000004 </span><span class="comment">/* Linksec Failed */</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define E1000_H2ME_LSECD       0x00000008 </span><span class="comment">/* Linksec Disabled */</span>
<a name="l00080"></a>00080 <span class="preprocessor">#define E1000_H2ME_SLCAPD      0x00000010 </span><span class="comment">/* Start LCAPD */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define E1000_H2ME_IPV4_ARP_EN 0x00000020 </span><span class="comment">/* Arp Offload enable bit */</span>
<a name="l00082"></a>00082 <span class="preprocessor">#define E1000_H2ME_IPV6_NS_EN  0x00000040 </span><span class="comment">/* NS Offload enable bit */</span>
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 <span class="preprocessor">#define ID_LED_DEFAULT_ICH8LAN  ((ID_LED_DEF1_DEF2 &lt;&lt; 12) | \</span>
<a name="l00085"></a>00085 <span class="preprocessor">                                 (ID_LED_OFF1_OFF2 &lt;&lt;  8) | \</span>
<a name="l00086"></a>00086 <span class="preprocessor">                                 (ID_LED_OFF1_ON2  &lt;&lt;  4) | \</span>
<a name="l00087"></a>00087 <span class="preprocessor">                                 (ID_LED_DEF1_DEF2))</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#define E1000_ICH_NVM_SIG_WORD           0x13</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ICH_NVM_SIG_MASK           0xC000</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ICH_NVM_VALID_SIG_MASK     0xC0</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ICH_NVM_SIG_VALUE          0x80</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#define E1000_ICH8_LAN_INIT_TIMEOUT      1500</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 <span class="preprocessor">#define E1000_FEXTNVM_SW_CONFIG        1</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FEXTNVM_SW_CONFIG_ICH8M (1 &lt;&lt; 27) </span><span class="comment">/* Bit redefined for ICH8M */</span>
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 <span class="preprocessor">#define E1000_FEXTNVM4_BEACON_DURATION_MASK    0x7</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FEXTNVM4_BEACON_DURATION_8USEC   0x7</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FEXTNVM4_BEACON_DURATION_16USEC  0x3</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#define PCIE_ICH8_SNOOP_ALL   PCIE_NO_SNOOP_ALL</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a>00105 <span class="preprocessor">#define E1000_ICH_RAR_ENTRIES            7</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCH2_RAR_ENTRIES           5 </span><span class="comment">/* RAR[0], SHRA[0-3] */</span>
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 <span class="preprocessor">#define PHY_PAGE_SHIFT 5</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define PHY_REG(page, reg) (((page) &lt;&lt; PHY_PAGE_SHIFT) | \</span>
<a name="l00110"></a>00110 <span class="preprocessor">                           ((reg) &amp; MAX_PHY_REG_ADDRESS))</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define IGP3_KMRN_DIAG  PHY_REG(770, 19) </span><span class="comment">/* KMRN Diagnostic */</span>
<a name="l00112"></a>00112 <span class="preprocessor">#define IGP3_VR_CTRL    PHY_REG(776, 18) </span><span class="comment">/* Voltage Regulator Control */</span>
<a name="l00113"></a>00113 <span class="preprocessor">#define IGP3_CAPABILITY PHY_REG(776, 19) </span><span class="comment">/* Capability */</span>
<a name="l00114"></a>00114 <span class="preprocessor">#define IGP3_PM_CTRL    PHY_REG(769, 20) </span><span class="comment">/* Power Management Control */</span>
<a name="l00115"></a>00115 
<a name="l00116"></a>00116 <span class="preprocessor">#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS         0x0002</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK 0x0300</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define IGP3_VR_CTRL_MODE_SHUTDOWN           0x0200</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define IGP3_PM_CTRL_FORCE_PWR_DOWN          0x0020</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="comment">/* PHY Wakeup Registers and defines */</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define BM_RCTL         PHY_REG(BM_WUC_PAGE, 0)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define BM_WUC          PHY_REG(BM_WUC_PAGE, 1)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define BM_WUFC         PHY_REG(BM_WUC_PAGE, 2)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define BM_WUS          PHY_REG(BM_WUC_PAGE, 3)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define BM_RAR_L(_i)    (BM_PHY_REG(BM_WUC_PAGE, 16 + ((_i) &lt;&lt; 2)))</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define BM_RAR_M(_i)    (BM_PHY_REG(BM_WUC_PAGE, 17 + ((_i) &lt;&lt; 2)))</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define BM_RAR_H(_i)    (BM_PHY_REG(BM_WUC_PAGE, 18 + ((_i) &lt;&lt; 2)))</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define BM_RAR_CTRL(_i) (BM_PHY_REG(BM_WUC_PAGE, 19 + ((_i) &lt;&lt; 2)))</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define BM_MTA(_i)      (BM_PHY_REG(BM_WUC_PAGE, 128 + ((_i) &lt;&lt; 1)))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define BM_IPAV         (BM_PHY_REG(BM_WUC_PAGE, 64))</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define BM_IP4AT_L(_i)  (BM_PHY_REG(BM_WUC_PAGE, 82 + ((_i) * 2)))</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define BM_IP4AT_H(_i)  (BM_PHY_REG(BM_WUC_PAGE, 83 + ((_i) * 2)))</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a>00135 <span class="preprocessor">#define BM_SHRAL_LOWER(_i) (BM_PHY_REG(BM_WUC_PAGE, 44 + ((_i) * 4)))</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define BM_SHRAL_UPPER(_i) (BM_PHY_REG(BM_WUC_PAGE, 45 + ((_i) * 4)))</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define BM_SHRAH_LOWER(_i) (BM_PHY_REG(BM_WUC_PAGE, 46 + ((_i) * 4)))</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define BM_SHRAH_UPPER(_i) (BM_PHY_REG(BM_WUC_PAGE, 47 + ((_i) * 4)))</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00140"></a>00140 <span class="preprocessor">#define BM_RCTL_UPE           0x0001          </span><span class="comment">/* Unicast Promiscuous Mode */</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define BM_RCTL_MPE           0x0002          </span><span class="comment">/* Multicast Promiscuous Mode */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define BM_RCTL_MO_SHIFT      3               </span><span class="comment">/* Multicast Offset Shift */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define BM_RCTL_MO_MASK       (3 &lt;&lt; 3)        </span><span class="comment">/* Multicast Offset Mask */</span>
<a name="l00144"></a>00144 <span class="preprocessor">#define BM_RCTL_BAM           0x0020          </span><span class="comment">/* Broadcast Accept Mode */</span>
<a name="l00145"></a>00145 <span class="preprocessor">#define BM_RCTL_PMCF          0x0040          </span><span class="comment">/* Pass MAC Control Frames */</span>
<a name="l00146"></a>00146 <span class="preprocessor">#define BM_RCTL_RFCE          0x0080          </span><span class="comment">/* Rx Flow Control Enable */</span>
<a name="l00147"></a>00147 
<a name="l00148"></a>00148 <span class="preprocessor">#define HV_LED_CONFIG           PHY_REG(768, 30) </span><span class="comment">/* LED Configuration */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define HV_MUX_DATA_CTRL               PHY_REG(776, 16)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define HV_MUX_DATA_CTRL_GEN_TO_MAC    0x0400</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define HV_MUX_DATA_CTRL_FORCE_SPEED   0x0004</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define HV_SCC_UPPER            PHY_REG(778, 16) </span><span class="comment">/* Single Collision Count */</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define HV_SCC_LOWER            PHY_REG(778, 17)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define HV_ECOL_UPPER           PHY_REG(778, 18) </span><span class="comment">/* Excessive Collision Count */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define HV_ECOL_LOWER           PHY_REG(778, 19)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define HV_MCC_UPPER            PHY_REG(778, 20) </span><span class="comment">/* Multiple Collision Count */</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define HV_MCC_LOWER            PHY_REG(778, 21)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define HV_LATECOL_UPPER        PHY_REG(778, 23) </span><span class="comment">/* Late Collision Count */</span>
<a name="l00159"></a>00159 <span class="preprocessor">#define HV_LATECOL_LOWER        PHY_REG(778, 24)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define HV_COLC_UPPER           PHY_REG(778, 25) </span><span class="comment">/* Collision Count */</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define HV_COLC_LOWER           PHY_REG(778, 26)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define HV_DC_UPPER             PHY_REG(778, 27) </span><span class="comment">/* Defer Count */</span>
<a name="l00163"></a>00163 <span class="preprocessor">#define HV_DC_LOWER             PHY_REG(778, 28)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define HV_TNCRS_UPPER          PHY_REG(778, 29) </span><span class="comment">/* Transmit with no CRS */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#define HV_TNCRS_LOWER          PHY_REG(778, 30)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="preprocessor">#define E1000_FCRTV_PCH     0x05F40 </span><span class="comment">/* PCH Flow Control Refresh Timer Value */</span>
<a name="l00168"></a>00168 
<a name="l00169"></a>00169 <span class="preprocessor">#define E1000_NVM_K1_CONFIG 0x1B </span><span class="comment">/* NVM K1 Config Word */</span>
<a name="l00170"></a>00170 <span class="preprocessor">#define E1000_NVM_K1_ENABLE 0x1  </span><span class="comment">/* NVM Enable K1 bit */</span>
<a name="l00171"></a>00171 
<a name="l00172"></a>00172 <span class="comment">/* SMBus Address Phy Register */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define HV_SMB_ADDR            PHY_REG(768, 26)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define HV_SMB_ADDR_MASK       0x007F</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define HV_SMB_ADDR_PEC_EN     0x0200</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define HV_SMB_ADDR_VALID      0x0080</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a>00178 <span class="comment">/* Strapping Option Register - RO */</span>
<a name="l00179"></a>00179 <span class="preprocessor">#define E1000_STRAP                     0x0000C</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define E1000_STRAP_SMBUS_ADDRESS_MASK  0x00FE0000</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define E1000_STRAP_SMBUS_ADDRESS_SHIFT 17</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span>
<a name="l00183"></a>00183 <span class="comment">/* OEM Bits Phy Register */</span>
<a name="l00184"></a>00184 <span class="preprocessor">#define HV_OEM_BITS            PHY_REG(768, 25)</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define HV_OEM_BITS_LPLU       0x0004 </span><span class="comment">/* Low Power Link Up */</span>
<a name="l00186"></a>00186 <span class="preprocessor">#define HV_OEM_BITS_GBE_DIS    0x0040 </span><span class="comment">/* Gigabit Disable */</span>
<a name="l00187"></a>00187 <span class="preprocessor">#define HV_OEM_BITS_RESTART_AN 0x0400 </span><span class="comment">/* Restart Auto-negotiation */</span>
<a name="l00188"></a>00188 
<a name="l00189"></a>00189 <span class="preprocessor">#define LCD_CFG_PHY_ADDR_BIT   0x0020 </span><span class="comment">/* Phy address bit from LCD Config word */</span>
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 <span class="comment">/* KMRN Mode Control */</span>
<a name="l00192"></a>00192 <span class="preprocessor">#define HV_KMRN_MODE_CTRL       PHY_REG(769, 16)</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define HV_KMRN_MDIO_SLOW       0x0400</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span>
<a name="l00195"></a>00195 <span class="comment">/* PHY Power Management Control */</span>
<a name="l00196"></a>00196 <span class="preprocessor">#define HV_PM_CTRL              PHY_REG(770, 17)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span>
<a name="l00198"></a>00198 <span class="preprocessor">#define SW_FLAG_TIMEOUT    1000 </span><span class="comment">/* SW Semaphore flag timeout in milliseconds */</span>
<a name="l00199"></a>00199 
<a name="l00200"></a>00200 <span class="comment">/* PHY Low Power Idle Control */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#define I82579_LPI_CTRL         PHY_REG(772, 20)</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define I82579_LPI_CTRL_ENABLE_MASK     0x6000</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>
<a name="l00204"></a>00204 <span class="comment">/* EMI Registers */</span>
<a name="l00205"></a>00205 <span class="preprocessor">#define I82579_EMI_ADDR         0x10</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define I82579_EMI_DATA         0x11</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define I82579_LPI_UPDATE_TIMER 0x4805 </span><span class="comment">/* in 40ns units + 40 ns base value */</span>
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 <span class="comment">/*</span>
<a name="l00210"></a>00210 <span class="comment"> * Additional interrupts need to be handled for ICH family:</span>
<a name="l00211"></a>00211 <span class="comment"> *  DSW = The FW changed the status of the DISSW bit in FWSM</span>
<a name="l00212"></a>00212 <span class="comment"> *  PHYINT = The LAN connected device generates an interrupt</span>
<a name="l00213"></a>00213 <span class="comment"> *  EPRST = Manageability reset event</span>
<a name="l00214"></a>00214 <span class="comment"> */</span>
<a name="l00215"></a>00215 <span class="preprocessor">#define IMS_ICH_ENABLE_MASK (\</span>
<a name="l00216"></a>00216 <span class="preprocessor">    E1000_IMS_DSW   | \</span>
<a name="l00217"></a>00217 <span class="preprocessor">    E1000_IMS_PHYINT | \</span>
<a name="l00218"></a>00218 <span class="preprocessor">    E1000_IMS_EPRST)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span>
<a name="l00220"></a>00220 <span class="comment">/* Additional interrupt register bit definitions */</span>
<a name="l00221"></a>00221 <span class="preprocessor">#define E1000_ICR_LSECPNC       0x00004000          </span><span class="comment">/* PN threshold - client */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define E1000_IMS_LSECPNC       E1000_ICR_LSECPNC   </span><span class="comment">/* PN threshold - client */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define E1000_ICS_LSECPNC       E1000_ICR_LSECPNC   </span><span class="comment">/* PN threshold - client */</span>
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 <span class="comment">/* Security Processing bit Indication */</span>
<a name="l00226"></a>00226 <span class="preprocessor">#define E1000_RXDEXT_LINKSEC_STATUS_LSECH       0x01000000</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDEXT_LINKSEC_ERROR_BIT_MASK     0x60000000</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDEXT_LINKSEC_ERROR_NO_SA_MATCH  0x20000000</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDEXT_LINKSEC_ERROR_REPLAY_ERROR 0x40000000</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDEXT_LINKSEC_ERROR_BAD_SIG      0x60000000</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span>
<a name="l00232"></a>00232 <span class="comment">/* Receive Address Initial CRC Calculation */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define E1000_PCH_RAICC(_n)     (0x05F50 + ((_n) * 4))</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span>
<a name="l00235"></a>00235 <span class="keywordtype">void</span> e1000e_set_kmrn_lock_loss_workaround_ich8lan(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw,
<a name="l00236"></a>00236                                                  <span class="keywordtype">bool</span> <a class="code" href="structstate.html">state</a>);
<a name="l00237"></a>00237 <span class="keywordtype">void</span> e1000e_igp3_phy_powerdown_workaround_ich8lan(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw);
<a name="l00238"></a>00238 <span class="keywordtype">void</span> e1000e_gig_downshift_workaround_ich8lan(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw);
<a name="l00239"></a>00239 <span class="keywordtype">void</span> e1000e_disable_gig_wol_ich8lan(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw);
<a name="l00240"></a>00240 s32 e1000_configure_k1_ich8lan(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw, <span class="keywordtype">bool</span> k1_enable);
<a name="l00241"></a>00241 s32 e1000_oem_bits_config_ich8lan(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw, <span class="keywordtype">bool</span> d0_config);
<a name="l00242"></a>00242 <span class="keywordtype">void</span> e1000_copy_rx_addrs_to_phy_ich8lan(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw);
<a name="l00243"></a>00243 s32 e1000_lv_jumbo_workaround_ich8lan(<span class="keyword">struct</span> <a class="code" href="structe1000__hw.html">e1000_hw</a> *hw, <span class="keywordtype">bool</span> enable);
<a name="l00244"></a>00244 <span class="preprocessor">#endif</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:26 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
