{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 10:24:06 2014 " "Info: Processing started: Thu Nov 27 10:24:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Imem -c eImem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Imem -c eImem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pClock " "Info: Assuming node \"pClock\" is an undefined clock" {  } { { "eImem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/eImem.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pClock " "Info: No valid register-to-register data paths exist for clock \"pClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg6 pReadaddr\[8\] pClock 4.165 ns memory " "Info: tsu for memory \"lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg6\" (data pin = \"pReadaddr\[8\]\", clock pin = \"pClock\") is 4.165 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.894 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pReadaddr\[8\] 1 PIN PIN_U14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_U14; Fanout = 2; PIN Node = 'pReadaddr\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pReadaddr[8] } "NODE_NAME" } } { "eImem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/eImem.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.554 ns) + CELL(0.253 ns) 6.894 ns lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg6 2 MEM M4K_X37_Y30 18 " "Info: 2: + IC(5.554 ns) + CELL(0.253 ns) = 6.894 ns; Loc. = M4K_X37_Y30; Fanout = 18; MEM Node = 'lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.807 ns" { pReadaddr[8] lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/db/altsyncram_unv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 19.44 % ) " "Info: Total cell delay = 1.340 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.554 ns ( 80.56 % ) " "Info: Total interconnect delay = 5.554 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { pReadaddr[8] lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { pReadaddr[8] {} pReadaddr[8]~out0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 5.554ns } { 0.000ns 1.087ns 0.253ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.131 ns + " "Info: + Micro setup delay of destination is 0.131 ns" {  } { { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/db/altsyncram_unv.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.860 ns - Shortest memory " "Info: - Shortest clock path from clock \"pClock\" to destination memory is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 16 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 16; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eImem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/eImem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.512 ns) 2.860 ns lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg6 2 MEM M4K_X37_Y30 18 " "Info: 2: + IC(1.520 ns) + CELL(0.512 ns) = 2.860 ns; Loc. = M4K_X37_Y30; Fanout = 18; MEM Node = 'lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { pClock lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/db/altsyncram_unv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 46.85 % ) " "Info: Total cell delay = 1.340 ns ( 46.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.520 ns ( 53.15 % ) " "Info: Total interconnect delay = 1.520 ns ( 53.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { pClock lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { pClock {} pClock~out0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { pReadaddr[8] lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { pReadaddr[8] {} pReadaddr[8]~out0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 5.554ns } { 0.000ns 1.087ns 0.253ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { pClock lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { pClock {} pClock~out0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pClock pDataout\[28\] lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg0 11.830 ns memory " "Info: tco from clock \"pClock\" to destination pin \"pDataout\[28\]\" through memory \"lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg0\" is 11.830 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.893 ns + Longest memory " "Info: + Longest clock path from clock \"pClock\" to source memory is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 16 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 16; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eImem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/eImem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.512 ns) 2.893 ns lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg0 2 MEM M4K_X15_Y30 14 " "Info: 2: + IC(1.553 ns) + CELL(0.512 ns) = 2.893 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { pClock lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/db/altsyncram_unv.tdf" 376 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 46.32 % ) " "Info: Total cell delay = 1.340 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.553 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.553 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { pClock lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { pClock {} pClock~out0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 {} } { 0.000ns 0.000ns 1.553ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.420 ns + " "Info: + Micro clock to output delay of source is 0.420 ns" {  } { { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/db/altsyncram_unv.tdf" 376 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.517 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg0 1 MEM M4K_X15_Y30 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/db/altsyncram_unv.tdf" 376 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 3.069 ns lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|q_a\[28\] 2 MEM M4K_X15_Y30 1 " "Info: 2: + IC(0.000 ns) + CELL(3.069 ns) = 3.069 ns; Loc. = M4K_X15_Y30; Fanout = 1; MEM Node = 'lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|q_a\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[28] } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/db/altsyncram_unv.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.044 ns) + CELL(2.404 ns) 8.517 ns pDataout\[28\] 3 PIN PIN_N14 0 " "Info: 3: + IC(3.044 ns) + CELL(2.404 ns) = 8.517 ns; Loc. = PIN_N14; Fanout = 0; PIN Node = 'pDataout\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.448 ns" { lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[28] pDataout[28] } "NODE_NAME" } } { "eImem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/eImem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.473 ns ( 64.26 % ) " "Info: Total cell delay = 5.473 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.044 ns ( 35.74 % ) " "Info: Total interconnect delay = 3.044 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[28] pDataout[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[28] {} pDataout[28] {} } { 0.000ns 0.000ns 3.044ns } { 0.000ns 3.069ns 2.404ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { pClock lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { pClock {} pClock~out0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 {} } { 0.000ns 0.000ns 1.553ns } { 0.000ns 0.828ns 0.512ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.517 ns" { lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[28] pDataout[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.517 ns" { lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|q_a[28] {} pDataout[28] {} } { 0.000ns 0.000ns 3.044ns } { 0.000ns 3.069ns 2.404ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg3 pReadaddr\[5\] pClock -2.367 ns memory " "Info: th for memory \"lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg3\" (data pin = \"pReadaddr\[5\]\", clock pin = \"pClock\") is -2.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.893 ns + Longest memory " "Info: + Longest clock path from clock \"pClock\" to destination memory is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns pClock 1 CLK PIN_M20 16 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 16; CLK Node = 'pClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pClock } "NODE_NAME" } } { "eImem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/eImem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.512 ns) 2.893 ns lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg3 2 MEM M4K_X15_Y30 14 " "Info: 2: + IC(1.553 ns) + CELL(0.512 ns) = 2.893 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { pClock lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/db/altsyncram_unv.tdf" 376 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 46.32 % ) " "Info: Total cell delay = 1.340 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.553 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.553 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { pClock lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { pClock {} pClock~out0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg3 {} } { 0.000ns 0.000ns 1.553ns } { 0.000ns 0.828ns 0.512ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.034 ns + " "Info: + Micro hold delay of destination is 0.034 ns" {  } { { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/db/altsyncram_unv.tdf" 376 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.294 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pReadaddr\[5\] 1 PIN PIN_C15 2 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_C15; Fanout = 2; PIN Node = 'pReadaddr\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pReadaddr[5] } "NODE_NAME" } } { "eImem.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/eImem.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.954 ns) + CELL(0.253 ns) 5.294 ns lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg3 2 MEM M4K_X15_Y30 14 " "Info: 2: + IC(3.954 ns) + CELL(0.253 ns) = 5.294 ns; Loc. = M4K_X15_Y30; Fanout = 14; MEM Node = 'lpm_rom:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_unv:auto_generated\|ram_block1a18~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { pReadaddr[5] lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_unv.tdf" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/imem/Imem/db/altsyncram_unv.tdf" 376 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 25.31 % ) " "Info: Total cell delay = 1.340 ns ( 25.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.954 ns ( 74.69 % ) " "Info: Total interconnect delay = 3.954 ns ( 74.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { pReadaddr[5] lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { pReadaddr[5] {} pReadaddr[5]~out0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg3 {} } { 0.000ns 0.000ns 3.954ns } { 0.000ns 1.087ns 0.253ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { pClock lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { pClock {} pClock~out0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg3 {} } { 0.000ns 0.000ns 1.553ns } { 0.000ns 0.828ns 0.512ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { pReadaddr[5] lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { pReadaddr[5] {} pReadaddr[5]~out0 {} lpm_rom:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_unv:auto_generated|ram_block1a18~porta_address_reg3 {} } { 0.000ns 0.000ns 3.954ns } { 0.000ns 1.087ns 0.253ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 10:24:06 2014 " "Info: Processing ended: Thu Nov 27 10:24:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
