# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/8c62/hdl" --include "/opt/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../../Verilog_src/trng/stat_test/stat_test.v" \
"../../../../../Verilog_src/trng/stat_test/tb_stat_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
