-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer12_out_dout : IN STD_LOGIC_VECTOR (143 downto 0);
    layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    layer12_out_empty_n : IN STD_LOGIC;
    layer12_out_read : OUT STD_LOGIC;
    layer13_out_din : OUT STD_LOGIC_VECTOR (383 downto 0);
    layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    layer13_out_full_n : IN STD_LOGIC;
    layer13_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln191_reg_3812 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_reg_3812_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_1_reg_4002 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op541_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln241_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 : STD_LOGIC;
    signal void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0 : STD_LOGIC;
    signal p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer13_out_blk_n : STD_LOGIC;
    signal icmp_ln241_reg_3808 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln191_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_2_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_2_reg_3816 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_3_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_3_reg_3821 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln212_reg_3826 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln216_reg_3830 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln247_fu_511_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_reg_3834 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_s_reg_3841 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_1_reg_3848 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_2_reg_3855 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_3_reg_3862 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_4_reg_3869 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_5_reg_3876 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_6_reg_3883 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_7_reg_3890 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_8_reg_3897 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_9_reg_3904 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_10_reg_3911 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_11_reg_3918 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_12_reg_3925 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_13_reg_3932 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_14_reg_3939 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_15_reg_3946 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_16_reg_3953 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_17_reg_3960 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_18_reg_3967 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_19_reg_3974 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_20_reg_3981 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_21_reg_3988 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln247_22_reg_3995 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln191_1_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge_i_phi_fu_371_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln222_fu_783_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_i_reg_367 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_i_reg_367 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln216_fu_482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln212_fu_428_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln227_fu_454_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_fu_350 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln241_fu_392_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln227_fu_446_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln191_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_1_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln222_fu_775_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_window_V_fu_1468_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_1_fu_1476_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_fu_1505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_2_fu_1484_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_3_fu_1492_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_9_fu_1519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_9_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_1511_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_9_fu_1531_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_10_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_10_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_fu_1551_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_4_fu_1563_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_5_fu_1571_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_11_fu_1594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_11_fu_1600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_6_fu_1579_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_7_fu_1587_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_12_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_12_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_11_fu_1606_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_12_fu_1626_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_13_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_13_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_1_fu_1646_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_8_fu_1658_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_9_fu_1666_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_14_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_14_fu_1695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_10_fu_1674_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_11_fu_1682_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_15_fu_1709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_15_fu_1715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_14_fu_1701_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_15_fu_1721_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_16_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_16_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_2_fu_1741_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_12_fu_1753_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_13_fu_1761_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_17_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_17_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_14_fu_1769_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_15_fu_1777_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_18_fu_1804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_18_fu_1810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_17_fu_1796_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_18_fu_1816_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_19_fu_1824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_19_fu_1830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_data_3_fu_1836_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_16_fu_1848_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_17_fu_1856_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_20_fu_1879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_20_fu_1885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_18_fu_1864_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_19_fu_1872_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_21_fu_1899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_21_fu_1905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_20_fu_1891_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_21_fu_1911_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_22_fu_1919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_22_fu_1925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_22_fu_1931_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_20_fu_1943_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_21_fu_1951_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_23_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_23_fu_1980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_22_fu_1959_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_23_fu_1967_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_24_fu_1994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_24_fu_2000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_23_fu_1986_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_24_fu_2006_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_25_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_25_fu_2020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_25_fu_2026_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_24_fu_2038_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_25_fu_2046_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_26_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_26_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_26_fu_2054_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_27_fu_2062_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_27_fu_2089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_27_fu_2095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_26_fu_2081_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_27_fu_2101_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_28_fu_2109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_28_fu_2115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_28_fu_2121_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_28_fu_2133_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_29_fu_2141_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_29_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_29_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_30_fu_2149_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_31_fu_2157_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_30_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_30_fu_2190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_29_fu_2176_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_30_fu_2196_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_31_fu_2204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_31_fu_2210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_31_fu_2216_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_32_fu_2228_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_33_fu_2236_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_32_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_32_fu_2265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_34_fu_2244_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_35_fu_2252_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_33_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_33_fu_2285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_32_fu_2271_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_33_fu_2291_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_34_fu_2299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_34_fu_2305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_34_fu_2311_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_36_fu_2323_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_37_fu_2331_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_35_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_35_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_38_fu_2339_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_39_fu_2347_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_36_fu_2374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_36_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_35_fu_2366_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_36_fu_2386_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_37_fu_2394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_37_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_37_fu_2406_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_40_fu_2418_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_41_fu_2426_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_38_fu_2449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_38_fu_2455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_42_fu_2434_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_43_fu_2442_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_39_fu_2469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_39_fu_2475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_38_fu_2461_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_39_fu_2481_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_40_fu_2489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_40_fu_2495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_40_fu_2501_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_44_fu_2513_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_45_fu_2521_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_41_fu_2544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_41_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_46_fu_2529_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_47_fu_2537_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_42_fu_2564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_42_fu_2570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_41_fu_2556_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_42_fu_2576_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_43_fu_2584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_43_fu_2590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_43_fu_2596_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_48_fu_2608_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_49_fu_2616_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_44_fu_2639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_44_fu_2645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_50_fu_2624_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_51_fu_2632_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_45_fu_2659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_45_fu_2665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_44_fu_2651_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_45_fu_2671_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_46_fu_2679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_46_fu_2685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_46_fu_2691_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_52_fu_2703_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_53_fu_2711_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_47_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_47_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_54_fu_2719_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_55_fu_2727_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_48_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_48_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_47_fu_2746_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_48_fu_2766_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_49_fu_2774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_49_fu_2780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_49_fu_2786_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_56_fu_2798_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_57_fu_2806_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_50_fu_2829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_50_fu_2835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_58_fu_2814_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_59_fu_2822_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_51_fu_2849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_51_fu_2855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_50_fu_2841_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_51_fu_2861_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_52_fu_2869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_52_fu_2875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_52_fu_2881_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_60_fu_2893_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_61_fu_2901_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_53_fu_2924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_53_fu_2930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_62_fu_2909_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_63_fu_2917_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_54_fu_2944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_54_fu_2950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_53_fu_2936_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_54_fu_2956_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_55_fu_2964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_55_fu_2970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_55_fu_2976_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_64_fu_2988_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_65_fu_2996_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_56_fu_3019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_56_fu_3025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_66_fu_3004_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_67_fu_3012_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_57_fu_3039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_57_fu_3045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_56_fu_3031_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_57_fu_3051_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_58_fu_3059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_58_fu_3065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_58_fu_3071_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_68_fu_3083_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_69_fu_3091_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_59_fu_3114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_59_fu_3120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_70_fu_3099_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_71_fu_3107_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_60_fu_3134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_60_fu_3140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_59_fu_3126_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_60_fu_3146_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_61_fu_3154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_61_fu_3160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_61_fu_3166_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_72_fu_3178_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_73_fu_3186_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_62_fu_3209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_62_fu_3215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_74_fu_3194_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_75_fu_3202_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_63_fu_3229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_63_fu_3235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_62_fu_3221_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_63_fu_3241_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_64_fu_3249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_64_fu_3255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_64_fu_3261_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_76_fu_3273_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_77_fu_3281_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_65_fu_3304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_65_fu_3310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_78_fu_3289_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_79_fu_3297_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_66_fu_3324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_66_fu_3330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_65_fu_3316_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_66_fu_3336_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_67_fu_3344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_67_fu_3350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_67_fu_3356_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_80_fu_3368_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_81_fu_3376_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_68_fu_3399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_68_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_82_fu_3384_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_83_fu_3392_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_69_fu_3419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_69_fu_3425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_68_fu_3411_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_69_fu_3431_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_70_fu_3439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_70_fu_3445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_70_fu_3451_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_84_fu_3463_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_85_fu_3471_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_71_fu_3494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_71_fu_3500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_86_fu_3479_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_87_fu_3487_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_72_fu_3514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_72_fu_3520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_71_fu_3506_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_72_fu_3526_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_73_fu_3534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_73_fu_3540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_73_fu_3546_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_88_fu_3558_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_89_fu_3566_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_74_fu_3589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_74_fu_3595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_90_fu_3574_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_91_fu_3582_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_75_fu_3609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_75_fu_3615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_74_fu_3601_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_75_fu_3621_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_76_fu_3629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_76_fu_3635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_76_fu_3641_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_92_fu_3653_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_93_fu_3661_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_77_fu_3684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_77_fu_3690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_94_fu_3669_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal pool_window_V_95_fu_3677_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_78_fu_3704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_78_fu_3710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_77_fu_3696_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln65_78_fu_3716_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1651_79_fu_3724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_79_fu_3730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_79_fu_3736_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln837_18_fu_3649_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_17_fu_3554_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_16_fu_3459_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_15_fu_3364_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_14_fu_3269_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_13_fu_3174_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_12_fu_3079_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_11_fu_2984_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_10_fu_2889_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_9_fu_2794_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_8_fu_2699_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_7_fu_2604_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_6_fu_2509_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_5_fu_2414_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_4_fu_2319_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_3_fu_2224_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_2_fu_2129_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_1_fu_2034_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_fu_1939_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_3_fu_1844_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_2_fu_1749_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_1_fu_1654_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln184_fu_1559_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln208_s_fu_3744_p25 : STD_LOGIC_VECTOR (377 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_453 : BOOLEAN;
    signal ap_condition_451 : BOOLEAN;
    signal ap_condition_615 : BOOLEAN;
    signal ap_condition_477 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component kernel_wrapper_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0,
        d0 => trunc_ln247_reg_3834,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0,
        d0 => trunc_ln247_2_reg_3855,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0,
        d0 => trunc_ln247_3_reg_3862,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0,
        d0 => trunc_ln247_4_reg_3869,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0,
        d0 => trunc_ln247_5_reg_3876,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0,
        d0 => trunc_ln247_6_reg_3883,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0,
        d0 => trunc_ln247_7_reg_3890,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0,
        d0 => trunc_ln247_8_reg_3897,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0,
        d0 => trunc_ln247_9_reg_3904,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0,
        we0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0,
        d0 => trunc_ln247_10_reg_3911,
        q0 => void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0,
        d0 => trunc_ln247_11_reg_3918,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0,
        d0 => trunc_ln247_12_reg_3925,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0,
        d0 => trunc_ln247_13_reg_3932,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0,
        d0 => trunc_ln247_14_reg_3939,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0,
        d0 => trunc_ln247_15_reg_3946,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0,
        d0 => trunc_ln247_16_reg_3953,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0,
        d0 => trunc_ln247_17_reg_3960,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0,
        d0 => trunc_ln247_18_reg_3967,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0,
        d0 => trunc_ln247_19_reg_3974,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0,
        d0 => trunc_ln247_20_reg_3981,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0,
        d0 => trunc_ln247_21_reg_3988,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0,
        d0 => trunc_ln247_22_reg_3995,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0,
        d0 => trunc_ln247_s_reg_3841,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_U : component kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0,
        we0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0,
        d0 => trunc_ln247_1_reg_3848,
        q0 => p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0);

    flow_control_loop_pipe_U : component kernel_wrapper_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_i_reg_367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_451)) then
                if ((ap_const_boolean_1 = ap_condition_453)) then 
                    ap_phi_reg_pp0_iter1_storemerge_i_reg_367 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_i_reg_367 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_367;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_451)) then
                if ((icmp_ln241_fu_386_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_350 <= add_ln241_fu_392_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_350 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    pX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_615)) then
                if ((icmp_ln212_fu_434_p2 = ap_const_lv1_1)) then 
                    pX <= ap_const_lv32_0;
                elsif ((icmp_ln212_fu_434_p2 = ap_const_lv1_0)) then 
                    pX <= add_ln212_fu_428_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_477)) then
                if ((icmp_ln216_fu_488_p2 = ap_const_lv1_1)) then 
                    pY <= ap_const_lv32_0;
                elsif ((icmp_ln216_fu_488_p2 = ap_const_lv1_0)) then 
                    pY <= add_ln216_fu_482_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_615)) then
                if ((icmp_ln212_fu_434_p2 = ap_const_lv1_1)) then 
                    sX <= ap_const_lv32_0;
                elsif ((icmp_ln212_fu_434_p2 = ap_const_lv1_0)) then 
                    sX <= add_ln227_fu_454_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln191_reg_3812 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln191_1_reg_4002 <= and_ln191_1_fu_759_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln191_reg_3812_pp0_iter1_reg <= icmp_ln191_reg_3812;
                icmp_ln241_reg_3808 <= icmp_ln241_fu_386_p2;
                trunc_ln247_10_reg_3911 <= layer12_out_dout(59 downto 54);
                trunc_ln247_11_reg_3918 <= layer12_out_dout(65 downto 60);
                trunc_ln247_12_reg_3925 <= layer12_out_dout(71 downto 66);
                trunc_ln247_13_reg_3932 <= layer12_out_dout(77 downto 72);
                trunc_ln247_14_reg_3939 <= layer12_out_dout(83 downto 78);
                trunc_ln247_15_reg_3946 <= layer12_out_dout(89 downto 84);
                trunc_ln247_16_reg_3953 <= layer12_out_dout(95 downto 90);
                trunc_ln247_17_reg_3960 <= layer12_out_dout(101 downto 96);
                trunc_ln247_18_reg_3967 <= layer12_out_dout(107 downto 102);
                trunc_ln247_19_reg_3974 <= layer12_out_dout(113 downto 108);
                trunc_ln247_1_reg_3848 <= layer12_out_dout(143 downto 138);
                trunc_ln247_20_reg_3981 <= layer12_out_dout(119 downto 114);
                trunc_ln247_21_reg_3988 <= layer12_out_dout(125 downto 120);
                trunc_ln247_22_reg_3995 <= layer12_out_dout(131 downto 126);
                trunc_ln247_2_reg_3855 <= layer12_out_dout(11 downto 6);
                trunc_ln247_3_reg_3862 <= layer12_out_dout(17 downto 12);
                trunc_ln247_4_reg_3869 <= layer12_out_dout(23 downto 18);
                trunc_ln247_5_reg_3876 <= layer12_out_dout(29 downto 24);
                trunc_ln247_6_reg_3883 <= layer12_out_dout(35 downto 30);
                trunc_ln247_7_reg_3890 <= layer12_out_dout(41 downto 36);
                trunc_ln247_8_reg_3897 <= layer12_out_dout(47 downto 42);
                trunc_ln247_9_reg_3904 <= layer12_out_dout(53 downto 48);
                trunc_ln247_reg_3834 <= trunc_ln247_fu_511_p1;
                trunc_ln247_s_reg_3841 <= layer12_out_dout(137 downto 132);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_386_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln191_fu_402_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln191_2_reg_3816 <= icmp_ln191_2_fu_416_p2;
                icmp_ln191_3_reg_3821 <= icmp_ln191_3_fu_422_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_386_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln191_reg_3812 <= icmp_ln191_fu_402_p2;
                icmp_ln212_reg_3826 <= icmp_ln212_fu_434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_fu_386_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln212_fu_434_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln216_reg_3830 <= icmp_ln216_fu_488_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap <= trunc_ln247_1_reg_3848;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 <= trunc_ln247_s_reg_3841;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 <= trunc_ln247_14_reg_3939;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 <= trunc_ln247_13_reg_3932;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 <= trunc_ln247_12_reg_3925;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 <= trunc_ln247_11_reg_3918;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 <= trunc_ln247_10_reg_3911;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 <= trunc_ln247_9_reg_3904;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 <= trunc_ln247_8_reg_3897;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 <= trunc_ln247_7_reg_3890;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 <= trunc_ln247_6_reg_3883;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 <= trunc_ln247_5_reg_3876;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 <= trunc_ln247_22_reg_3995;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 <= trunc_ln247_4_reg_3869;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 <= trunc_ln247_3_reg_3862;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 <= trunc_ln247_2_reg_3855;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 <= trunc_ln247_reg_3834;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 <= trunc_ln247_21_reg_3988;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 <= trunc_ln247_20_reg_3981;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 <= trunc_ln247_19_reg_3974;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 <= trunc_ln247_18_reg_3967;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 <= trunc_ln247_17_reg_3960;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 <= trunc_ln247_16_reg_3953;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 <= trunc_ln247_15_reg_3946;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln212_reg_3826 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY <= ap_phi_mux_storemerge_i_phi_fu_371_p4;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln212_fu_428_p2 <= std_logic_vector(unsigned(pX) + unsigned(ap_const_lv32_1));
    add_ln216_fu_482_p2 <= std_logic_vector(unsigned(pY) + unsigned(ap_const_lv32_1));
    add_ln222_fu_783_p2 <= std_logic_vector(unsigned(sY) + unsigned(select_ln222_fu_775_p3));
    add_ln227_fu_454_p2 <= std_logic_vector(unsigned(sX) + unsigned(select_ln227_fu_446_p3));
    add_ln241_fu_392_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv5_1));
    and_ln191_1_fu_759_p2 <= (icmp_ln191_1_fu_749_p2 and and_ln191_fu_755_p2);
    and_ln191_fu_755_p2 <= (icmp_ln191_3_reg_3821 and icmp_ln191_2_reg_3816);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer12_out_empty_n, layer13_out_full_n, ap_predicate_op541_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op541_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer12_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer12_out_empty_n, layer13_out_full_n, ap_predicate_op541_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op541_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer12_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer12_out_empty_n, layer13_out_full_n, ap_predicate_op541_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op541_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer12_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer12_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer12_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer13_out_full_n, ap_predicate_op541_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op541_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_451_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_451 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_453_assign_proc : process(icmp_ln241_fu_386_p2, icmp_ln212_fu_434_p2, icmp_ln216_fu_488_p2)
    begin
                ap_condition_453 <= ((icmp_ln241_fu_386_p2 = ap_const_lv1_0) and (icmp_ln216_fu_488_p2 = ap_const_lv1_1) and (icmp_ln212_fu_434_p2 = ap_const_lv1_1));
    end process;


    ap_condition_477_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln241_fu_386_p2, ap_block_pp0_stage0_11001, icmp_ln212_fu_434_p2, ap_start_int)
    begin
                ap_condition_477 <= ((icmp_ln241_fu_386_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln212_fu_434_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_615_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln241_fu_386_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_615 <= ((icmp_ln241_fu_386_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln241_fu_386_p2, ap_start_int)
    begin
        if (((icmp_ln241_fu_386_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_i_phi_fu_371_p4_assign_proc : process(icmp_ln241_reg_3808, icmp_ln212_reg_3826, icmp_ln216_reg_3830, add_ln222_fu_783_p2, ap_phi_reg_pp0_iter1_storemerge_i_reg_367)
    begin
        if (((icmp_ln216_reg_3830 = ap_const_lv1_0) and (icmp_ln212_reg_3826 = ap_const_lv1_1) and (icmp_ln241_reg_3808 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_i_phi_fu_371_p4 <= add_ln222_fu_783_p2;
        else 
            ap_phi_mux_storemerge_i_phi_fu_371_p4 <= ap_phi_reg_pp0_iter1_storemerge_i_reg_367;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_i_reg_367 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op541_write_state3_assign_proc : process(icmp_ln191_reg_3812_pp0_iter1_reg, and_ln191_1_reg_4002)
    begin
                ap_predicate_op541_write_state3 <= ((ap_const_lv1_1 = and_ln191_1_reg_4002) and (icmp_ln191_reg_3812_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_350, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_350;
        end if; 
    end process;

    icmp_ln1651_10_fu_1539_p2 <= "1" when (unsigned(select_ln65_fu_1511_p3) < unsigned(select_ln65_9_fu_1531_p3)) else "0";
    icmp_ln1651_11_fu_1594_p2 <= "1" when (unsigned(pool_window_V_4_fu_1563_p3) < unsigned(pool_window_V_5_fu_1571_p3)) else "0";
    icmp_ln1651_12_fu_1614_p2 <= "1" when (unsigned(pool_window_V_6_fu_1579_p3) < unsigned(pool_window_V_7_fu_1587_p3)) else "0";
    icmp_ln1651_13_fu_1634_p2 <= "1" when (unsigned(select_ln65_11_fu_1606_p3) < unsigned(select_ln65_12_fu_1626_p3)) else "0";
    icmp_ln1651_14_fu_1689_p2 <= "1" when (unsigned(pool_window_V_8_fu_1658_p3) < unsigned(pool_window_V_9_fu_1666_p3)) else "0";
    icmp_ln1651_15_fu_1709_p2 <= "1" when (unsigned(pool_window_V_10_fu_1674_p3) < unsigned(pool_window_V_11_fu_1682_p3)) else "0";
    icmp_ln1651_16_fu_1729_p2 <= "1" when (unsigned(select_ln65_14_fu_1701_p3) < unsigned(select_ln65_15_fu_1721_p3)) else "0";
    icmp_ln1651_17_fu_1784_p2 <= "1" when (unsigned(pool_window_V_12_fu_1753_p3) < unsigned(pool_window_V_13_fu_1761_p3)) else "0";
    icmp_ln1651_18_fu_1804_p2 <= "1" when (unsigned(pool_window_V_14_fu_1769_p3) < unsigned(pool_window_V_15_fu_1777_p3)) else "0";
    icmp_ln1651_19_fu_1824_p2 <= "1" when (unsigned(select_ln65_17_fu_1796_p3) < unsigned(select_ln65_18_fu_1816_p3)) else "0";
    icmp_ln1651_20_fu_1879_p2 <= "1" when (unsigned(pool_window_V_16_fu_1848_p3) < unsigned(pool_window_V_17_fu_1856_p3)) else "0";
    icmp_ln1651_21_fu_1899_p2 <= "1" when (unsigned(pool_window_V_18_fu_1864_p3) < unsigned(pool_window_V_19_fu_1872_p3)) else "0";
    icmp_ln1651_22_fu_1919_p2 <= "1" when (unsigned(select_ln65_20_fu_1891_p3) < unsigned(select_ln65_21_fu_1911_p3)) else "0";
    icmp_ln1651_23_fu_1974_p2 <= "1" when (unsigned(pool_window_V_20_fu_1943_p3) < unsigned(pool_window_V_21_fu_1951_p3)) else "0";
    icmp_ln1651_24_fu_1994_p2 <= "1" when (unsigned(pool_window_V_22_fu_1959_p3) < unsigned(pool_window_V_23_fu_1967_p3)) else "0";
    icmp_ln1651_25_fu_2014_p2 <= "1" when (unsigned(select_ln65_23_fu_1986_p3) < unsigned(select_ln65_24_fu_2006_p3)) else "0";
    icmp_ln1651_26_fu_2069_p2 <= "1" when (unsigned(pool_window_V_24_fu_2038_p3) < unsigned(pool_window_V_25_fu_2046_p3)) else "0";
    icmp_ln1651_27_fu_2089_p2 <= "1" when (unsigned(pool_window_V_26_fu_2054_p3) < unsigned(pool_window_V_27_fu_2062_p3)) else "0";
    icmp_ln1651_28_fu_2109_p2 <= "1" when (unsigned(select_ln65_26_fu_2081_p3) < unsigned(select_ln65_27_fu_2101_p3)) else "0";
    icmp_ln1651_29_fu_2164_p2 <= "1" when (unsigned(pool_window_V_28_fu_2133_p3) < unsigned(pool_window_V_29_fu_2141_p3)) else "0";
    icmp_ln1651_30_fu_2184_p2 <= "1" when (unsigned(pool_window_V_30_fu_2149_p3) < unsigned(pool_window_V_31_fu_2157_p3)) else "0";
    icmp_ln1651_31_fu_2204_p2 <= "1" when (unsigned(select_ln65_29_fu_2176_p3) < unsigned(select_ln65_30_fu_2196_p3)) else "0";
    icmp_ln1651_32_fu_2259_p2 <= "1" when (unsigned(pool_window_V_32_fu_2228_p3) < unsigned(pool_window_V_33_fu_2236_p3)) else "0";
    icmp_ln1651_33_fu_2279_p2 <= "1" when (unsigned(pool_window_V_34_fu_2244_p3) < unsigned(pool_window_V_35_fu_2252_p3)) else "0";
    icmp_ln1651_34_fu_2299_p2 <= "1" when (unsigned(select_ln65_32_fu_2271_p3) < unsigned(select_ln65_33_fu_2291_p3)) else "0";
    icmp_ln1651_35_fu_2354_p2 <= "1" when (unsigned(pool_window_V_36_fu_2323_p3) < unsigned(pool_window_V_37_fu_2331_p3)) else "0";
    icmp_ln1651_36_fu_2374_p2 <= "1" when (unsigned(pool_window_V_38_fu_2339_p3) < unsigned(pool_window_V_39_fu_2347_p3)) else "0";
    icmp_ln1651_37_fu_2394_p2 <= "1" when (unsigned(select_ln65_35_fu_2366_p3) < unsigned(select_ln65_36_fu_2386_p3)) else "0";
    icmp_ln1651_38_fu_2449_p2 <= "1" when (unsigned(pool_window_V_40_fu_2418_p3) < unsigned(pool_window_V_41_fu_2426_p3)) else "0";
    icmp_ln1651_39_fu_2469_p2 <= "1" when (unsigned(pool_window_V_42_fu_2434_p3) < unsigned(pool_window_V_43_fu_2442_p3)) else "0";
    icmp_ln1651_40_fu_2489_p2 <= "1" when (unsigned(select_ln65_38_fu_2461_p3) < unsigned(select_ln65_39_fu_2481_p3)) else "0";
    icmp_ln1651_41_fu_2544_p2 <= "1" when (unsigned(pool_window_V_44_fu_2513_p3) < unsigned(pool_window_V_45_fu_2521_p3)) else "0";
    icmp_ln1651_42_fu_2564_p2 <= "1" when (unsigned(pool_window_V_46_fu_2529_p3) < unsigned(pool_window_V_47_fu_2537_p3)) else "0";
    icmp_ln1651_43_fu_2584_p2 <= "1" when (unsigned(select_ln65_41_fu_2556_p3) < unsigned(select_ln65_42_fu_2576_p3)) else "0";
    icmp_ln1651_44_fu_2639_p2 <= "1" when (unsigned(pool_window_V_48_fu_2608_p3) < unsigned(pool_window_V_49_fu_2616_p3)) else "0";
    icmp_ln1651_45_fu_2659_p2 <= "1" when (unsigned(pool_window_V_50_fu_2624_p3) < unsigned(pool_window_V_51_fu_2632_p3)) else "0";
    icmp_ln1651_46_fu_2679_p2 <= "1" when (unsigned(select_ln65_44_fu_2651_p3) < unsigned(select_ln65_45_fu_2671_p3)) else "0";
    icmp_ln1651_47_fu_2734_p2 <= "1" when (unsigned(pool_window_V_52_fu_2703_p3) < unsigned(pool_window_V_53_fu_2711_p3)) else "0";
    icmp_ln1651_48_fu_2754_p2 <= "1" when (unsigned(pool_window_V_54_fu_2719_p3) < unsigned(pool_window_V_55_fu_2727_p3)) else "0";
    icmp_ln1651_49_fu_2774_p2 <= "1" when (unsigned(select_ln65_47_fu_2746_p3) < unsigned(select_ln65_48_fu_2766_p3)) else "0";
    icmp_ln1651_50_fu_2829_p2 <= "1" when (unsigned(pool_window_V_56_fu_2798_p3) < unsigned(pool_window_V_57_fu_2806_p3)) else "0";
    icmp_ln1651_51_fu_2849_p2 <= "1" when (unsigned(pool_window_V_58_fu_2814_p3) < unsigned(pool_window_V_59_fu_2822_p3)) else "0";
    icmp_ln1651_52_fu_2869_p2 <= "1" when (unsigned(select_ln65_50_fu_2841_p3) < unsigned(select_ln65_51_fu_2861_p3)) else "0";
    icmp_ln1651_53_fu_2924_p2 <= "1" when (unsigned(pool_window_V_60_fu_2893_p3) < unsigned(pool_window_V_61_fu_2901_p3)) else "0";
    icmp_ln1651_54_fu_2944_p2 <= "1" when (unsigned(pool_window_V_62_fu_2909_p3) < unsigned(pool_window_V_63_fu_2917_p3)) else "0";
    icmp_ln1651_55_fu_2964_p2 <= "1" when (unsigned(select_ln65_53_fu_2936_p3) < unsigned(select_ln65_54_fu_2956_p3)) else "0";
    icmp_ln1651_56_fu_3019_p2 <= "1" when (unsigned(pool_window_V_64_fu_2988_p3) < unsigned(pool_window_V_65_fu_2996_p3)) else "0";
    icmp_ln1651_57_fu_3039_p2 <= "1" when (unsigned(pool_window_V_66_fu_3004_p3) < unsigned(pool_window_V_67_fu_3012_p3)) else "0";
    icmp_ln1651_58_fu_3059_p2 <= "1" when (unsigned(select_ln65_56_fu_3031_p3) < unsigned(select_ln65_57_fu_3051_p3)) else "0";
    icmp_ln1651_59_fu_3114_p2 <= "1" when (unsigned(pool_window_V_68_fu_3083_p3) < unsigned(pool_window_V_69_fu_3091_p3)) else "0";
    icmp_ln1651_60_fu_3134_p2 <= "1" when (unsigned(pool_window_V_70_fu_3099_p3) < unsigned(pool_window_V_71_fu_3107_p3)) else "0";
    icmp_ln1651_61_fu_3154_p2 <= "1" when (unsigned(select_ln65_59_fu_3126_p3) < unsigned(select_ln65_60_fu_3146_p3)) else "0";
    icmp_ln1651_62_fu_3209_p2 <= "1" when (unsigned(pool_window_V_72_fu_3178_p3) < unsigned(pool_window_V_73_fu_3186_p3)) else "0";
    icmp_ln1651_63_fu_3229_p2 <= "1" when (unsigned(pool_window_V_74_fu_3194_p3) < unsigned(pool_window_V_75_fu_3202_p3)) else "0";
    icmp_ln1651_64_fu_3249_p2 <= "1" when (unsigned(select_ln65_62_fu_3221_p3) < unsigned(select_ln65_63_fu_3241_p3)) else "0";
    icmp_ln1651_65_fu_3304_p2 <= "1" when (unsigned(pool_window_V_76_fu_3273_p3) < unsigned(pool_window_V_77_fu_3281_p3)) else "0";
    icmp_ln1651_66_fu_3324_p2 <= "1" when (unsigned(pool_window_V_78_fu_3289_p3) < unsigned(pool_window_V_79_fu_3297_p3)) else "0";
    icmp_ln1651_67_fu_3344_p2 <= "1" when (unsigned(select_ln65_65_fu_3316_p3) < unsigned(select_ln65_66_fu_3336_p3)) else "0";
    icmp_ln1651_68_fu_3399_p2 <= "1" when (unsigned(pool_window_V_80_fu_3368_p3) < unsigned(pool_window_V_81_fu_3376_p3)) else "0";
    icmp_ln1651_69_fu_3419_p2 <= "1" when (unsigned(pool_window_V_82_fu_3384_p3) < unsigned(pool_window_V_83_fu_3392_p3)) else "0";
    icmp_ln1651_70_fu_3439_p2 <= "1" when (unsigned(select_ln65_68_fu_3411_p3) < unsigned(select_ln65_69_fu_3431_p3)) else "0";
    icmp_ln1651_71_fu_3494_p2 <= "1" when (unsigned(pool_window_V_84_fu_3463_p3) < unsigned(pool_window_V_85_fu_3471_p3)) else "0";
    icmp_ln1651_72_fu_3514_p2 <= "1" when (unsigned(pool_window_V_86_fu_3479_p3) < unsigned(pool_window_V_87_fu_3487_p3)) else "0";
    icmp_ln1651_73_fu_3534_p2 <= "1" when (unsigned(select_ln65_71_fu_3506_p3) < unsigned(select_ln65_72_fu_3526_p3)) else "0";
    icmp_ln1651_74_fu_3589_p2 <= "1" when (unsigned(pool_window_V_88_fu_3558_p3) < unsigned(pool_window_V_89_fu_3566_p3)) else "0";
    icmp_ln1651_75_fu_3609_p2 <= "1" when (unsigned(pool_window_V_90_fu_3574_p3) < unsigned(pool_window_V_91_fu_3582_p3)) else "0";
    icmp_ln1651_76_fu_3629_p2 <= "1" when (unsigned(select_ln65_74_fu_3601_p3) < unsigned(select_ln65_75_fu_3621_p3)) else "0";
    icmp_ln1651_77_fu_3684_p2 <= "1" when (unsigned(pool_window_V_92_fu_3653_p3) < unsigned(pool_window_V_93_fu_3661_p3)) else "0";
    icmp_ln1651_78_fu_3704_p2 <= "1" when (unsigned(pool_window_V_94_fu_3669_p3) < unsigned(pool_window_V_95_fu_3677_p3)) else "0";
    icmp_ln1651_79_fu_3724_p2 <= "1" when (unsigned(select_ln65_77_fu_3696_p3) < unsigned(select_ln65_78_fu_3716_p3)) else "0";
    icmp_ln1651_9_fu_1519_p2 <= "1" when (unsigned(pool_window_V_2_fu_1484_p3) < unsigned(pool_window_V_3_fu_1492_p3)) else "0";
    icmp_ln1651_fu_1499_p2 <= "1" when (unsigned(pool_window_V_fu_1468_p3) < unsigned(pool_window_V_1_fu_1476_p3)) else "0";
    icmp_ln191_1_fu_749_p2 <= "1" when (sY = ap_const_lv32_1) else "0";
    icmp_ln191_2_fu_416_p2 <= "1" when (signed(pY) > signed(ap_const_lv32_0)) else "0";
    icmp_ln191_3_fu_422_p2 <= "1" when (signed(pX) > signed(ap_const_lv32_0)) else "0";
    icmp_ln191_fu_402_p2 <= "1" when (sX = ap_const_lv32_1) else "0";
    icmp_ln212_fu_434_p2 <= "1" when (add_ln212_fu_428_p2 = ap_const_lv32_4) else "0";
    icmp_ln216_fu_488_p2 <= "1" when (add_ln216_fu_482_p2 = ap_const_lv32_4) else "0";
    icmp_ln222_fu_769_p2 <= "1" when (sY = ap_const_lv32_1) else "0";
    icmp_ln241_fu_386_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv5_10) else "0";

    layer12_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer12_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer12_out_blk_n <= layer12_out_empty_n;
        else 
            layer12_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer12_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer12_out_read <= ap_const_logic_1;
        else 
            layer12_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer13_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer13_out_full_n, ap_predicate_op541_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op541_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer13_out_blk_n <= layer13_out_full_n;
        else 
            layer13_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer13_out_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln208_s_fu_3744_p25),384));

    layer13_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op541_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op541_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer13_out_write <= ap_const_logic_1;
        else 
            layer13_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln208_s_fu_3744_p25 <= (((((((((((((((((((((((select_ln65_79_fu_3736_p3 & zext_ln837_18_fu_3649_p1) & zext_ln837_17_fu_3554_p1) & zext_ln837_16_fu_3459_p1) & zext_ln837_15_fu_3364_p1) & zext_ln837_14_fu_3269_p1) & zext_ln837_13_fu_3174_p1) & zext_ln837_12_fu_3079_p1) & zext_ln837_11_fu_2984_p1) & zext_ln837_10_fu_2889_p1) & zext_ln837_9_fu_2794_p1) & zext_ln837_8_fu_2699_p1) & zext_ln837_7_fu_2604_p1) & zext_ln837_6_fu_2509_p1) & zext_ln837_5_fu_2414_p1) & zext_ln837_4_fu_2319_p1) & zext_ln837_3_fu_2224_p1) & zext_ln837_2_fu_2129_p1) & zext_ln837_1_fu_2034_p1) & zext_ln837_fu_1939_p1) & zext_ln184_3_fu_1844_p1) & zext_ln184_2_fu_1749_p1) & zext_ln184_1_fu_1654_p1) & zext_ln184_fu_1559_p1);

    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_10_fu_1674_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 & ap_const_lv4_0);
    pool_window_V_11_fu_1682_p3 <= (trunc_ln247_3_reg_3862 & ap_const_lv4_0);
    pool_window_V_12_fu_1753_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 & ap_const_lv4_0);
    pool_window_V_13_fu_1761_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0 & ap_const_lv4_0);
    pool_window_V_14_fu_1769_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 & ap_const_lv4_0);
    pool_window_V_15_fu_1777_p3 <= (trunc_ln247_4_reg_3869 & ap_const_lv4_0);
    pool_window_V_16_fu_1848_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 & ap_const_lv4_0);
    pool_window_V_17_fu_1856_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0 & ap_const_lv4_0);
    pool_window_V_18_fu_1864_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 & ap_const_lv4_0);
    pool_window_V_19_fu_1872_p3 <= (trunc_ln247_5_reg_3876 & ap_const_lv4_0);
    pool_window_V_1_fu_1476_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0 & ap_const_lv4_0);
    pool_window_V_20_fu_1943_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 & ap_const_lv4_0);
    pool_window_V_21_fu_1951_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0 & ap_const_lv4_0);
    pool_window_V_22_fu_1959_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 & ap_const_lv4_0);
    pool_window_V_23_fu_1967_p3 <= (trunc_ln247_6_reg_3883 & ap_const_lv4_0);
    pool_window_V_24_fu_2038_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 & ap_const_lv4_0);
    pool_window_V_25_fu_2046_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0 & ap_const_lv4_0);
    pool_window_V_26_fu_2054_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 & ap_const_lv4_0);
    pool_window_V_27_fu_2062_p3 <= (trunc_ln247_7_reg_3890 & ap_const_lv4_0);
    pool_window_V_28_fu_2133_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 & ap_const_lv4_0);
    pool_window_V_29_fu_2141_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0 & ap_const_lv4_0);
    pool_window_V_2_fu_1484_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 & ap_const_lv4_0);
    pool_window_V_30_fu_2149_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 & ap_const_lv4_0);
    pool_window_V_31_fu_2157_p3 <= (trunc_ln247_8_reg_3897 & ap_const_lv4_0);
    pool_window_V_32_fu_2228_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 & ap_const_lv4_0);
    pool_window_V_33_fu_2236_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0 & ap_const_lv4_0);
    pool_window_V_34_fu_2244_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 & ap_const_lv4_0);
    pool_window_V_35_fu_2252_p3 <= (trunc_ln247_9_reg_3904 & ap_const_lv4_0);
    pool_window_V_36_fu_2323_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 & ap_const_lv4_0);
    pool_window_V_37_fu_2331_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0 & ap_const_lv4_0);
    pool_window_V_38_fu_2339_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 & ap_const_lv4_0);
    pool_window_V_39_fu_2347_p3 <= (trunc_ln247_10_reg_3911 & ap_const_lv4_0);
    pool_window_V_3_fu_1492_p3 <= (trunc_ln247_reg_3834 & ap_const_lv4_0);
    pool_window_V_40_fu_2418_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 & ap_const_lv4_0);
    pool_window_V_41_fu_2426_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_13_q0 & ap_const_lv4_0);
    pool_window_V_42_fu_2434_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 & ap_const_lv4_0);
    pool_window_V_43_fu_2442_p3 <= (trunc_ln247_11_reg_3918 & ap_const_lv4_0);
    pool_window_V_44_fu_2513_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 & ap_const_lv4_0);
    pool_window_V_45_fu_2521_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_12_q0 & ap_const_lv4_0);
    pool_window_V_46_fu_2529_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 & ap_const_lv4_0);
    pool_window_V_47_fu_2537_p3 <= (trunc_ln247_12_reg_3925 & ap_const_lv4_0);
    pool_window_V_48_fu_2608_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 & ap_const_lv4_0);
    pool_window_V_49_fu_2616_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_11_q0 & ap_const_lv4_0);
    pool_window_V_4_fu_1563_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 & ap_const_lv4_0);
    pool_window_V_50_fu_2624_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 & ap_const_lv4_0);
    pool_window_V_51_fu_2632_p3 <= (trunc_ln247_13_reg_3932 & ap_const_lv4_0);
    pool_window_V_52_fu_2703_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 & ap_const_lv4_0);
    pool_window_V_53_fu_2711_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_10_q0 & ap_const_lv4_0);
    pool_window_V_54_fu_2719_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 & ap_const_lv4_0);
    pool_window_V_55_fu_2727_p3 <= (trunc_ln247_14_reg_3939 & ap_const_lv4_0);
    pool_window_V_56_fu_2798_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 & ap_const_lv4_0);
    pool_window_V_57_fu_2806_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_9_q0 & ap_const_lv4_0);
    pool_window_V_58_fu_2814_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 & ap_const_lv4_0);
    pool_window_V_59_fu_2822_p3 <= (trunc_ln247_15_reg_3946 & ap_const_lv4_0);
    pool_window_V_5_fu_1571_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0 & ap_const_lv4_0);
    pool_window_V_60_fu_2893_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 & ap_const_lv4_0);
    pool_window_V_61_fu_2901_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_8_q0 & ap_const_lv4_0);
    pool_window_V_62_fu_2909_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 & ap_const_lv4_0);
    pool_window_V_63_fu_2917_p3 <= (trunc_ln247_16_reg_3953 & ap_const_lv4_0);
    pool_window_V_64_fu_2988_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 & ap_const_lv4_0);
    pool_window_V_65_fu_2996_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_7_q0 & ap_const_lv4_0);
    pool_window_V_66_fu_3004_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 & ap_const_lv4_0);
    pool_window_V_67_fu_3012_p3 <= (trunc_ln247_17_reg_3960 & ap_const_lv4_0);
    pool_window_V_68_fu_3083_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 & ap_const_lv4_0);
    pool_window_V_69_fu_3091_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_6_q0 & ap_const_lv4_0);
    pool_window_V_6_fu_1579_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 & ap_const_lv4_0);
    pool_window_V_70_fu_3099_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 & ap_const_lv4_0);
    pool_window_V_71_fu_3107_p3 <= (trunc_ln247_18_reg_3967 & ap_const_lv4_0);
    pool_window_V_72_fu_3178_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 & ap_const_lv4_0);
    pool_window_V_73_fu_3186_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_5_q0 & ap_const_lv4_0);
    pool_window_V_74_fu_3194_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 & ap_const_lv4_0);
    pool_window_V_75_fu_3202_p3 <= (trunc_ln247_19_reg_3974 & ap_const_lv4_0);
    pool_window_V_76_fu_3273_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 & ap_const_lv4_0);
    pool_window_V_77_fu_3281_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_4_q0 & ap_const_lv4_0);
    pool_window_V_78_fu_3289_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 & ap_const_lv4_0);
    pool_window_V_79_fu_3297_p3 <= (trunc_ln247_20_reg_3981 & ap_const_lv4_0);
    pool_window_V_7_fu_1587_p3 <= (trunc_ln247_2_reg_3855 & ap_const_lv4_0);
    pool_window_V_80_fu_3368_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 & ap_const_lv4_0);
    pool_window_V_81_fu_3376_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_3_q0 & ap_const_lv4_0);
    pool_window_V_82_fu_3384_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 & ap_const_lv4_0);
    pool_window_V_83_fu_3392_p3 <= (trunc_ln247_21_reg_3988 & ap_const_lv4_0);
    pool_window_V_84_fu_3463_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 & ap_const_lv4_0);
    pool_window_V_85_fu_3471_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_2_q0 & ap_const_lv4_0);
    pool_window_V_86_fu_3479_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 & ap_const_lv4_0);
    pool_window_V_87_fu_3487_p3 <= (trunc_ln247_22_reg_3995 & ap_const_lv4_0);
    pool_window_V_88_fu_3558_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 & ap_const_lv4_0);
    pool_window_V_89_fu_3566_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_1_q0 & ap_const_lv4_0);
    pool_window_V_8_fu_1658_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 & ap_const_lv4_0);
    pool_window_V_90_fu_3574_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 & ap_const_lv4_0);
    pool_window_V_91_fu_3582_p3 <= (trunc_ln247_s_reg_3841 & ap_const_lv4_0);
    pool_window_V_92_fu_3653_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 & ap_const_lv4_0);
    pool_window_V_93_fu_3661_p3 <= (p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_s_q0 & ap_const_lv4_0);
    pool_window_V_94_fu_3669_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap & ap_const_lv4_0);
    pool_window_V_95_fu_3677_p3 <= (trunc_ln247_1_reg_3848 & ap_const_lv4_0);
    pool_window_V_9_fu_1666_p3 <= (void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0 & ap_const_lv4_0);
    pool_window_V_fu_1468_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 & ap_const_lv4_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_1_fu_1646_p3 <= 
        select_ln65_11_fu_1606_p3 when (xor_ln1651_13_fu_1640_p2(0) = '1') else 
        select_ln65_12_fu_1626_p3;
    res_pack_data_2_fu_1741_p3 <= 
        select_ln65_14_fu_1701_p3 when (xor_ln1651_16_fu_1735_p2(0) = '1') else 
        select_ln65_15_fu_1721_p3;
    res_pack_data_3_fu_1836_p3 <= 
        select_ln65_17_fu_1796_p3 when (xor_ln1651_19_fu_1830_p2(0) = '1') else 
        select_ln65_18_fu_1816_p3;
    res_pack_data_fu_1551_p3 <= 
        select_ln65_fu_1511_p3 when (xor_ln1651_10_fu_1545_p2(0) = '1') else 
        select_ln65_9_fu_1531_p3;
    select_ln222_fu_775_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln222_fu_769_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln227_fu_446_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln191_fu_402_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln65_11_fu_1606_p3 <= 
        pool_window_V_4_fu_1563_p3 when (xor_ln1651_11_fu_1600_p2(0) = '1') else 
        pool_window_V_5_fu_1571_p3;
    select_ln65_12_fu_1626_p3 <= 
        pool_window_V_6_fu_1579_p3 when (xor_ln1651_12_fu_1620_p2(0) = '1') else 
        pool_window_V_7_fu_1587_p3;
    select_ln65_14_fu_1701_p3 <= 
        pool_window_V_8_fu_1658_p3 when (xor_ln1651_14_fu_1695_p2(0) = '1') else 
        pool_window_V_9_fu_1666_p3;
    select_ln65_15_fu_1721_p3 <= 
        pool_window_V_10_fu_1674_p3 when (xor_ln1651_15_fu_1715_p2(0) = '1') else 
        pool_window_V_11_fu_1682_p3;
    select_ln65_17_fu_1796_p3 <= 
        pool_window_V_12_fu_1753_p3 when (xor_ln1651_17_fu_1790_p2(0) = '1') else 
        pool_window_V_13_fu_1761_p3;
    select_ln65_18_fu_1816_p3 <= 
        pool_window_V_14_fu_1769_p3 when (xor_ln1651_18_fu_1810_p2(0) = '1') else 
        pool_window_V_15_fu_1777_p3;
    select_ln65_20_fu_1891_p3 <= 
        pool_window_V_16_fu_1848_p3 when (xor_ln1651_20_fu_1885_p2(0) = '1') else 
        pool_window_V_17_fu_1856_p3;
    select_ln65_21_fu_1911_p3 <= 
        pool_window_V_18_fu_1864_p3 when (xor_ln1651_21_fu_1905_p2(0) = '1') else 
        pool_window_V_19_fu_1872_p3;
    select_ln65_22_fu_1931_p3 <= 
        select_ln65_20_fu_1891_p3 when (xor_ln1651_22_fu_1925_p2(0) = '1') else 
        select_ln65_21_fu_1911_p3;
    select_ln65_23_fu_1986_p3 <= 
        pool_window_V_20_fu_1943_p3 when (xor_ln1651_23_fu_1980_p2(0) = '1') else 
        pool_window_V_21_fu_1951_p3;
    select_ln65_24_fu_2006_p3 <= 
        pool_window_V_22_fu_1959_p3 when (xor_ln1651_24_fu_2000_p2(0) = '1') else 
        pool_window_V_23_fu_1967_p3;
    select_ln65_25_fu_2026_p3 <= 
        select_ln65_23_fu_1986_p3 when (xor_ln1651_25_fu_2020_p2(0) = '1') else 
        select_ln65_24_fu_2006_p3;
    select_ln65_26_fu_2081_p3 <= 
        pool_window_V_24_fu_2038_p3 when (xor_ln1651_26_fu_2075_p2(0) = '1') else 
        pool_window_V_25_fu_2046_p3;
    select_ln65_27_fu_2101_p3 <= 
        pool_window_V_26_fu_2054_p3 when (xor_ln1651_27_fu_2095_p2(0) = '1') else 
        pool_window_V_27_fu_2062_p3;
    select_ln65_28_fu_2121_p3 <= 
        select_ln65_26_fu_2081_p3 when (xor_ln1651_28_fu_2115_p2(0) = '1') else 
        select_ln65_27_fu_2101_p3;
    select_ln65_29_fu_2176_p3 <= 
        pool_window_V_28_fu_2133_p3 when (xor_ln1651_29_fu_2170_p2(0) = '1') else 
        pool_window_V_29_fu_2141_p3;
    select_ln65_30_fu_2196_p3 <= 
        pool_window_V_30_fu_2149_p3 when (xor_ln1651_30_fu_2190_p2(0) = '1') else 
        pool_window_V_31_fu_2157_p3;
    select_ln65_31_fu_2216_p3 <= 
        select_ln65_29_fu_2176_p3 when (xor_ln1651_31_fu_2210_p2(0) = '1') else 
        select_ln65_30_fu_2196_p3;
    select_ln65_32_fu_2271_p3 <= 
        pool_window_V_32_fu_2228_p3 when (xor_ln1651_32_fu_2265_p2(0) = '1') else 
        pool_window_V_33_fu_2236_p3;
    select_ln65_33_fu_2291_p3 <= 
        pool_window_V_34_fu_2244_p3 when (xor_ln1651_33_fu_2285_p2(0) = '1') else 
        pool_window_V_35_fu_2252_p3;
    select_ln65_34_fu_2311_p3 <= 
        select_ln65_32_fu_2271_p3 when (xor_ln1651_34_fu_2305_p2(0) = '1') else 
        select_ln65_33_fu_2291_p3;
    select_ln65_35_fu_2366_p3 <= 
        pool_window_V_36_fu_2323_p3 when (xor_ln1651_35_fu_2360_p2(0) = '1') else 
        pool_window_V_37_fu_2331_p3;
    select_ln65_36_fu_2386_p3 <= 
        pool_window_V_38_fu_2339_p3 when (xor_ln1651_36_fu_2380_p2(0) = '1') else 
        pool_window_V_39_fu_2347_p3;
    select_ln65_37_fu_2406_p3 <= 
        select_ln65_35_fu_2366_p3 when (xor_ln1651_37_fu_2400_p2(0) = '1') else 
        select_ln65_36_fu_2386_p3;
    select_ln65_38_fu_2461_p3 <= 
        pool_window_V_40_fu_2418_p3 when (xor_ln1651_38_fu_2455_p2(0) = '1') else 
        pool_window_V_41_fu_2426_p3;
    select_ln65_39_fu_2481_p3 <= 
        pool_window_V_42_fu_2434_p3 when (xor_ln1651_39_fu_2475_p2(0) = '1') else 
        pool_window_V_43_fu_2442_p3;
    select_ln65_40_fu_2501_p3 <= 
        select_ln65_38_fu_2461_p3 when (xor_ln1651_40_fu_2495_p2(0) = '1') else 
        select_ln65_39_fu_2481_p3;
    select_ln65_41_fu_2556_p3 <= 
        pool_window_V_44_fu_2513_p3 when (xor_ln1651_41_fu_2550_p2(0) = '1') else 
        pool_window_V_45_fu_2521_p3;
    select_ln65_42_fu_2576_p3 <= 
        pool_window_V_46_fu_2529_p3 when (xor_ln1651_42_fu_2570_p2(0) = '1') else 
        pool_window_V_47_fu_2537_p3;
    select_ln65_43_fu_2596_p3 <= 
        select_ln65_41_fu_2556_p3 when (xor_ln1651_43_fu_2590_p2(0) = '1') else 
        select_ln65_42_fu_2576_p3;
    select_ln65_44_fu_2651_p3 <= 
        pool_window_V_48_fu_2608_p3 when (xor_ln1651_44_fu_2645_p2(0) = '1') else 
        pool_window_V_49_fu_2616_p3;
    select_ln65_45_fu_2671_p3 <= 
        pool_window_V_50_fu_2624_p3 when (xor_ln1651_45_fu_2665_p2(0) = '1') else 
        pool_window_V_51_fu_2632_p3;
    select_ln65_46_fu_2691_p3 <= 
        select_ln65_44_fu_2651_p3 when (xor_ln1651_46_fu_2685_p2(0) = '1') else 
        select_ln65_45_fu_2671_p3;
    select_ln65_47_fu_2746_p3 <= 
        pool_window_V_52_fu_2703_p3 when (xor_ln1651_47_fu_2740_p2(0) = '1') else 
        pool_window_V_53_fu_2711_p3;
    select_ln65_48_fu_2766_p3 <= 
        pool_window_V_54_fu_2719_p3 when (xor_ln1651_48_fu_2760_p2(0) = '1') else 
        pool_window_V_55_fu_2727_p3;
    select_ln65_49_fu_2786_p3 <= 
        select_ln65_47_fu_2746_p3 when (xor_ln1651_49_fu_2780_p2(0) = '1') else 
        select_ln65_48_fu_2766_p3;
    select_ln65_50_fu_2841_p3 <= 
        pool_window_V_56_fu_2798_p3 when (xor_ln1651_50_fu_2835_p2(0) = '1') else 
        pool_window_V_57_fu_2806_p3;
    select_ln65_51_fu_2861_p3 <= 
        pool_window_V_58_fu_2814_p3 when (xor_ln1651_51_fu_2855_p2(0) = '1') else 
        pool_window_V_59_fu_2822_p3;
    select_ln65_52_fu_2881_p3 <= 
        select_ln65_50_fu_2841_p3 when (xor_ln1651_52_fu_2875_p2(0) = '1') else 
        select_ln65_51_fu_2861_p3;
    select_ln65_53_fu_2936_p3 <= 
        pool_window_V_60_fu_2893_p3 when (xor_ln1651_53_fu_2930_p2(0) = '1') else 
        pool_window_V_61_fu_2901_p3;
    select_ln65_54_fu_2956_p3 <= 
        pool_window_V_62_fu_2909_p3 when (xor_ln1651_54_fu_2950_p2(0) = '1') else 
        pool_window_V_63_fu_2917_p3;
    select_ln65_55_fu_2976_p3 <= 
        select_ln65_53_fu_2936_p3 when (xor_ln1651_55_fu_2970_p2(0) = '1') else 
        select_ln65_54_fu_2956_p3;
    select_ln65_56_fu_3031_p3 <= 
        pool_window_V_64_fu_2988_p3 when (xor_ln1651_56_fu_3025_p2(0) = '1') else 
        pool_window_V_65_fu_2996_p3;
    select_ln65_57_fu_3051_p3 <= 
        pool_window_V_66_fu_3004_p3 when (xor_ln1651_57_fu_3045_p2(0) = '1') else 
        pool_window_V_67_fu_3012_p3;
    select_ln65_58_fu_3071_p3 <= 
        select_ln65_56_fu_3031_p3 when (xor_ln1651_58_fu_3065_p2(0) = '1') else 
        select_ln65_57_fu_3051_p3;
    select_ln65_59_fu_3126_p3 <= 
        pool_window_V_68_fu_3083_p3 when (xor_ln1651_59_fu_3120_p2(0) = '1') else 
        pool_window_V_69_fu_3091_p3;
    select_ln65_60_fu_3146_p3 <= 
        pool_window_V_70_fu_3099_p3 when (xor_ln1651_60_fu_3140_p2(0) = '1') else 
        pool_window_V_71_fu_3107_p3;
    select_ln65_61_fu_3166_p3 <= 
        select_ln65_59_fu_3126_p3 when (xor_ln1651_61_fu_3160_p2(0) = '1') else 
        select_ln65_60_fu_3146_p3;
    select_ln65_62_fu_3221_p3 <= 
        pool_window_V_72_fu_3178_p3 when (xor_ln1651_62_fu_3215_p2(0) = '1') else 
        pool_window_V_73_fu_3186_p3;
    select_ln65_63_fu_3241_p3 <= 
        pool_window_V_74_fu_3194_p3 when (xor_ln1651_63_fu_3235_p2(0) = '1') else 
        pool_window_V_75_fu_3202_p3;
    select_ln65_64_fu_3261_p3 <= 
        select_ln65_62_fu_3221_p3 when (xor_ln1651_64_fu_3255_p2(0) = '1') else 
        select_ln65_63_fu_3241_p3;
    select_ln65_65_fu_3316_p3 <= 
        pool_window_V_76_fu_3273_p3 when (xor_ln1651_65_fu_3310_p2(0) = '1') else 
        pool_window_V_77_fu_3281_p3;
    select_ln65_66_fu_3336_p3 <= 
        pool_window_V_78_fu_3289_p3 when (xor_ln1651_66_fu_3330_p2(0) = '1') else 
        pool_window_V_79_fu_3297_p3;
    select_ln65_67_fu_3356_p3 <= 
        select_ln65_65_fu_3316_p3 when (xor_ln1651_67_fu_3350_p2(0) = '1') else 
        select_ln65_66_fu_3336_p3;
    select_ln65_68_fu_3411_p3 <= 
        pool_window_V_80_fu_3368_p3 when (xor_ln1651_68_fu_3405_p2(0) = '1') else 
        pool_window_V_81_fu_3376_p3;
    select_ln65_69_fu_3431_p3 <= 
        pool_window_V_82_fu_3384_p3 when (xor_ln1651_69_fu_3425_p2(0) = '1') else 
        pool_window_V_83_fu_3392_p3;
    select_ln65_70_fu_3451_p3 <= 
        select_ln65_68_fu_3411_p3 when (xor_ln1651_70_fu_3445_p2(0) = '1') else 
        select_ln65_69_fu_3431_p3;
    select_ln65_71_fu_3506_p3 <= 
        pool_window_V_84_fu_3463_p3 when (xor_ln1651_71_fu_3500_p2(0) = '1') else 
        pool_window_V_85_fu_3471_p3;
    select_ln65_72_fu_3526_p3 <= 
        pool_window_V_86_fu_3479_p3 when (xor_ln1651_72_fu_3520_p2(0) = '1') else 
        pool_window_V_87_fu_3487_p3;
    select_ln65_73_fu_3546_p3 <= 
        select_ln65_71_fu_3506_p3 when (xor_ln1651_73_fu_3540_p2(0) = '1') else 
        select_ln65_72_fu_3526_p3;
    select_ln65_74_fu_3601_p3 <= 
        pool_window_V_88_fu_3558_p3 when (xor_ln1651_74_fu_3595_p2(0) = '1') else 
        pool_window_V_89_fu_3566_p3;
    select_ln65_75_fu_3621_p3 <= 
        pool_window_V_90_fu_3574_p3 when (xor_ln1651_75_fu_3615_p2(0) = '1') else 
        pool_window_V_91_fu_3582_p3;
    select_ln65_76_fu_3641_p3 <= 
        select_ln65_74_fu_3601_p3 when (xor_ln1651_76_fu_3635_p2(0) = '1') else 
        select_ln65_75_fu_3621_p3;
    select_ln65_77_fu_3696_p3 <= 
        pool_window_V_92_fu_3653_p3 when (xor_ln1651_77_fu_3690_p2(0) = '1') else 
        pool_window_V_93_fu_3661_p3;
    select_ln65_78_fu_3716_p3 <= 
        pool_window_V_94_fu_3669_p3 when (xor_ln1651_78_fu_3710_p2(0) = '1') else 
        pool_window_V_95_fu_3677_p3;
    select_ln65_79_fu_3736_p3 <= 
        select_ln65_77_fu_3696_p3 when (xor_ln1651_79_fu_3730_p2(0) = '1') else 
        select_ln65_78_fu_3716_p3;
    select_ln65_9_fu_1531_p3 <= 
        pool_window_V_2_fu_1484_p3 when (xor_ln1651_9_fu_1525_p2(0) = '1') else 
        pool_window_V_3_fu_1492_p3;
    select_ln65_fu_1511_p3 <= 
        pool_window_V_fu_1468_p3 when (xor_ln1651_fu_1505_p2(0) = '1') else 
        pool_window_V_1_fu_1476_p3;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln247_fu_511_p1 <= layer12_out_dout(6 - 1 downto 0);

    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_10_fu_1545_p2 <= (icmp_ln1651_10_fu_1539_p2 xor ap_const_lv1_1);
    xor_ln1651_11_fu_1600_p2 <= (icmp_ln1651_11_fu_1594_p2 xor ap_const_lv1_1);
    xor_ln1651_12_fu_1620_p2 <= (icmp_ln1651_12_fu_1614_p2 xor ap_const_lv1_1);
    xor_ln1651_13_fu_1640_p2 <= (icmp_ln1651_13_fu_1634_p2 xor ap_const_lv1_1);
    xor_ln1651_14_fu_1695_p2 <= (icmp_ln1651_14_fu_1689_p2 xor ap_const_lv1_1);
    xor_ln1651_15_fu_1715_p2 <= (icmp_ln1651_15_fu_1709_p2 xor ap_const_lv1_1);
    xor_ln1651_16_fu_1735_p2 <= (icmp_ln1651_16_fu_1729_p2 xor ap_const_lv1_1);
    xor_ln1651_17_fu_1790_p2 <= (icmp_ln1651_17_fu_1784_p2 xor ap_const_lv1_1);
    xor_ln1651_18_fu_1810_p2 <= (icmp_ln1651_18_fu_1804_p2 xor ap_const_lv1_1);
    xor_ln1651_19_fu_1830_p2 <= (icmp_ln1651_19_fu_1824_p2 xor ap_const_lv1_1);
    xor_ln1651_20_fu_1885_p2 <= (icmp_ln1651_20_fu_1879_p2 xor ap_const_lv1_1);
    xor_ln1651_21_fu_1905_p2 <= (icmp_ln1651_21_fu_1899_p2 xor ap_const_lv1_1);
    xor_ln1651_22_fu_1925_p2 <= (icmp_ln1651_22_fu_1919_p2 xor ap_const_lv1_1);
    xor_ln1651_23_fu_1980_p2 <= (icmp_ln1651_23_fu_1974_p2 xor ap_const_lv1_1);
    xor_ln1651_24_fu_2000_p2 <= (icmp_ln1651_24_fu_1994_p2 xor ap_const_lv1_1);
    xor_ln1651_25_fu_2020_p2 <= (icmp_ln1651_25_fu_2014_p2 xor ap_const_lv1_1);
    xor_ln1651_26_fu_2075_p2 <= (icmp_ln1651_26_fu_2069_p2 xor ap_const_lv1_1);
    xor_ln1651_27_fu_2095_p2 <= (icmp_ln1651_27_fu_2089_p2 xor ap_const_lv1_1);
    xor_ln1651_28_fu_2115_p2 <= (icmp_ln1651_28_fu_2109_p2 xor ap_const_lv1_1);
    xor_ln1651_29_fu_2170_p2 <= (icmp_ln1651_29_fu_2164_p2 xor ap_const_lv1_1);
    xor_ln1651_30_fu_2190_p2 <= (icmp_ln1651_30_fu_2184_p2 xor ap_const_lv1_1);
    xor_ln1651_31_fu_2210_p2 <= (icmp_ln1651_31_fu_2204_p2 xor ap_const_lv1_1);
    xor_ln1651_32_fu_2265_p2 <= (icmp_ln1651_32_fu_2259_p2 xor ap_const_lv1_1);
    xor_ln1651_33_fu_2285_p2 <= (icmp_ln1651_33_fu_2279_p2 xor ap_const_lv1_1);
    xor_ln1651_34_fu_2305_p2 <= (icmp_ln1651_34_fu_2299_p2 xor ap_const_lv1_1);
    xor_ln1651_35_fu_2360_p2 <= (icmp_ln1651_35_fu_2354_p2 xor ap_const_lv1_1);
    xor_ln1651_36_fu_2380_p2 <= (icmp_ln1651_36_fu_2374_p2 xor ap_const_lv1_1);
    xor_ln1651_37_fu_2400_p2 <= (icmp_ln1651_37_fu_2394_p2 xor ap_const_lv1_1);
    xor_ln1651_38_fu_2455_p2 <= (icmp_ln1651_38_fu_2449_p2 xor ap_const_lv1_1);
    xor_ln1651_39_fu_2475_p2 <= (icmp_ln1651_39_fu_2469_p2 xor ap_const_lv1_1);
    xor_ln1651_40_fu_2495_p2 <= (icmp_ln1651_40_fu_2489_p2 xor ap_const_lv1_1);
    xor_ln1651_41_fu_2550_p2 <= (icmp_ln1651_41_fu_2544_p2 xor ap_const_lv1_1);
    xor_ln1651_42_fu_2570_p2 <= (icmp_ln1651_42_fu_2564_p2 xor ap_const_lv1_1);
    xor_ln1651_43_fu_2590_p2 <= (icmp_ln1651_43_fu_2584_p2 xor ap_const_lv1_1);
    xor_ln1651_44_fu_2645_p2 <= (icmp_ln1651_44_fu_2639_p2 xor ap_const_lv1_1);
    xor_ln1651_45_fu_2665_p2 <= (icmp_ln1651_45_fu_2659_p2 xor ap_const_lv1_1);
    xor_ln1651_46_fu_2685_p2 <= (icmp_ln1651_46_fu_2679_p2 xor ap_const_lv1_1);
    xor_ln1651_47_fu_2740_p2 <= (icmp_ln1651_47_fu_2734_p2 xor ap_const_lv1_1);
    xor_ln1651_48_fu_2760_p2 <= (icmp_ln1651_48_fu_2754_p2 xor ap_const_lv1_1);
    xor_ln1651_49_fu_2780_p2 <= (icmp_ln1651_49_fu_2774_p2 xor ap_const_lv1_1);
    xor_ln1651_50_fu_2835_p2 <= (icmp_ln1651_50_fu_2829_p2 xor ap_const_lv1_1);
    xor_ln1651_51_fu_2855_p2 <= (icmp_ln1651_51_fu_2849_p2 xor ap_const_lv1_1);
    xor_ln1651_52_fu_2875_p2 <= (icmp_ln1651_52_fu_2869_p2 xor ap_const_lv1_1);
    xor_ln1651_53_fu_2930_p2 <= (icmp_ln1651_53_fu_2924_p2 xor ap_const_lv1_1);
    xor_ln1651_54_fu_2950_p2 <= (icmp_ln1651_54_fu_2944_p2 xor ap_const_lv1_1);
    xor_ln1651_55_fu_2970_p2 <= (icmp_ln1651_55_fu_2964_p2 xor ap_const_lv1_1);
    xor_ln1651_56_fu_3025_p2 <= (icmp_ln1651_56_fu_3019_p2 xor ap_const_lv1_1);
    xor_ln1651_57_fu_3045_p2 <= (icmp_ln1651_57_fu_3039_p2 xor ap_const_lv1_1);
    xor_ln1651_58_fu_3065_p2 <= (icmp_ln1651_58_fu_3059_p2 xor ap_const_lv1_1);
    xor_ln1651_59_fu_3120_p2 <= (icmp_ln1651_59_fu_3114_p2 xor ap_const_lv1_1);
    xor_ln1651_60_fu_3140_p2 <= (icmp_ln1651_60_fu_3134_p2 xor ap_const_lv1_1);
    xor_ln1651_61_fu_3160_p2 <= (icmp_ln1651_61_fu_3154_p2 xor ap_const_lv1_1);
    xor_ln1651_62_fu_3215_p2 <= (icmp_ln1651_62_fu_3209_p2 xor ap_const_lv1_1);
    xor_ln1651_63_fu_3235_p2 <= (icmp_ln1651_63_fu_3229_p2 xor ap_const_lv1_1);
    xor_ln1651_64_fu_3255_p2 <= (icmp_ln1651_64_fu_3249_p2 xor ap_const_lv1_1);
    xor_ln1651_65_fu_3310_p2 <= (icmp_ln1651_65_fu_3304_p2 xor ap_const_lv1_1);
    xor_ln1651_66_fu_3330_p2 <= (icmp_ln1651_66_fu_3324_p2 xor ap_const_lv1_1);
    xor_ln1651_67_fu_3350_p2 <= (icmp_ln1651_67_fu_3344_p2 xor ap_const_lv1_1);
    xor_ln1651_68_fu_3405_p2 <= (icmp_ln1651_68_fu_3399_p2 xor ap_const_lv1_1);
    xor_ln1651_69_fu_3425_p2 <= (icmp_ln1651_69_fu_3419_p2 xor ap_const_lv1_1);
    xor_ln1651_70_fu_3445_p2 <= (icmp_ln1651_70_fu_3439_p2 xor ap_const_lv1_1);
    xor_ln1651_71_fu_3500_p2 <= (icmp_ln1651_71_fu_3494_p2 xor ap_const_lv1_1);
    xor_ln1651_72_fu_3520_p2 <= (icmp_ln1651_72_fu_3514_p2 xor ap_const_lv1_1);
    xor_ln1651_73_fu_3540_p2 <= (icmp_ln1651_73_fu_3534_p2 xor ap_const_lv1_1);
    xor_ln1651_74_fu_3595_p2 <= (icmp_ln1651_74_fu_3589_p2 xor ap_const_lv1_1);
    xor_ln1651_75_fu_3615_p2 <= (icmp_ln1651_75_fu_3609_p2 xor ap_const_lv1_1);
    xor_ln1651_76_fu_3635_p2 <= (icmp_ln1651_76_fu_3629_p2 xor ap_const_lv1_1);
    xor_ln1651_77_fu_3690_p2 <= (icmp_ln1651_77_fu_3684_p2 xor ap_const_lv1_1);
    xor_ln1651_78_fu_3710_p2 <= (icmp_ln1651_78_fu_3704_p2 xor ap_const_lv1_1);
    xor_ln1651_79_fu_3730_p2 <= (icmp_ln1651_79_fu_3724_p2 xor ap_const_lv1_1);
    xor_ln1651_9_fu_1525_p2 <= (icmp_ln1651_9_fu_1519_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_1505_p2 <= (icmp_ln1651_fu_1499_p2 xor ap_const_lv1_1);
    zext_ln184_1_fu_1654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_1_fu_1646_p3),16));
    zext_ln184_2_fu_1749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_2_fu_1741_p3),16));
    zext_ln184_3_fu_1844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_3_fu_1836_p3),16));
    zext_ln184_fu_1559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_fu_1551_p3),16));
    zext_ln837_10_fu_2889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_52_fu_2881_p3),16));
    zext_ln837_11_fu_2984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_55_fu_2976_p3),16));
    zext_ln837_12_fu_3079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_58_fu_3071_p3),16));
    zext_ln837_13_fu_3174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_61_fu_3166_p3),16));
    zext_ln837_14_fu_3269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_64_fu_3261_p3),16));
    zext_ln837_15_fu_3364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_67_fu_3356_p3),16));
    zext_ln837_16_fu_3459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_70_fu_3451_p3),16));
    zext_ln837_17_fu_3554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_73_fu_3546_p3),16));
    zext_ln837_18_fu_3649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_76_fu_3641_p3),16));
    zext_ln837_1_fu_2034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_25_fu_2026_p3),16));
    zext_ln837_2_fu_2129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_28_fu_2121_p3),16));
    zext_ln837_3_fu_2224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_31_fu_2216_p3),16));
    zext_ln837_4_fu_2319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_34_fu_2311_p3),16));
    zext_ln837_5_fu_2414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_37_fu_2406_p3),16));
    zext_ln837_6_fu_2509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_40_fu_2501_p3),16));
    zext_ln837_7_fu_2604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_43_fu_2596_p3),16));
    zext_ln837_8_fu_2699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_46_fu_2691_p3),16));
    zext_ln837_9_fu_2794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_49_fu_2786_p3),16));
    zext_ln837_fu_1939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln65_22_fu_1931_p3),16));
end behav;
