-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Sat Jan 09 11:32:28 2021
-- Host        : LAPTOP-44LSAEV8 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/DigitalCircuits/top/top.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_bindec is
  port (
    ram_ena : out STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_bindec : entity is "bindec";
end blk_mem_gen_0_bindec;

architecture STRUCTURE of blk_mem_gen_0_bindec is
begin
\ENOUT_inferred__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(10),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(11),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(12),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(13),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(14),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(15),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(8),
      I2 => sel_pipe_d1(2),
      I3 => DOPADOP(0),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(9),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I4 => sel_pipe_d1(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"F00000000000000007FC0001FF00000000000000000000000000000000000000",
      INITP_06 => X"000001FC300070FC000000000000001FC300070FC0000000000000007FC0001F",
      INITP_07 => X"F003FC7EFB80000F3C03F00C00C03F00F3C00001F7C07F00C01C03F01F7C0000",
      INITP_08 => X"001FFFEDFC12CFCF00FDFFFEC0003FFF1FF07BFFE03FC3FFF00007EFB1FF043F",
      INITP_09 => X"80301E00DFFFFC001FFFFDC04B0303C00DFFFFC001FFFFDFC1E0FC780FDFFFFC",
      INITP_0A => X"FF00007FFF071E30FC378307FFF0000FFFF4F12F0FC3F03CFFFFC001FFFFDC07",
      INITP_0B => X"1F4CFFFCD7C00FFC00001FFC01D8FCFCFD8C01FFC00003FFF03DBFCFCFF8F03F",
      INITP_0C => X"001C0000003F007FF3CFCF3FF003F0000007B001FCCFFFCCFD007B000000FFC0",
      INITP_0D => X"001D0F33FF3383C0000000000C01F8733FF3387C00C0000001C0074F3CFCF3CF",
      INITP_0E => X"3DFF0C0000000007F63FCF03CFF1FF00000000007FE3FCF03CFF1FF000000000",
      INITP_0F => X"0001C08FF33FFB3FC80C000000001C1FCF33FFB3CFE0C000000001C3FCF37FF7",
      INIT_00 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B5B",
      INIT_01 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_02 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_03 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B3B3B3B",
      INIT_04 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_05 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_06 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B",
      INIT_07 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_08 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_09 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_0A => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_0B => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_0C => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_0D => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_0E => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_0F => X"1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_10 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_11 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_12 => X"1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_13 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_14 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_15 => X"1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_16 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_17 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_18 => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_19 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B",
      INIT_1A => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_1B => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_1C => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B",
      INIT_1D => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_1E => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_1F => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B",
      INIT_20 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_21 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_22 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_23 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_24 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_25 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_26 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_27 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_28 => X"1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_29 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_2A => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_2B => X"1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_2C => X"FFFFFFFFFFFFFFFF1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_2D => X"1B1B1B1B1BDAFFFFFFFFFFFFFFFF1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BDA",
      INIT_2E => X"1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_2F => X"DFBFBFFF1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_30 => X"1BFABFBFBFBFBFBFBFFF1B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3BFBBFDFBFBF",
      INIT_31 => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_32 => X"FFFF1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B",
      INIT_33 => X"5B7B97979776FFFF1B1B1B1B1B1B1B1B1B1B1B1B1BFBDFFF979797767B5B5B5A",
      INIT_34 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BDBFFFF5B5B",
      INIT_35 => X"1B1B1B1B1B1B1B1B3B3B3B3B1B1B3B3B1B3B1B1B1B1B1B1B1B1B1B3B3B1B1B1B",
      INIT_36 => X"B897DFDF1B3B1B1B1B1B1B1B1B1B1B1B3BFBBFFFB8B8B8B77B7B7B5BDFFF1B3B",
      INIT_37 => X"1B1B1B1B3B3B3B3B1B1B3B3B1B3B1B1B1B1B1B1B1B1B3BFBBFDF5B7B5B7CB8B8",
      INIT_38 => X"1B1B1BFAFFFFFFFF3BDAFFFFFFFF1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B",
      INIT_39 => X"FFFF1B1B1B1B1B1B1B1B1BFAFFFFB7B7B8B8B8B897977B7B5B5AFFFF1B1B1B1B",
      INIT_3A => X"FFFFFFFF1BFBFFFFFFFF1B1B1B1B1B1B1BFADFFF5B5B5B7C9797B8B8B8B8B796",
      INIT_3B => X"9EBF9FBF3B1B9F9F9FBF3B3B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1BFA",
      INIT_3C => X"3B3B3B3B3B3B3B1B7EBF9877D8B8B8B8B8977B7B7B5BBFFF3B3B1B1B1B1B3B1B",
      INIT_3D => X"3B1BBFBF9FBF3B3B1B1B1B1B3B1BBEDF5B7B7B7CB7B8B8B8B8D89777BF9E3B3B",
      INIT_3E => X"FFFF361636B5FFFFFB1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B3B1B9FBF9FBF",
      INIT_3F => X"FFFFFFFFCA6AAB09D8D8B8B8B8977B7B7B5B5B3AFFFF1B1B1BFAFFFF761636B5",
      INIT_40 => X"36D5FFFF1B1B1BFBFFFF5B5B5B5B7B7CB7B8B8B8D87A6AAB8A07FFFFFFFFFFFF",
      INIT_41 => X"9736BFBF3B3B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1BFAFFFF361636D5FFFF1616",
      INIT_42 => X"AD6D4CCB9897D8B8B8B77B5B7B7B7B5BDFFF1B1B3B1B9FFFD797B7369EFF9797",
      INIT_43 => X"3B3B1BFBBFDF5B7B5B7B5B7CB8B8B8D878192B4C8CCBDFDFBFBFBFBFBFDFBFFF",
      INIT_44 => X"FFFF1B1B1B1B1B3B3B1B1B1B1B1B1B1B3B1B9FFF97979736BFFF77979756BFBF",
      INIT_45 => X"EB29F8D8B8B897977B7B5B5BBFFF1BFBDFFF56369797B7B736369797B79756B5",
      INIT_46 => X"BFDF7B5B5B7C9797B8B8D87A8AAB4CAB7A5997775B5B5B5B5B7B979739FB6C2C",
      INIT_47 => X"1B1B1B3B3B1B1B1B1B1B1BFADFFF56369797B797363697B7B79736D5DFFF1BFB",
      INIT_48 => X"B8B8B8977B5B5B5BBFFF1BFBBFFFB79797B7B7B7979797B7B797B736FFFF1B1B",
      INIT_49 => X"5B7CB8B8B8D898392B4C6CCBF8B8B8975B7B7B7B5B7CB8B8B8596C4C4CABD8B8",
      INIT_4A => X"3B1B1B1B1B1B1BFBBFFF9797B7B797B79797B7B7B7B79736BFFF1BFBBFDF5B5B",
      INIT_4B => X"97979777DFFF1BFBBFFFB79797B7B7B7B7B7B7B7B7979716FFFF1B1B1B1B1B3B",
      INIT_4C => X"B87AAACB4CAA9A59B8B8B8B897977B7C9797B8B8B8B839DB4C4DEB29F9D8B8B8",
      INIT_4D => X"1B1B1BFABFFF979797B7B7B7B7B7B7B7B7B79736BFFF1BFBBFFF97979797B8B8",
      INIT_4E => X"BFDF3BFBBFFFD7B79797B7B7B7B7B7B7B797B736FFDF1B1B1B1B1B3B3B1B1B1B",
      INIT_4F => X"6CCBF9D8B8B8B8B8B8975B7CB7B8B8B8B8B8B8594B6C4CCBD9B8D8B8B8B8B897",
      INIT_50 => X"BFFFB7979797B7B7B7B7B7B7B797B756BFFF1BFBBFDFB8B8B7B8B8D8B85A2C4C",
      INIT_51 => X"FBDAFFFFD79797B7B7B7B7B79716FFFFFAFB1B1B1B1B1B3B3B1B1B1B1B1B1BFB",
      INIT_52 => X"B7B8B8977B7C7B7B7C7CB8B8B8977B9C39DB4C2CEB29F9B8B897FFFFFBFA1B1B",
      INIT_53 => X"979797B7B7B7B7979736FFFF1BFA1B1BFBBADFFFB8B8B859CACB4CAA7A399C9C",
      INIT_54 => X"D7979797B7979797B736DFFF1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1BFBDAFFFF",
      INIT_55 => X"5B7B7B7B5B7CB8B8B8975B7CB7592B4C4CABF9B8B897DFFF1B1B1B1B1BFBBFFF",
      INIT_56 => X"B7B797979756BFFF1B1B1B1B1BFABFDFB8B7B7592C4C4CAAF9B77B7CB7B8B797",
      INIT_57 => X"97B79716FFFFFAFB1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1BFABFFF97979797",
      INIT_58 => X"7B7CB8977B7C7B7B7B9C39DB2BABF997FFFFFAFB1B1B1B1B1B1BFBDAFFFFD797",
      INIT_59 => X"FFFFFBFB1B1B1B1B1B1BFBDADFFFB8592CAA5A399C7C7B7B7C9CB8975B7B7B7B",
      INIT_5A => X"FFFF1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1BFBDAFFFF779797979736",
      INIT_5B => X"5B7B7B5B7B7CB8590B8AF897DFFF1B1B1B1B1B1B1B1B1BFBBFFF977797979716",
      INIT_5C => X"1B1B1B1B1B1B1BFBBFFF97592B8AD8B77B7B7B7B7B7BB7977B7B7B7B5B7BB797",
      INIT_5D => X"1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1BFADFFF567797979716DFFF1B1B",
      INIT_5E => X"7B7CB71816B5FFFFDFFF1B1B1B1B1B1B1B1B1B1BFBDAFFFF9716FFFFFBFA1B1B",
      INIT_5F => X"1B1B1BFABFDFFFFF16D6D8977B7C97977B7B7C7C7B7B7B7B5B7B7B7C5B7C9797",
      INIT_60 => X"1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1BFBDAFFFF7636FFFFFAFA1B1B1B1B1B1B",
      INIT_61 => X"D574FFFFFFFF1BFB1B1B1B1B1B1B1B1B1BFBBFFF96F5DFFF1B1B1B1B1B1B1B1B",
      INIT_62 => X"FFFFFFFFD594D8977B9C97975B7B7B7C7B5B7B7B7B7B7B7C7B7CB7977B9C97F8",
      INIT_63 => X"3B1B1B1B1B1B1B1B1B1B1B1B1BFBFFFF56F5FFFF1B1B1B1B1B1B1B1B1B1B1BDA",
      INIT_64 => X"7412FFFF3B1B1B1B1B1B1B1B1B1BFBBAFFFFFADB1B1B1B1B1B1B1B1B1B1B1B3B",
      INIT_65 => X"F5749C9C97977C7C7B7C97977B7B7B7B7B7C97775B7B7C9C97777CDDD5D59493",
      INIT_66 => X"1B1B1B1B1B1B1B1B1B1BFADAFFFFFAFA1B1B1B1B1B1B1B1B1BFADFFF94747474",
      INIT_67 => X"1B1B1B1B1B1B1B1B1B1B1BFADFFF1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B",
      INIT_68 => X"B8977B7B7B7CB7975B7B7B7B7B7CB7977B7B7B7CB8977BDCB5F51616F594FFFF",
      INIT_69 => X"1B1B1B1B1B1B1BFAFFFF1B1B1B1B1B1B1B1B1B1B1BDADFFF15D51616F5747C7C",
      INIT_6A => X"1B1B1B1B1B1B1B1BFBFA1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B",
      INIT_6B => X"97975A5A7B7B7B7B7B7B5A5A97975B7CB8977BBCD557080736F57413FFFF1B1B",
      INIT_6C => X"1B1B1B1BFBFA1B1B1B1B1B1B1B1B1BFADFFF9473D557280715949C7CB7977B7C",
      INIT_6D => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_6E => X"7B7B7B7B7B7B5A5AB7977B9CB7977BDCB43748083716F594DFFF1B1B1B1B1B1B",
      INIT_6F => X"1B1B1B1B1B1B1B1B1B1B1BFADFFF15F516788907F6749C7CB7977B7C97973A5A",
      INIT_70 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_71 => X"97973A3A5A7B97777C7C5BDCB574F8FA070716F57412FFFFFFFFFFFF3B1B1B1B",
      INIT_72 => X"1BFAFFFFFFFFFFFF9474D5574906F8F8F5749C7B7C9C97977A5A5A5A97979797",
      INIT_73 => X"1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_74 => X"7A7BB8977B7B7BDCB575F5F7272816F5F594DFDFDFFFFFFF3B1B1B1B1B1B1B1B",
      INIT_75 => X"FFDFFFFF16D5F557A907B6F5D5749C7B5B7C97977A5B5A5AB8B8B8B8B8973A5A",
      INIT_76 => X"1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBDFFF",
      INIT_77 => X"97977BDCB5952FCEF7F8F4F5F5F574D5070708059EFF3B1B1B1B1B1B1B1B1B1B",
      INIT_78 => X"D5F5F575F7F82F4ED5749C7C97975AFC29E77B5A5A5A5A5A5A5A39DC8AC75A7B",
      INIT_79 => X"1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBFFFF070707067474",
      INIT_7A => X"B5B5500FB6F6D5F6F5F5F557CACACA089EFF1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_7B => X"96D63070F5749C7CB7975ADCCB8A7A3A3A3A3A3A3A3A59DB2C6A3A5AB8977BDC",
      INIT_7C => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBDFFF8AAACA6916F5F5F5F595",
      INIT_7D => X"74D62807F6574949AAAAAA079EFF1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B",
      INIT_7E => X"D5747C7CB7975ADCAA6A7B5A3A3A3A3A3A3A3ADB0C695A5AB7977BDDB4D59595",
      INIT_7F => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBDFFF898AAAAA4907D577690775959595",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF3F80F0000000000FC0FF3FFFF3F80F4000000001C08FF33FFB3F800C00000",
      INITP_01 => X"0000000700CFFFFFFFCC030000000000700DFFFFFFFFC0300000000007C07F3F",
      INITP_02 => X"FF8FCEFC37C00000000001FC33FE03FF30FC00000000003FC37FF03FFF0FD000",
      INITP_03 => X"0000000000003C1CC30CE0F0000000000000070FF8FCFFC30000000000000FF0",
      INITP_04 => X"F0700FCFC4307DF000000007DF0F00F8FC43C7DF000000000001C3CC30CE0C00",
      INITP_05 => X"7FFFB0000001FFFC1C2FFFD0C1FFFC0000001FBEC3C0FFFD0F1FBEC00000007D",
      INITP_06 => X"7FFFF03CFFF8F07FFFF0000007FFFF070FFFC307FFFF0000007FFFB0F0FFFC3C",
      INITP_07 => X"F001FFFC0000003FFFD00FFFFB403FFFF0000007FFFF01CFFF8C07FFFF000000",
      INITP_08 => X"00007FF0007FFFF0007FF00000000FFF4007FFFF000FFFC0000001FFFC007FFF",
      INITP_09 => X"FFFFC000F4000000001FC001FFFFFC001FC000000003FF001FFFFFC003FF0000",
      INITP_0A => X"0000000030007FC20FB0003000000000070000FFFFFC00070000000000F4001F",
      INITP_0B => X"07FFCFFF0000000000000000007FFCFFF0000000000000000007FD8EFF000000",
      INITP_0C => X"000000000000001FF3CF3FC00000000000000001FF3CF7EE0000000000000000",
      INITP_0D => X"0003FFFDF7FF00000000000000007FFFFFFFF00000000000000007FFFFEFFB00",
      INITP_0E => X"000000000000000000FC3CF0FC00000000000000001FC7DF1FC0000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1637CAAAEACACA077EFF3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B",
      INIT_01 => X"B7975ABCCB8A7B3A3A3A3A3A3A3A3ABB2C6A3A5AB7977BBCD4F5F5F5D557A969",
      INIT_02 => X"1B1B1B1B1B1B1B1B1B1B1BFBBFFFA9AACACAAA69D557EB49F5F6F5F5F5947C7C",
      INIT_03 => X"FFFFFFFF1BFA1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B",
      INIT_04 => X"B6965A3A3A3A3A3A3A3A3A7AD6765A5AB7B77B5CF5F5F5F6B4378ACA4949AA08",
      INIT_05 => X"1B1B1B1B1B1B1B1BFBDAFFFFFFFFCAAA6949AA49D575F6F5F5F55B7CB7B75A7B",
      INIT_06 => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_07 => X"3A3A3A3A3A3A3A7A75353A5A98777B5BB6B595F6D47689AACACACA089E9EDFFF",
      INIT_08 => X"1B1B1B1B1BFBBFDF9EFFCAAACACACA4915B495B5B5B55B7B98775A7A55345A3A",
      INIT_09 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_0A => X"5A5A5A7AB69675959514D5D45C7DEECEF6F869AAAAAAAAAA07059EFF3B1B1B1B",
      INIT_0B => X"1BFBDFFF07078AAAAAAACB08F6F60ECD7C5CB5F57474767596755A5A5A5A5A5A",
      INIT_0C => X"1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_0D => X"967676B6D575B6D55A7C302F95F789AAEBEAEAEAEA287EFF3B1B1B1B1B1B1B1B",
      INIT_0E => X"EACAEAEAEAEBAA0876B5500F5A5BB5F6B5B5969696553A3A191A1A1A1A1A3A5B",
      INIT_0F => X"1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBBFFF",
      INIT_10 => X"F574D5F6EECD9DFF0708AA07FFFFFFFFFFFF1BFA1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_11 => X"FFFFEB8A09067DDE0ECDD5F6B4D5B5B5B5B595F60404040404027495B5B5B5B5",
      INIT_12 => X"1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBDAFFFFFFFF",
      INIT_13 => X"2F2E5BFE69AACA08DFDFBFBFBFDF3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_14 => X"AA085C7D300F95F6D4D5F5D5F5F6D536A7A7A7A7A765D4F5F6F5F5F5F595B6D5",
      INIT_15 => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFABFBFBFBFBFFFEACA",
      INIT_16 => X"AA07FFFF1BFAFBFBFBFB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B",
      INIT_17 => X"F6F67475D5B4FFDFDF7F0502FDFCFCFCFCFF8602BFFFDF1FD5D59514F6F80708",
      INIT_18 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBFBFBFBFABAFFFFCAAA0806",
      INIT_19 => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B",
      INIT_1A => X"F5B5DFBFBF5F66045B3A5A5A3AFCC7049EBFBFFFD5F5D595B6F869AACA08FFFF",
      INIT_1B => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBBFFFEACAAA08D6F6D5D5",
      INIT_1C => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B",
      INIT_1D => X"7AFC468604023AFD0404870439BB9290FFDFDF9F0708AA07FFFFFBFA1B1B1B1B",
      INIT_1E => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBDAFFFFAA8A09061FFFDFDF7271",
      INIT_1F => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_20 => X"86053AFDA7668604197B9291DFBFBF7F8AAAAA07FFFF1B1B1B1B3B1B1B1B1B1B",
      INIT_21 => X"1B1B3B1B1B3B1B1B1B1B1B1B1B1B1BFBBFFFA9AAAA28FFBFBFBF72715AFC4586",
      INIT_22 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_23 => X"DCFDFDBD5A7A9292B2330728AA07FFFFFBFB1B1B1BFAFFFFFFFF3BFADFFFFFFF",
      INIT_24 => X"FFFF1BFAFFFFFFFF3B1B1B1BFBDAFFFF8AAA2806D39292515A7ADCFDFD7F0402",
      INIT_25 => X"1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBFFFF",
      INIT_26 => X"3A5B7293B375AAAA8906FFFF1B1B1B1B1BFBBFDFDFFF3BFBBFDFDFFF3B1B1B1B",
      INIT_27 => X"DFDFDFFF3B1B1B1B1BFABFFF6869AA29F5B393515A7A7A7B7ADC66035A7B7A3A",
      INIT_28 => X"1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFADFDFDFFF1BFA",
      INIT_29 => X"2809AA07FFFFFAFA1B1B1BFBFFFF563636D5BFFF763656B5DFFF1B1B1B1B1B1B",
      INIT_2A => X"DFFF3B1B1B3BFBDAFFFF69AA2907F4725A9A76565A7AFCFD7B9B97171A5B9254",
      INIT_2B => X"1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBFFFF163636D5FFFF563636D5",
      INIT_2C => X"FFFF1B1B1B1B1BFADFFFB7979736DFFFD797B736DFFF1B1B1B1B1B1B1B1B1B1B",
      INIT_2D => X"1B1B1BFADFFF2749AA2915B37ABB97777B7B7B7A7BBBB7363A9BB375CAAB6906",
      INIT_2E => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFAFFFF77979756FFFFB7979736BFFF1B1B",
      INIT_2F => X"1BFAFFFF36369797B7973636979797B736B5DFFF1B1B1B1B1B1B1B1B1B1B1B3B",
      INIT_30 => X"FABAFFFF69AA29077B7B979777565A9B777797773ADC2909AA07FFFFFBFA1B1B",
      INIT_31 => X"1B1B1B1B1B1B1B1B1BFAFFFF163697979797363697B7B79736D5BFFF3B1B1B1B",
      INIT_32 => X"979797B7B7B7979797B7B797B736DFFF1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B",
      INIT_33 => X"0748AA28BB9B979797777BBBB797B7775AFDAAAA6905FFFF1B1B1B1B1BFBDFFF",
      INIT_34 => X"1B1B1B1B1BFBDFFF769797B7B797979797B7B797B736BEFF1B1B1B1B1BFADFFF",
      INIT_35 => X"B7B7B7B7B7B797B79736DFFF1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B",
      INIT_36 => X"BBBB9797B797777797B7B7775A1DAA07FFFFFBFB1B1B1B1B1BFBDFFF979797B7",
      INIT_37 => X"1BFADFFF769797B7B7B7B7B7B7B7B7B79736BEFF3B1B1B1B1B1BFBDAFFFF4828",
      INIT_38 => X"B797B7979715DFFF1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_39 => X"97B79797B797B7775A1D6906DEFF1B1B1B1B1B1B1BFBDFFF96769797B7B7B7B7",
      INIT_3A => X"56779797B7B7B7B7B7B797977715BFFF3B1B1B1B1B1B1BFBDFFF0706BC9B9797",
      INIT_3B => X"FFFFFAFA1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1BFBDFFF",
      INIT_3C => X"979797B777F5FFFF1BFB1B1B1B1B1B1B1B1BFBDAFFFFB7979797B7B7B7979716",
      INIT_3D => X"9797B7B7B7979716FFFF1BFA1B1B1B1B1B1B1B1BFBDAFFFF5676979797979797",
      INIT_3E => X"1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1BFBDAFFFF7797",
      INIT_3F => X"9716BFFF1B1B1B1B1B1B1B1B1B1B1BFBDFFF969797B7979797979716BFFF1B1B",
      INIT_40 => X"979797369FFF3B1B1B1B1B1B1B1B1B1B1BFBDFFF769797979797979797979797",
      INIT_41 => X"1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBDFFF769797B7B7B7",
      INIT_42 => X"1B1B1B1B1B1B1B1B1B1B1B1BFBDAFFFFB797B8B79716FFFFFBFA1B1B1B1B1B1B",
      INIT_43 => X"1BFB1B1B1B1B1B1B1B1B1B1B1BFADFFF7A9B9B9B9B9B9B9B9B9B9B9B9B5ABFFF",
      INIT_44 => X"1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFABAFFFF979797B79736FFFF",
      INIT_45 => X"1B1B1B1B1B1B1B1B1BFABFFFB7979797B736BEFF1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_46 => X"1B1B1B1B1B1B1B1B1BFADFFF5A5B7A5A5A7A5A5B7A7A5A5A5A1ABFFF1B1B1B1B",
      INIT_47 => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFADFFF769797979756BFFF3B1B1B1B",
      INIT_48 => X"1B1B1B1B1B1BFABAFFFFB716FFFFFBFA1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B",
      INIT_49 => X"1B1B1BFAFFFFB4F43A3BF5F4F5F57A1BD5F4F5F47A1BB5B3FFFF1B1B1B1B1B1B",
      INIT_4A => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1BFADAFFFF9716FFFFFBFA1B1B1B1B1B1B1B1B",
      INIT_4B => X"1B1B1BFBBFFFD7369FFF3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B",
      INIT_4C => X"DFDFB5F55A3AB6B5B5D5793A96B5B5F59A1A95B4BEFF1B1B1B1B1B1B1B1B1B1B",
      INIT_4D => X"1B1B1B1B1B1B1B1B1B1B1BFBDFFFB756BFFF1B1B1B1B1B1B1B1B1B1B1B1B1BFA",
      INIT_4E => X"FABAFFFF1BFA1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B",
      INIT_4F => X"F5F45A3A3A3AF5F45A5A3A3BF5F5B5B4DFFF1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_50 => X"1B1B1B1B1B1B1B1BFADAFFFF1BFA1B1B1B1B1B1B1B1B1B1B1B1B1BFADFDFB5B5",
      INIT_51 => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_52 => X"3A3A96B53A3A3A3AB6B59595BFDF3B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBBFDF",
      INIT_53 => X"1B1B1B1B1BFBBFDF1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B1ABFBF95B595B53A3A",
      INIT_54 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_55 => X"6A6A6A081A3B1B1B1AD9FFFF1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBFA1B1B1B1B",
      INIT_56 => X"1B1BFAFB1B1B1B1B1B1B1B1B1B1B1B1B1BFAFFFF191A1A1B1B7C49696949F436",
      INIT_57 => X"1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_58 => X"5A7B7A7A7A1ADFFF1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_59 => X"1B1B1B1B1B1B1B1B1B1B1B1B1BFADFFF5A5A7A7A5ABCEC0C0CEB55960C0C0CCA",
      INIT_5A => X"1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_5B => X"7A1ADFFF1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_5C => X"1B1B1B1B1B1B1B1B1BFADFFF5A5A7A5A7B7BB6D6B6D67535B6B6D6B67A7B7A7A",
      INIT_5D => X"1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_5E => X"1B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_5F => X"1B1B1B1B3BFBBFFF5A5A7A7A5A7B757575955555557575757A5A7A7A7A3ABFDF",
      INIT_60 => X"3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_61 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B",
      INIT_62 => X"FFFF191A5A7A5A7B34147575759555357575759534F45A5A5A7A3AD9FFFFFB1B",
      INIT_63 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFA",
      INIT_64 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B",
      INIT_65 => X"5A5A7B9B55555575757575555555557575347A7A5A5A5A3ADFFF1B3B1B1B1B1B",
      INIT_66 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFABFFF5A5A",
      INIT_67 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B",
      INIT_68 => X"FFFF77577716FFFF975777F6FFFFFFFF7A5A5A5A3AD9FFFF1B1B1B1B1B1B1B1B",
      INIT_69 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFAFFFF1A1A5A5A5A1AFFFF",
      INIT_6A => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_6B => X"B736BFFFB79797369EDFBFFF7A5A5A5A5A3ADFFF1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_6C => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBBFFF7A5A5A5A7A3ADFDFBFFF9797",
      INIT_6D => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_6E => X"FFFFFFFF1BFAFBDAFFFFFFFFFFFFFAFB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_6F => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1BFBDAFFFFFFFFFFFFFAFAFADAFFFFFFFF1BDA",
      INIT_70 => X"1B1B1B1B1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_71 => X"1B1B1BFABFDFDFDFDFFF1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_72 => X"1B1B1B1B1B1B1B1B1B1B1BFADFDFDFDFDFFF1B1B1BFADFDFDFFF3BFBBFDFDFFF",
      INIT_73 => X"1B1B1B1B1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_74 => X"FBFAFBFAFAFB1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_75 => X"1B1B1B1B1B1B1B1BFBFAFAFAFAFB1B1B1B1BFBFAFAFA1B1BFBFAFAFB1B1B1B1B",
      INIT_76 => X"1B1B1B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_77 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_78 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_79 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_7A => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B",
      INIT_7B => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_7C => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_7D => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B3B1B1B1B1B",
      INIT_7E => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_7F => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_01 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_02 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_03 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_04 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_05 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_06 => X"FE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_07 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_08 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_09 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_0A => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_0B => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_0C => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_0D => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3B",
      INIT_0E => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_0F => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_10 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_11 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_12 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_13 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1B",
      INIT_14 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_15 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_16 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_17 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_18 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_19 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_1A => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_1B => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_1C => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_1D => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_1E => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_1F => X"FE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_20 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_21 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_22 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_23 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_24 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_25 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_26 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3B",
      INIT_27 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_28 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_29 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_2A => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_2B => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_2C => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1B",
      INIT_2D => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_2E => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_2F => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_30 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_31 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_32 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_33 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_34 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_35 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_36 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_37 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_38 => X"FE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_39 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_3A => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_3B => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_3C => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_3D => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_3E => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_3F => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3B",
      INIT_40 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_41 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_42 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_43 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_44 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_45 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1B",
      INIT_46 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_47 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_48 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_49 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_4A => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_4B => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_4C => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_4D => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_4E => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_4F => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_50 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_51 => X"FE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_52 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_53 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_54 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_55 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_56 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_57 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_58 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3B",
      INIT_59 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_5A => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_5B => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_5C => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_5D => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_5E => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1B",
      INIT_5F => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_60 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_61 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_62 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_63 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_64 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_65 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_66 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_67 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_68 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_69 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_6A => X"FE3BFE3BFE1BFE3BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_6B => X"FE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3B",
      INIT_6C => X"FE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3B",
      INIT_6D => X"FE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3B",
      INIT_6E => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE3BFE3BFE3BFE3BFE3BFE3BFE3BFE3B",
      INIT_6F => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_70 => X"FE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1BFE1B",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_01 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_02 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_03 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_04 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_05 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_06 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_07 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_08 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_09 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0B => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0E => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_10 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_11 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_12 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_13 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_14 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_15 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_16 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_17 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_18 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_19 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1B => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1E => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_20 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_21 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_22 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_23 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_24 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_25 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_26 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_27 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_28 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_29 => X"7F7F7F7F7B7F7F7F7F7F7B7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_2A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_2B => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_2C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_2D => X"7F7F7F7F7F7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E",
      INIT_2E => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_2F => X"7F7F7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_30 => X"7F7A7F7F7F7F7F7F7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7A7F7F7F7F",
      INIT_31 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_32 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_33 => X"77776B6B6B677F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F6B6B6B6777777773",
      INIT_34 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F7773",
      INIT_35 => X"7F7F7F7F7F7F7F7F7F7F7F7B7F7F7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_36 => X"6B6B7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7A7F7F6B6B6B6B777777777F7F7B7F",
      INIT_37 => X"7F7F7F7F7F7F7B7B7F7F7F7F7B7F7F7F7F7F7F7F7F7F7F7A7F7F777777776B6B",
      INIT_38 => X"7F7F7F7E7F7F7F7F7B7E7F7F7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_39 => X"7F7F7F7F7F7F7F7F7F7F7F7E7F7F6B6B6B6B6B6B6B6B777777777F7F7F7F7F7F",
      INIT_3A => X"7F7F7F7F7F7E7F7F7F7F7F7F7F7F7F7F7F7E7F7F777777776B6B6B6B6B6B6B67",
      INIT_3B => X"7B7F7F7F7F7B7F7F7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E",
      INIT_3C => X"7F7F7F7F7F7F7F7F7B7F6B6B6F6B6B6B6B6B777777777F7F7B7F7F7F7F7F7F7F",
      INIT_3D => X"7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F777777776B6B6B6B6B6F6B6B7F7B7F7F",
      INIT_3E => X"7B7F757D7D797F7F7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_3F => X"7F7F7F7F444448406F6F6B6B6B6B7777777777737F7F7F7F7F7E7F7F797D7D79",
      INIT_40 => X"7D797F7F7F7F7F7E7F7F7773777777776B6B6B6B6B734448443C7F7F7F7F7F7F",
      INIT_41 => X"7D797B7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F757D7D797F7F797D",
      INIT_42 => X"484C4C486F6B6B6B6B6B7777777777777F7F7F7F7F7F7B7B797D7D7D7B7B797D",
      INIT_43 => X"7F7F7F7E7F7F7777777777776B6B6B6B6B73484C4C447F7F7F7F7F7F7F7F7F7F",
      INIT_44 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F797D7D797B7F797D7D7D7B7B",
      INIT_45 => X"48406F6B6B6B6B6B777777777F7F7F7E7F7F797D7D7D7D7D7D7D7D7D7D7D7D79",
      INIT_46 => X"7F7F777777776B6B6B6B6B7344484C4873736B6B7777777777776B6B6F774C4C",
      INIT_47 => X"7F7F7F7F7F7F7F7F7F7F7F7E7F7F797D7D7D7D7D7D797D7D7D7D7D797F7F7F7E",
      INIT_48 => X"6F6B6B6B777777737F7F7F7E7F7F797D7D7D7D7D7D7D7D7D7D7D7D7D7F7F7F7F",
      INIT_49 => X"77776B6B6B6B6F73484C4C446F6B6B6B7777777777776B6B6B7348484C48736F",
      INIT_4A => X"7F7F7F7F7F7F7F7E7F7F797D7D7D7D7D7D7D7D7D7D7D7D7D7F7F7F7E7F7F7777",
      INIT_4B => X"6B6B6B6B7F7F7F7E7F7F797D7D7D7D7D7D7D7D7D7D7D7D7D7F7F7F7F7F7F7F7F",
      INIT_4C => X"6B7344484C4477736B6B6B6B6B6B77776B6B6B6B6B6B6F77484C48406F6F6B6B",
      INIT_4D => X"7F7F7F7E7F7F797D7D7D7D7D7D7D7D7D7D7D7D7D7F7F7F7E7F7F6B6B6B6B6B6B",
      INIT_4E => X"7F7F7F7E7F7F79797D7D7D7D7D7D7D7D7D7D79797F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_4F => X"4C446F6B6B6B6B6B6B6B77776B6B6B6B6B6B6B7348484C48736F6B6B6B6B6B6B",
      INIT_50 => X"7F7F79797D7D7D7D7D7D7D7D7D7D79797F7F7F7E7F7F6B6B6B6B6F6B6F73484C",
      INIT_51 => X"7E7E7F7F797D7D7D7D7D7D7D7D797F7F7A7E7F7F7F7F7F7F7F7F7F7F7F7F7F7E",
      INIT_52 => X"6B6B6B6B7777777777776B6B6B6B777B6F77484C48406F6B6B6B7F7F7E7E7F7F",
      INIT_53 => X"797D7D7D7D7D7D7D7D797F7F7B7E7F7F7E7A7F7F6B6B6B7344484C4477737777",
      INIT_54 => X"79797D7D7D7D7D7D79757F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7A7F7F",
      INIT_55 => X"7777777777776B6B6B6B77776B7344484C486F6B6B6B7F7F7F7F7F7F7F7E7F7F",
      INIT_56 => X"7D7D7D7D79797F7F7F7F7F7F7F7E7F7F6B6B6B73484C48446F6B77776B6B6B6B",
      INIT_57 => X"7D7D7D797F7F7A7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F79797D7D",
      INIT_58 => X"77776B6B777777777777737748446F6B7F7F7A7E7F7F7F7F7F7F7E7A7F7F797D",
      INIT_59 => X"7F7F7A7E7F7F7F7F7F7F7E7A7F7F6B734844736F77777777777B6B6B77777777",
      INIT_5A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7E7F7F797D7D7D7D7D",
      INIT_5B => X"7777777777776B7344446F6B7F7F7F7F7F7F7F7F7F7F7F7E7F7F79797D7D7979",
      INIT_5C => X"7F7F7F7F7F7F7F7E7F7F6B6F48446F6B7777777777776B6B7777777777776B6B",
      INIT_5D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F79797D7D79797F7F7F7F",
      INIT_5E => X"77776B6F6E697F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7A7F7F797D7F7F7A7E7F7F",
      INIT_5F => X"7F7F7F7E7F7F7F7F6E6D6F6B77776B6B77777777777777777777777777776B6B",
      INIT_60 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7E7F7F79797F7F7A7E7F7F7F7F7F7F",
      INIT_61 => X"69657F7F7F7F7B7E7F7F7F7F7F7F7F7F7F7E7F7F75757F7F7F7F7F7F7F7F7F7F",
      INIT_62 => X"7F7F7F7F69696F6B77776B6B77777777777777777777777777776B6B77776B6F",
      INIT_63 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F75757F7F7F7F7F7F7F7F7F7F7F7F7F7A",
      INIT_64 => X"65617F7F7F7F7F7F7F7F7F7F7F7F7E7E7F7F7A7E7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_65 => X"69657B7B6B6B777777776B6B7777777777776B6B7777777B6B6B777B69696565",
      INIT_66 => X"7F7F7F7F7F7F7F7F7F7F7E7A7F7F7A7E7F7F7F7F7F7F7F7F7F7E7F7F65656565",
      INIT_67 => X"7F7F7F7F7F7F7F7F7F7F7F7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_68 => X"6B6B777777776B6B7777777777776B6B777777776B6B777B696D6E6E6D657F7F",
      INIT_69 => X"7F7F7F7F7F7F7F7E7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F6A696E6E6D657777",
      INIT_6A => X"7F7F7F7F7F7F7F7F7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_6B => X"6B6B7F7F7777777777777F7F6B6777776B6B777B6976100C6E6D65617F7F7F7F",
      INIT_6C => X"7F7F7F7F7E7E7F7F7F7F7F7F7F7F7F7E7F7F65656976180C6E6977776B6B7777",
      INIT_6D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_6E => X"7777777777777F7F6F6B77776B6B777B69721410726E6D657F7F7B7F7F7F7B7F",
      INIT_6F => X"7F7F7F7F7F7F7B7F7F7F7F7A7F7F6A6D6E761C106D6977776B6B77776B6B7F7F",
      INIT_70 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_71 => X"6B677F7F7F7F6B6B7777777B69657F7F100C6E6D65617F7F7F7F7F7F7F7F7F7F",
      INIT_72 => X"7F7E7F7F7F7F7F7F6565697618047F7F69657777777B6B6B7F7F7F7F6B6B6B6B",
      INIT_73 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_74 => X"7F7F6F6B7777777B69697F7F14106E6969657F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_75 => X"7F7F7F7F6A6969721C0C7F7F6965777777776B6B7F7F7F7F6B6B6B6B6B6B7F7F",
      INIT_76 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7E7F7F",
      INIT_77 => X"6B6B777B69697F7E7F7F696969696971141010047B7F7F7F7F7F7F7F7F7F7F7F",
      INIT_78 => X"69696D697F7F7F7F696577776B677F7F251C7F7F7F7F7F7F7F7F7F7F291C7F7F",
      INIT_79 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F101010086569",
      INIT_7A => X"69697F7F7F7F696969696972201C20147B7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_7B => X"7B7F7F7F696577776B6B7F7F2D297F7F7F7F7F7F7F7F7F7F31257F7F6B6B777B",
      INIT_7C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F1C1C20186A6D6D6D6969",
      INIT_7D => X"696D140C6D7618141C1C1C107B7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_7E => X"696577776B6B7F7F2D257F7F7F7F7F7F7F7F7F7F31257F7F6B6B777B69696969",
      INIT_7F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F181C1C1C140C6976180C65696965",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[13]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6A72201C201C1C147B7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_01 => X"6B6B7F7F2D297F7F7F7F7F7F7F7F7F7F31257F7F6B6B777B6569696969721C18",
      INIT_02 => X"7F7F7F7F7F7F7F7F7F7F7F7E7F7F1C1C1C1C1C1869722014696D696969657777",
      INIT_03 => X"7F7F7F7F7F7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_04 => X"5A567F7F7F7F7F7F7F7F7F7F5A567F7F6B6B77777F7F7F7F65721C1C14141C14",
      INIT_05 => X"7F7F7F7F7F7F7F7F7E7A7F7F7F7F201C1814201469697F7F7F7F77776B6B7F7F",
      INIT_06 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_07 => X"7F7F7F7F7F7F7F7F5A527F7F6B6B77777F7F7F7F65721C1C202020147B7B7F7F",
      INIT_08 => X"7F7F7F7F7F7E7F7F7B7F201C202020146A657F7F7F7F77776B6B7F7F56567F7F",
      INIT_09 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0A => X"7F7F7F7F7E7E7E7E69657F7F77777E7E7F7F18201C1C1C1C10047B7F7F7F7F7F",
      INIT_0B => X"7F7E7F7F10101C1C1C1C20107F7F7F7E77777F7F65657E7E7E7E7F7F7F7F7F7F",
      INIT_0C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_0D => X"7E7E7E7E69657F7F77777F7F7B7F181C2020202020147B7F7F7F7F7F7F7F7F7F",
      INIT_0E => X"2020202020201C147B7B7F7F7B777F7F69697E7E7E7E7F7F7B7B7B7B7F7B7F7F",
      INIT_0F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F",
      INIT_10 => X"69657F7F7E7E7B7F0C141C107F7F7F7F7F7F7F7E7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_11 => X"7F7F201C140877777F7E7F7F6969696969696971202020202018656969696565",
      INIT_12 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7E7F7F7F7F",
      INIT_13 => X"7F7F777F181C20147F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_14 => X"201477777F7F7F7F69696969696969722C2C2C2C2C2469696969696969697F7F",
      INIT_15 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F7F7F7F7F2020",
      INIT_16 => X"1C147F7F7F7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_17 => X"7F7F656969697A76767F20187F7F7F7F7F7F281C7676767B696969617F7F0C14",
      INIT_18 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7E7E7E7E7E7F7F201C1408",
      INIT_19 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1A => X"69697672767F28207F7F7F7F7F7F2C2072767276696969657F7F181C20147F7F",
      INIT_1B => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F201C1C147F7F6969",
      INIT_1C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_1D => X"7F7F282824187F7F202028207B7F3F3B767A767F10141C107F7F7A7E7F7F7F7F",
      INIT_1E => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7A7F7F1C1C14087B7A7A7A3F37",
      INIT_1F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_20 => X"28247F7F2C2828207B7F433B7276767F1C1C1C107F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_21 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F1C1C1C147A767676433B7F7F2828",
      INIT_22 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_23 => X"7E7E7E7E7F7F433F3F4314141C107F7F7E7E7F7F7F7E7F7F7F7F7F7E7F7F7F7F",
      INIT_24 => X"7F7F7F7E7F7F7F7F7F7F7F7F7E7A7F7F1C1C140C433F433B7F7F7E7E7E7F2018",
      INIT_25 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F",
      INIT_26 => X"7F7F4343474B1C1C1C0C7F7F7B7F7F7F7B7E7F7F7F7F7B7A7F7F7F7F7F7F7F7F",
      INIT_27 => X"7F7F7F7F7B7F7F7F7F7E7F7F181C1C184B47433B7F7F7E7E7E7E28207E7E7E7E",
      INIT_28 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7A7F7F7F7F7F7A",
      INIT_29 => X"181820107F7F7A7E7F7F7F7E7F7F797979797F7F757D79797F7F7F7F7F7F7F7F",
      INIT_2A => X"7F7F7F7F7F7F7E7E7F7F181C1810473B7F7F797D7E7E7E7E7E7E7D7D7B7F4347",
      INIT_2B => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7A7F7F797D7D797F7F79797979",
      INIT_2C => X"7F7F7F7F7F7F7F7A7F7F7D7D7D7D7F7F7D7D7D7D7F7F7B7F7F7F7F7F7F7F7F7F",
      INIT_2D => X"7F7F7F7E7F7F141820184B3F7F7F797D7E7E7E7E7E7E7D7D7B7F474B1C20180C",
      INIT_2E => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7A7F7F797D7D7D7F7F797D7D7D7F7F7F7F",
      INIT_2F => X"7F7E7F7F797D7D7D7D7D7D7D7D7D7D7D7D797F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_30 => X"7E7A7F7F181C180C7E7E7D7D7D7D7E7E7D7D7D7D7E7E181820107F7F7A7E7F7F",
      INIT_31 => X"7F7F7F7F7F7F7F7F7F7E7F7F757D7D7D7D7D7D797D7D7D7D7D797B7F7F7F7F7F",
      INIT_32 => X"797D7D7D7D7D7D7D7D7D7D7D7D7D7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_33 => X"10181C147E7E7D7D7D7D7E7E7D7D7D7D7E7E201C18087F7F7B7F7F7F7F7E7F7F",
      INIT_34 => X"7F7F7F7F7F7E7F7F797D7D7D7D7D7D7D7D7D7D7D7D7D7B7F7F7F7F7F7F7E7F7F",
      INIT_35 => X"7D7D7D7D7D7D7D7D7D7D7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_36 => X"7E7E7D7D7D7D7D7D7D7D7D7D7E7F20107F7F7A7A7F7F7F7F7F7E7F7F797D7D7D",
      INIT_37 => X"7F7E7F7F797D7D7D7D7D7D7D7D7D7D7D7D7D7B7F7F7F7F7F7F7F7E7A7F7F1810",
      INIT_38 => X"7D7D7D7D79757F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_39 => X"7D7D7D7D7D7D7D7D7E7F18087F7F7F7F7F7F7F7F7F7E7F7F75797D7D7D7D7D7D",
      INIT_3A => X"75797D7D7D7D7D7D7D7D7D7D79757B7F7F7F7F7F7F7F7F7E7F7F100C7E7E7D7D",
      INIT_3B => X"7B7F7A7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F",
      INIT_3C => X"7D7D7D7D7D797F7F7B7E7F7F7F7F7F7F7F7F7E7A7F7F797D7D7D7D7D7D7D7D7D",
      INIT_3D => X"7D7D7D7D7D7D7D7D7F7F7B7E7F7F7F7F7F7F7F7F7E7A7F7F797D7D7D7D7D7D7D",
      INIT_3E => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7A7F7F797D",
      INIT_3F => X"7D797F7F7B7F7F7F7F7F7F7F7F7F7F7E7F7F75797D7D7D7D7D7D79757F7F7F7F",
      INIT_40 => X"7D7D79797B7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F797D7D7D7D797D7D79797D7D",
      INIT_41 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F75797D7D7D7D",
      INIT_42 => X"7B7F7F7F7F7F7F7F7F7F7F7F7E7A7F7F797D7D7D7D797B7F7A7E7F7F7F7F7F7F",
      INIT_43 => X"7F7E7F7F7F7F7F7F7F7F7F7F7F7E7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F",
      INIT_44 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7A7F7F797D7D7D7D7D7F7F",
      INIT_45 => X"7F7F7F7F7F7F7F7F7F7E7F7F79797D7D79797B7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_46 => X"7F7F7F7F7F7F7F7F7F7A7F7F7E7E7A7E7E7E7E7E7E7E7E7E7E7E7F7F7B7F7F7F",
      INIT_47 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F79797D7D79797F7F7F7F7F7F",
      INIT_48 => X"7F7F7F7F7F7F7E7E7F7F797D7F7F7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_49 => X"7F7F7F7E7F7F7F7F7E7E7F7F7F7F7E7E7F7F7F7F7E7E7F7F7F7F7B7F7F7F7F7F",
      INIT_4A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7A7F7F7D7D7F7F7E7E7F7F7F7F7F7F7F7F",
      INIT_4B => X"7F7F7F7E7F7F79797B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_4C => X"7F7F7F7F7A7E7F7F7F7F7A7E7F7F7F7F7A7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_4D => X"7F7F7F7F7F7F7F7F7F7F7F7E7F7F79797F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E",
      INIT_4E => X"7E7E7F7F7F7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_4F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_50 => X"7F7F7F7F7F7F7F7F7E7E7F7F7B7E7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F7F7F",
      INIT_51 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_52 => X"7F7B7F7F7B7F7F7B7F7F7F7F7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F",
      INIT_53 => X"7F7F7F7F7F7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7B7F7F7F7F7F7F7B7F",
      INIT_54 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_55 => X"2925251D7A7E7E7E7E7A7F7F7B7F7F7F7F7F7F7F7F7F7F7F7F7F7E7E7F7F7F7F",
      INIT_56 => X"7F7F7A7E7F7F7F7F7F7F7F7F7F7F7F7F7F7A7F7F7A7E7E7E7E7E252525215D66",
      INIT_57 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_58 => X"7A7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_59 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F7E7E7E7E7E7E3131312D626A31313129",
      INIT_5A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_5B => X"7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_5C => X"7F7F7F7F7F7F7F7F7F7E7F7F7A7E7E7E7E7E5A5A5A5A62665A5A5A567E7E7E7E",
      INIT_5D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_5E => X"7B7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_5F => X"7F7F7F7F7F7E7F7F7E7E7E7E7E7E5656565662665A5656527E7E7E7E7E7E7F7F",
      INIT_60 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_61 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_62 => X"7F7F7A7E7E7E7E7E5E6256565656626656565656625D7E7E7E7E7E7E7F7F7E7F",
      INIT_63 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E",
      INIT_64 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_65 => X"7E7E7E7E62625A5A5A5A62665A5A5A5662627E7E7E7E7E7E7F7F7B7F7F7F7F7F",
      INIT_66 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7A7F7F7A7E",
      INIT_67 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_68 => X"7F7F7D7D7D7D7F7F7D7D7D7D7F7F7F7F7A7E7E7E7E7A7F7F7F7F7F7F7F7F7F7F",
      INIT_69 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F7A7E7E7E7E7E7F7F",
      INIT_6A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_6B => X"7D797F7F797D7D797B7F7F7F7A7E7E7E7E7A7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_6C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7F7F7A7E7E7E7E7A7F7F7F7F757D",
      INIT_6D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_6E => X"7F7F7F7F7B7E7E7E7F7F7F7F7F7F7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_6F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7E7A7F7F7F7F7F7F7A7E7E7A7F7F7F7F7F7E",
      INIT_70 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_71 => X"7F7F7F7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_72 => X"7F7F7F7F7F7F7F7F7F7F7F7E7F7F7F7F7F7F7F7F7F7E7F7F7F7F7F7E7F7F7F7F",
      INIT_73 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_74 => X"7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_75 => X"7F7F7F7F7F7F7F7F7E7E7E7E7E7E7F7F7F7F7E7E7E7E7F7F7E7E7E7E7F7F7F7F",
      INIT_76 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_77 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_78 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_79 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_7A => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_7B => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_7C => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_7D => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_7E => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_7F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPADOP(0) => DOPADOP(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[13]\ => \addra[13]\,
      clka => clka,
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_ena : STD_LOGIC;
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_0_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ram_ena => ram_ena
    );
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[3].ram.r_n_6\,
      DOADO(15) => \ramloop[2].ram.r_n_0\,
      DOADO(14) => \ramloop[2].ram.r_n_1\,
      DOADO(13) => \ramloop[2].ram.r_n_2\,
      DOADO(12) => \ramloop[2].ram.r_n_3\,
      DOADO(11) => \ramloop[2].ram.r_n_4\,
      DOADO(10) => \ramloop[2].ram.r_n_5\,
      DOADO(9) => \ramloop[2].ram.r_n_6\,
      DOADO(8) => \ramloop[2].ram.r_n_7\,
      DOADO(7) => \ramloop[2].ram.r_n_8\,
      DOADO(6) => \ramloop[2].ram.r_n_9\,
      DOADO(5) => \ramloop[2].ram.r_n_10\,
      DOADO(4) => \ramloop[2].ram.r_n_11\,
      DOADO(3) => \ramloop[2].ram.r_n_12\,
      DOADO(2) => \ramloop[2].ram.r_n_13\,
      DOADO(1) => \ramloop[2].ram.r_n_14\,
      DOADO(0) => \ramloop[2].ram.r_n_15\,
      DOPADOP(0) => \ramloop[1].ram.r_n_8\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[1].ram.r_n_9\,
      DOPADOP(0) => \ramloop[1].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(15) => \ramloop[2].ram.r_n_0\,
      DOADO(14) => \ramloop[2].ram.r_n_1\,
      DOADO(13) => \ramloop[2].ram.r_n_2\,
      DOADO(12) => \ramloop[2].ram.r_n_3\,
      DOADO(11) => \ramloop[2].ram.r_n_4\,
      DOADO(10) => \ramloop[2].ram.r_n_5\,
      DOADO(9) => \ramloop[2].ram.r_n_6\,
      DOADO(8) => \ramloop[2].ram.r_n_7\,
      DOADO(7) => \ramloop[2].ram.r_n_8\,
      DOADO(6) => \ramloop[2].ram.r_n_9\,
      DOADO(5) => \ramloop[2].ram.r_n_10\,
      DOADO(4) => \ramloop[2].ram.r_n_11\,
      DOADO(3) => \ramloop[2].ram.r_n_12\,
      DOADO(2) => \ramloop[2].ram.r_n_13\,
      DOADO(1) => \ramloop[2].ram.r_n_14\,
      DOADO(0) => \ramloop[2].ram.r_n_15\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ram_ena => ram_ena
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[13]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      \douta[15]\(6) => \ramloop[3].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[3].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[3].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[3].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[3].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[3].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[3].ram.r_n_6\
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[1].ram.r_n_9\,
      clka => clka,
      \douta[15]\(6) => \ramloop[4].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[4].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[4].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[4].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[4].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[4].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[4].ram.r_n_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_3_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end blk_mem_gen_0_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     4.251921 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 10000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_3_3 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_3_3;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_3_3_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.251921 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_3_3
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
