/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2018.12.01 Build: release Linux 64-bit                      */
/*    C Header output                                                      */

#ifndef _FILTER_PRJ_FILTER_PPP_EXPANDED_H_
#define _FILTER_PRJ_FILTER_PPP_EXPANDED_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: elb_filter_csr                            */
/* Register: elb_filter_csr.base                                           */
#define ELB_FILTER_CSR_BASE_ADDRESS 0x0u
#define ELB_FILTER_CSR_BASE_BYTE_ADDRESS 0x0u
/* Memory: elb_filter_csr.filter_addr_lo                                   */
#define ELB_FILTER_CSR_FILTER_ADDR_LO_ADDRESS 0x40u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_BYTE_ADDRESS 0x100u
/* Register: elb_filter_csr.filter_addr_lo.data                            */
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_ADDRESS 0x40u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_BYTE_ADDRESS 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_ARRAY_ELEMENT_SIZE 0x1ull
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: elb_filter_csr.filter_addr_hi                                   */
#define ELB_FILTER_CSR_FILTER_ADDR_HI_ADDRESS 0x80u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_BYTE_ADDRESS 0x200u
/* Register: elb_filter_csr.filter_addr_hi.data                            */
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_ADDRESS 0x80u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_BYTE_ADDRESS 0x200u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_ARRAY_ELEMENT_SIZE 0x1ull
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: elb_filter_csr.filter_addr_host                                 */
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_ADDRESS 0xc0u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_BYTE_ADDRESS 0x300u
/* Register: elb_filter_csr.filter_addr_host.data                          */
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_ADDRESS 0xc0u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_BYTE_ADDRESS 0x300u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_ARRAY_ELEMENT_SIZE 0x4ull
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: elb_filter_csr.filter_addr_pic                                  */
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_ADDRESS 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_BYTE_ADDRESS 0x400u
/* Register: elb_filter_csr.filter_addr_pic.data                           */
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_ADDRESS 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_BYTE_ADDRESS 0x400u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_ARRAY_ELEMENT_SIZE 0x4ull
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: elb_filter_csr.filter_addr_lif                                  */
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_ADDRESS 0x140u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_BYTE_ADDRESS 0x500u
/* Register: elb_filter_csr.filter_addr_lif.data                           */
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_ADDRESS 0x140u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_BYTE_ADDRESS 0x500u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_ARRAY_ELEMENT_SIZE 0x1ull
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: elb_filter_csr.filter_src                                       */
#define ELB_FILTER_CSR_FILTER_SRC_ADDRESS 0x180u
#define ELB_FILTER_CSR_FILTER_SRC_BYTE_ADDRESS 0x600u
/* Register: elb_filter_csr.filter_src.data                                */
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ADDRESS 0x180u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_BYTE_ADDRESS 0x600u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ARRAY_ELEMENT_SIZE 0x1ull
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: elb_filter_csr.filter_axi_prot                                  */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_ADDRESS 0x1c0u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_BYTE_ADDRESS 0x700u
/* Register: elb_filter_csr.filter_axi_prot.data                           */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ADDRESS 0x1c0u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_BYTE_ADDRESS 0x700u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARRAY_ELEMENT_SIZE 0x1ull
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: elb_filter_csr.filter_axi_cache                                 */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_ADDRESS 0x200u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_BYTE_ADDRESS 0x800u
/* Register: elb_filter_csr.filter_axi_cache.data                          */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ADDRESS 0x200u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_BYTE_ADDRESS 0x800u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARRAY_ELEMENT_SIZE 0x1ull
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: elb_filter_csr.filter_acp                                       */
#define ELB_FILTER_CSR_FILTER_ACP_ADDRESS 0x240u
#define ELB_FILTER_CSR_FILTER_ACP_BYTE_ADDRESS 0x900u
/* Register: elb_filter_csr.filter_acp.data                                */
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ADDRESS 0x240u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_BYTE_ADDRESS 0x900u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ARRAY_ELEMENT_SIZE 0x2ull
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ARRAY_INDEX_MIN 0x0ull
/* Memory: elb_filter_csr.filter_addr_ctl                                  */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_ADDRESS 0x280u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_BYTE_ADDRESS 0xa00u
/* Register: elb_filter_csr.filter_addr_ctl.value                          */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ADDRESS 0x280u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_BYTE_ADDRESS 0xa00u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_ELEMENT_SIZE 0x2ull
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MIN 0x0ull
/* Register: elb_filter_csr.filter_freeze_ctl                              */
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_ADDRESS 0x2c0u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_BYTE_ADDRESS 0xb00u
/* Memory: elb_filter_csr.filter_hit_count                                 */
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_ADDRESS 0x300u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_BYTE_ADDRESS 0xc00u
/* Register: elb_filter_csr.filter_hit_count.value                         */
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_ADDRESS 0x300u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_BYTE_ADDRESS 0xc00u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_ELEMENT_SIZE 0x1ull
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_COUNT 0x40ull
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MAX 0x3full
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MIN 0x0ull
/* Register: elb_filter_csr.CNT_read_deny                                  */
#define ELB_FILTER_CSR_CNT_READ_DENY_ADDRESS 0x340u
#define ELB_FILTER_CSR_CNT_READ_DENY_BYTE_ADDRESS 0xd00u
/* Register: elb_filter_csr.CNT_write_deny                                 */
#define ELB_FILTER_CSR_CNT_WRITE_DENY_ADDRESS 0x341u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_BYTE_ADDRESS 0xd04u
/* Register: elb_filter_csr.CFG_clear_filter                               */
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_ADDRESS 0x342u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_BYTE_ADDRESS 0xd08u
/* Register: elb_filter_csr.STA_write_deny                                 */
#define ELB_FILTER_CSR_STA_WRITE_DENY_ADDRESS 0x343u
#define ELB_FILTER_CSR_STA_WRITE_DENY_BYTE_ADDRESS 0xd0cu
/* Register: elb_filter_csr.STA_read_deny                                  */
#define ELB_FILTER_CSR_STA_READ_DENY_ADDRESS 0x344u
#define ELB_FILTER_CSR_STA_READ_DENY_BYTE_ADDRESS 0xd10u
/* Register: elb_filter_csr.STA_reads                                      */
#define ELB_FILTER_CSR_STA_READS_ADDRESS 0x345u
#define ELB_FILTER_CSR_STA_READS_BYTE_ADDRESS 0xd14u
/* Register: elb_filter_csr.STA_writes                                     */
#define ELB_FILTER_CSR_STA_WRITES_ADDRESS 0x346u
#define ELB_FILTER_CSR_STA_WRITES_BYTE_ADDRESS 0xd18u
/* Wide Register: elb_filter_csr.STA_freeze                                */
#define ELB_FILTER_CSR_STA_FREEZE_ADDRESS 0x348u
#define ELB_FILTER_CSR_STA_FREEZE_BYTE_ADDRESS 0xd20u
/* Register: elb_filter_csr.STA_freeze.STA_freeze_0_3                      */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDRESS 0x348u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_BYTE_ADDRESS 0xd20u
/* Register: elb_filter_csr.STA_freeze.STA_freeze_1_3                      */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDRESS 0x349u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_BYTE_ADDRESS 0xd24u
/* Register: elb_filter_csr.STA_freeze.STA_freeze_2_3                      */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDRESS 0x34au
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_BYTE_ADDRESS 0xd28u
/* Wide Register: elb_filter_csr.STA_interrupt                             */
#define ELB_FILTER_CSR_STA_INTERRUPT_ADDRESS 0x34cu
#define ELB_FILTER_CSR_STA_INTERRUPT_BYTE_ADDRESS 0xd30u
/* Register: elb_filter_csr.STA_interrupt.STA_interrupt_0_3                */
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDRESS 0x34cu
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_ADDRESS 0xd30u
/* Register: elb_filter_csr.STA_interrupt.STA_interrupt_1_3                */
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDRESS 0x34du
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_ADDRESS 0xd34u
/* Register: elb_filter_csr.STA_interrupt.STA_interrupt_2_3                */
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDRESS 0x34eu
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_ADDRESS 0xd38u
/* Wide Register: elb_filter_csr.filter_trace                              */
#define ELB_FILTER_CSR_FILTER_TRACE_ADDRESS 0x350u
#define ELB_FILTER_CSR_FILTER_TRACE_BYTE_ADDRESS 0xd40u
/* Register: elb_filter_csr.filter_trace.filter_trace_0_3                  */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ADDRESS 0x350u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_ADDRESS 0xd40u
/* Register: elb_filter_csr.filter_trace.filter_trace_1_3                  */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_ADDRESS 0x351u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_ADDRESS 0xd44u
/* Register: elb_filter_csr.filter_trace.filter_trace_2_3                  */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_ADDRESS 0x352u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_ADDRESS 0xd48u
/* Register: elb_filter_csr.filter_timeout                                 */
#define ELB_FILTER_CSR_FILTER_TIMEOUT_ADDRESS 0x354u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_BYTE_ADDRESS 0xd50u
/* Register: elb_filter_csr.csr_intr                                       */
#define ELB_FILTER_CSR_CSR_INTR_ADDRESS 0x355u
#define ELB_FILTER_CSR_CSR_INTR_BYTE_ADDRESS 0xd54u
/* Group: elb_filter_csr.int_groups                                        */
#define ELB_FILTER_CSR_INT_GROUPS_ADDRESS 0x358u
#define ELB_FILTER_CSR_INT_GROUPS_BYTE_ADDRESS 0xd60u
/* Register: elb_filter_csr.int_groups.intreg                              */
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_ADDRESS 0x358u
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0xd60u
/* Register: elb_filter_csr.int_groups.int_enable_rw_reg                   */
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x359u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0xd64u
/* Register: elb_filter_csr.int_groups.int_rw_reg                          */
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x35au
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0xd68u
/* Group: elb_filter_csr.int_filter                                        */
#define ELB_FILTER_CSR_INT_FILTER_ADDRESS 0x35cu
#define ELB_FILTER_CSR_INT_FILTER_BYTE_ADDRESS 0xd70u
/* Register: elb_filter_csr.int_filter.intreg                              */
#define ELB_FILTER_CSR_INT_FILTER_INTREG_ADDRESS 0x35cu
#define ELB_FILTER_CSR_INT_FILTER_INTREG_BYTE_ADDRESS 0xd70u
/* Register: elb_filter_csr.int_filter.int_test_set                        */
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_ADDRESS 0x35du
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_BYTE_ADDRESS 0xd74u
/* Register: elb_filter_csr.int_filter.int_enable_set                      */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_ADDRESS 0x35eu
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_BYTE_ADDRESS 0xd78u
/* Register: elb_filter_csr.int_filter.int_enable_clear                    */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_ADDRESS 0x35fu
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xd7cu


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: elb_filter_csr                                         */
/* Addressmap template: elb_filter_csr                                     */
#define ELB_FILTER_CSR_SIZE 0x400u
#define ELB_FILTER_CSR_BYTE_SIZE 0x1000u
/* Register member: elb_filter_csr.base                                    */
/* Register type referenced: elb_filter_csr::base                          */
/* Register template referenced: elb_filter_csr::base                      */
#define ELB_FILTER_CSR_BASE_OFFSET 0x0u
#define ELB_FILTER_CSR_BASE_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_BASE_READ_ACCESS 1u
#define ELB_FILTER_CSR_BASE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_BASE_RESET_VALUE 0x00000001ul
#define ELB_FILTER_CSR_BASE_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_BASE_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_BASE_WRITE_MASK 0xfffffffful
/* Memory member: elb_filter_csr.filter_addr_lo                            */
/* Memory type referenced: elb_filter_csr::filter_addr_lo                  */
/* Memory template referenced: elb_filter_csr::filter_addr_lo              */
#define ELB_FILTER_CSR_FILTER_ADDR_LO_OFFSET 0x40u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_BYTE_OFFSET 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_READ_MASK 0x7ffffffful
#define ELB_FILTER_CSR_FILTER_ADDR_LO_WRITE_MASK 0x7ffffffful
/* Memory member: elb_filter_csr.filter_addr_hi                            */
/* Memory type referenced: elb_filter_csr::filter_addr_hi                  */
/* Memory template referenced: elb_filter_csr::filter_addr_hi              */
#define ELB_FILTER_CSR_FILTER_ADDR_HI_OFFSET 0x80u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_BYTE_OFFSET 0x200u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_READ_MASK 0x7ffffffful
#define ELB_FILTER_CSR_FILTER_ADDR_HI_WRITE_MASK 0x7ffffffful
/* Memory member: elb_filter_csr.filter_addr_host                          */
/* Memory type referenced: elb_filter_csr::filter_addr_host                */
/* Memory template referenced: elb_filter_csr::filter_addr_host            */
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_OFFSET 0xc0u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_BYTE_OFFSET 0x300u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_READ_MASK 0x3u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_WRITE_MASK 0x3u
/* Memory member: elb_filter_csr.filter_addr_pic                           */
/* Memory type referenced: elb_filter_csr::filter_addr_pic                 */
/* Memory template referenced: elb_filter_csr::filter_addr_pic             */
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_OFFSET 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_BYTE_OFFSET 0x400u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_READ_MASK 0x3u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_WRITE_MASK 0x3u
/* Memory member: elb_filter_csr.filter_addr_lif                           */
/* Memory type referenced: elb_filter_csr::filter_addr_lif                 */
/* Memory template referenced: elb_filter_csr::filter_addr_lif             */
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_OFFSET 0x140u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_BYTE_OFFSET 0x500u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_READ_MASK 0x3ffffful
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_WRITE_MASK 0x3ffffful
/* Memory member: elb_filter_csr.filter_src                                */
/* Memory type referenced: elb_filter_csr::filter_src                      */
/* Memory template referenced: elb_filter_csr::filter_src                  */
#define ELB_FILTER_CSR_FILTER_SRC_OFFSET 0x180u
#define ELB_FILTER_CSR_FILTER_SRC_BYTE_OFFSET 0x600u
#define ELB_FILTER_CSR_FILTER_SRC_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_SRC_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_SRC_READ_MASK 0x3fffful
#define ELB_FILTER_CSR_FILTER_SRC_WRITE_MASK 0x3fffful
/* Memory member: elb_filter_csr.filter_axi_prot                           */
/* Memory type referenced: elb_filter_csr::filter_axi_prot                 */
/* Memory template referenced: elb_filter_csr::filter_axi_prot             */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_OFFSET 0x1c0u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_BYTE_OFFSET 0x700u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_READ_MASK 0xffffful
#define ELB_FILTER_CSR_FILTER_AXI_PROT_WRITE_MASK 0xffffful
/* Memory member: elb_filter_csr.filter_axi_cache                          */
/* Memory type referenced: elb_filter_csr::filter_axi_cache                */
/* Memory template referenced: elb_filter_csr::filter_axi_cache            */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_OFFSET 0x200u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_BYTE_OFFSET 0x800u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_READ_MASK 0x3fffffful
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_WRITE_MASK 0x3fffffful
/* Memory member: elb_filter_csr.filter_acp                                */
/* Memory type referenced: elb_filter_csr::filter_acp                      */
/* Memory template referenced: elb_filter_csr::filter_acp                  */
#define ELB_FILTER_CSR_FILTER_ACP_OFFSET 0x240u
#define ELB_FILTER_CSR_FILTER_ACP_BYTE_OFFSET 0x900u
#define ELB_FILTER_CSR_FILTER_ACP_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ACP_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ACP_READ_MASK 0x3ffu
#define ELB_FILTER_CSR_FILTER_ACP_WRITE_MASK 0x3ffu
/* Memory member: elb_filter_csr.filter_addr_ctl                           */
/* Memory type referenced: elb_filter_csr::filter_addr_ctl                 */
/* Memory template referenced: elb_filter_csr::filter_addr_ctl             */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_OFFSET 0x280u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_BYTE_OFFSET 0xa00u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_READ_MASK 0x3fffu
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_WRITE_MASK 0x3fffu
/* Register member: elb_filter_csr.filter_freeze_ctl                       */
/* Register type referenced: elb_filter_csr::filter_freeze_ctl             */
/* Register template referenced: elb_filter_csr::filter_freeze_ctl         */
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_OFFSET 0x2c0u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_BYTE_OFFSET 0xb00u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_WRITE_MASK 0x00000001ul
/* Memory member: elb_filter_csr.filter_hit_count                          */
/* Memory type referenced: elb_filter_csr::filter_hit_count                */
/* Memory template referenced: elb_filter_csr::filter_hit_count            */
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_OFFSET 0x300u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_BYTE_OFFSET 0xc00u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_WRITE_MASK 0xfffffffful
/* Register member: elb_filter_csr.CNT_read_deny                           */
/* Register type referenced: elb_filter_csr::CNT_read_deny                 */
/* Register template referenced: elb_filter_csr::CNT_read_deny             */
#define ELB_FILTER_CSR_CNT_READ_DENY_OFFSET 0x340u
#define ELB_FILTER_CSR_CNT_READ_DENY_BYTE_OFFSET 0xd00u
#define ELB_FILTER_CSR_CNT_READ_DENY_READ_ACCESS 1u
#define ELB_FILTER_CSR_CNT_READ_DENY_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_CNT_READ_DENY_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_CNT_READ_DENY_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_CNT_READ_DENY_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_CNT_READ_DENY_WRITE_MASK 0x0000fffful
/* Register member: elb_filter_csr.CNT_write_deny                          */
/* Register type referenced: elb_filter_csr::CNT_write_deny                */
/* Register template referenced: elb_filter_csr::CNT_write_deny            */
#define ELB_FILTER_CSR_CNT_WRITE_DENY_OFFSET 0x341u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_BYTE_OFFSET 0xd04u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_READ_ACCESS 1u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_CNT_WRITE_DENY_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_CNT_WRITE_DENY_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_CNT_WRITE_DENY_WRITE_MASK 0x0000fffful
/* Register member: elb_filter_csr.CFG_clear_filter                        */
/* Register type referenced: elb_filter_csr::CFG_clear_filter              */
/* Register template referenced: elb_filter_csr::CFG_clear_filter          */
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_OFFSET 0x342u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_BYTE_OFFSET 0xd08u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_READ_ACCESS 1u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_WRITE_MASK 0x00000001ul
/* Register member: elb_filter_csr.STA_write_deny                          */
/* Register type referenced: elb_filter_csr::STA_write_deny                */
/* Register template referenced: elb_filter_csr::STA_write_deny            */
#define ELB_FILTER_CSR_STA_WRITE_DENY_OFFSET 0x343u
#define ELB_FILTER_CSR_STA_WRITE_DENY_BYTE_OFFSET 0xd0cu
#define ELB_FILTER_CSR_STA_WRITE_DENY_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_WRITE_DENY_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_WRITE_DENY_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_WRITE_DENY_WRITE_MASK 0x00000000ul
/* Register member: elb_filter_csr.STA_read_deny                           */
/* Register type referenced: elb_filter_csr::STA_read_deny                 */
/* Register template referenced: elb_filter_csr::STA_read_deny             */
#define ELB_FILTER_CSR_STA_READ_DENY_OFFSET 0x344u
#define ELB_FILTER_CSR_STA_READ_DENY_BYTE_OFFSET 0xd10u
#define ELB_FILTER_CSR_STA_READ_DENY_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_READ_DENY_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_READ_DENY_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_READ_DENY_WRITE_MASK 0x00000000ul
/* Register member: elb_filter_csr.STA_reads                               */
/* Register type referenced: elb_filter_csr::STA_reads                     */
/* Register template referenced: elb_filter_csr::STA_reads                 */
#define ELB_FILTER_CSR_STA_READS_OFFSET 0x345u
#define ELB_FILTER_CSR_STA_READS_BYTE_OFFSET 0xd14u
#define ELB_FILTER_CSR_STA_READS_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_READS_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_READS_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_STA_READS_RESET_MASK 0xffffff00ul
#define ELB_FILTER_CSR_STA_READS_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_READS_WRITE_MASK 0x00000000ul
/* Register member: elb_filter_csr.STA_writes                              */
/* Register type referenced: elb_filter_csr::STA_writes                    */
/* Register template referenced: elb_filter_csr::STA_writes                */
#define ELB_FILTER_CSR_STA_WRITES_OFFSET 0x346u
#define ELB_FILTER_CSR_STA_WRITES_BYTE_OFFSET 0xd18u
#define ELB_FILTER_CSR_STA_WRITES_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_WRITES_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_WRITES_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_STA_WRITES_RESET_MASK 0xffffff00ul
#define ELB_FILTER_CSR_STA_WRITES_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_WRITES_WRITE_MASK 0x00000000ul
/* Wide Register member: elb_filter_csr.STA_freeze                         */
/* Wide Register type referenced: elb_filter_csr::STA_freeze               */
/* Wide Register template referenced: elb_filter_csr::STA_freeze           */
#define ELB_FILTER_CSR_STA_FREEZE_OFFSET 0x348u
#define ELB_FILTER_CSR_STA_FREEZE_BYTE_OFFSET 0xd20u
#define ELB_FILTER_CSR_STA_FREEZE_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_FREEZE_WRITE_ACCESS 0u
/* Register member: elb_filter_csr::STA_freeze.STA_freeze_0_3              */
/* Register type referenced: elb_filter_csr::STA_freeze::STA_freeze_0_3    */
/* Register template referenced: elb_filter_csr::STA_freeze::STA_freeze_0_3 */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_OFFSET 0x348u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_BYTE_OFFSET 0xd20u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_MASK 0x00000000ul
/* Register member: elb_filter_csr::STA_freeze.STA_freeze_1_3              */
/* Register type referenced: elb_filter_csr::STA_freeze::STA_freeze_1_3    */
/* Register template referenced: elb_filter_csr::STA_freeze::STA_freeze_1_3 */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_OFFSET 0x349u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_BYTE_OFFSET 0xd24u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_MASK 0x00000000ul
/* Register member: elb_filter_csr::STA_freeze.STA_freeze_2_3              */
/* Register type referenced: elb_filter_csr::STA_freeze::STA_freeze_2_3    */
/* Register template referenced: elb_filter_csr::STA_freeze::STA_freeze_2_3 */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_OFFSET 0x34au
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_BYTE_OFFSET 0xd28u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_MASK 0xfffffff8ul
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_MASK 0x00000000ul
/* Wide Register member: elb_filter_csr.STA_interrupt                      */
/* Wide Register type referenced: elb_filter_csr::STA_interrupt            */
/* Wide Register template referenced: elb_filter_csr::STA_interrupt        */
#define ELB_FILTER_CSR_STA_INTERRUPT_OFFSET 0x34cu
#define ELB_FILTER_CSR_STA_INTERRUPT_BYTE_OFFSET 0xd30u
#define ELB_FILTER_CSR_STA_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_WRITE_ACCESS 0u
/* Register member: elb_filter_csr::STA_interrupt.STA_interrupt_0_3        */
/* Register type referenced: elb_filter_csr::STA_interrupt::STA_interrupt_0_3 */
/* Register template referenced: elb_filter_csr::STA_interrupt::STA_interrupt_0_3 */
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_OFFSET 0x34cu
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_OFFSET 0xd30u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_MASK 0x00000000ul
/* Register member: elb_filter_csr::STA_interrupt.STA_interrupt_1_3        */
/* Register type referenced: elb_filter_csr::STA_interrupt::STA_interrupt_1_3 */
/* Register template referenced: elb_filter_csr::STA_interrupt::STA_interrupt_1_3 */
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_OFFSET 0x34du
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_OFFSET 0xd34u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_MASK 0x00000000ul
/* Register member: elb_filter_csr::STA_interrupt.STA_interrupt_2_3        */
/* Register type referenced: elb_filter_csr::STA_interrupt::STA_interrupt_2_3 */
/* Register template referenced: elb_filter_csr::STA_interrupt::STA_interrupt_2_3 */
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_OFFSET 0x34eu
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_OFFSET 0xd38u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_MASK 0xfffffffcul
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_MASK 0x00000000ul
/* Wide Register member: elb_filter_csr.filter_trace                       */
/* Wide Register type referenced: elb_filter_csr::filter_trace             */
/* Wide Register template referenced: elb_filter_csr::filter_trace         */
#define ELB_FILTER_CSR_FILTER_TRACE_OFFSET 0x350u
#define ELB_FILTER_CSR_FILTER_TRACE_BYTE_OFFSET 0xd40u
#define ELB_FILTER_CSR_FILTER_TRACE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_WRITE_ACCESS 1u
/* Register member: elb_filter_csr::filter_trace.filter_trace_0_3          */
/* Register type referenced: elb_filter_csr::filter_trace::filter_trace_0_3 */
/* Register template referenced: elb_filter_csr::filter_trace::filter_trace_0_3 */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_OFFSET 0x350u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_OFFSET 0xd40u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_VALUE 0x000001e0ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_MASK 0xfffffffful
/* Register member: elb_filter_csr::filter_trace.filter_trace_1_3          */
/* Register type referenced: elb_filter_csr::filter_trace::filter_trace_1_3 */
/* Register template referenced: elb_filter_csr::filter_trace::filter_trace_1_3 */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_OFFSET 0x351u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_OFFSET 0xd44u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_MASK 0x00001ffful
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_MASK 0x00001ffful
/* Register member: elb_filter_csr::filter_trace.filter_trace_2_3          */
/* Register type referenced: elb_filter_csr::filter_trace::filter_trace_2_3 */
/* Register template referenced: elb_filter_csr::filter_trace::filter_trace_2_3 */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_OFFSET 0x352u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_OFFSET 0xd48u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_MASK 0xfffff000ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_MASK 0x00000000ul
/* Register member: elb_filter_csr.filter_timeout                          */
/* Register type referenced: elb_filter_csr::filter_timeout                */
/* Register template referenced: elb_filter_csr::filter_timeout            */
#define ELB_FILTER_CSR_FILTER_TIMEOUT_OFFSET 0x354u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_BYTE_OFFSET 0xd50u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_FILTER_TIMEOUT_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_TIMEOUT_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_TIMEOUT_WRITE_MASK 0x0000fffful
/* Register member: elb_filter_csr.csr_intr                                */
/* Register type referenced: elb_filter_csr::csr_intr                      */
/* Register template referenced: elb_filter_csr::csr_intr                  */
#define ELB_FILTER_CSR_CSR_INTR_OFFSET 0x355u
#define ELB_FILTER_CSR_CSR_INTR_BYTE_OFFSET 0xd54u
#define ELB_FILTER_CSR_CSR_INTR_READ_ACCESS 1u
#define ELB_FILTER_CSR_CSR_INTR_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_CSR_INTR_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_CSR_INTR_RESET_MASK 0xfffffffeul
#define ELB_FILTER_CSR_CSR_INTR_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_CSR_INTR_WRITE_MASK 0x00000002ul
/* Group member: elb_filter_csr.int_groups                                 */
/* Group type referenced: elb_filter_csr::int_groups                       */
/* Group template referenced: elb_filter_csr::intgrp_status                */
#define ELB_FILTER_CSR_INT_GROUPS_OFFSET 0x358u
#define ELB_FILTER_CSR_INT_GROUPS_BYTE_OFFSET 0xd60u
#define ELB_FILTER_CSR_INT_GROUPS_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_GROUPS_WRITE_ACCESS 1u
/* Group member: elb_filter_csr.int_filter                                 */
/* Group type referenced: elb_filter_csr::int_filter                       */
/* Group template referenced: elb_filter_csr::intgrp                       */
#define ELB_FILTER_CSR_INT_FILTER_OFFSET 0x35cu
#define ELB_FILTER_CSR_INT_FILTER_BYTE_OFFSET 0xd70u
#define ELB_FILTER_CSR_INT_FILTER_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_WRITE_ACCESS 1u

/* Register type: elb_filter_csr::base                                     */
/* Register template: elb_filter_csr::base                                 */
/* Field member: elb_filter_csr::base.scratch_reg                          */
#define ELB_FILTER_CSR_BASE_SCRATCH_REG_MSB 31u
#define ELB_FILTER_CSR_BASE_SCRATCH_REG_LSB 0u
#define ELB_FILTER_CSR_BASE_SCRATCH_REG_WIDTH 32u
#define ELB_FILTER_CSR_BASE_SCRATCH_REG_READ_ACCESS 1u
#define ELB_FILTER_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_BASE_SCRATCH_REG_RESET 0x00000001ul
#define ELB_FILTER_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xfffffffful
#define ELB_FILTER_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xfffffffful)

/* Memory type: elb_filter_csr::filter_addr_lo                             */
/* Memory template: elb_filter_csr::filter_addr_lo                         */
#define ELB_FILTER_CSR_FILTER_ADDR_LO_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_LO_MSB 30u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_WIDTH 31u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_MASK 0x7ffffffful
#define ELB_FILTER_CSR_FILTER_ADDR_LO_GET(x) ((x) & 0x7ffffffful)
#define ELB_FILTER_CSR_FILTER_ADDR_LO_SET(x) ((x) & 0x7ffffffful)
/* Register member: elb_filter_csr::filter_addr_lo.data                    */
/* Register type referenced: elb_filter_csr::filter_addr_lo::data          */
/* Register template referenced: elb_filter_csr::filter_addr_lo::data      */
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_RESET_MASK 0x80000000ul
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_WRITE_MASK 0x7ffffffful

/* Register type: elb_filter_csr::filter_addr_lo::data                     */
/* Register template: elb_filter_csr::filter_addr_lo::data                 */
/* Field member: elb_filter_csr::filter_addr_lo::data.value                */
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_VALUE_MSB 30u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_VALUE_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_VALUE_WIDTH 31u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_VALUE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_VALUE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_VALUE_FIELD_MASK 0x7ffffffful
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_VALUE_GET(x) ((x) & 0x7ffffffful)
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_VALUE_SET(x) ((x) & 0x7ffffffful)
#define ELB_FILTER_CSR_FILTER_ADDR_LO_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7ffffffful) | ((r) & 0x80000000ul))

/* Memory type: elb_filter_csr::filter_addr_hi                             */
/* Memory template: elb_filter_csr::filter_addr_hi                         */
#define ELB_FILTER_CSR_FILTER_ADDR_HI_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_HI_MSB 30u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_WIDTH 31u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_MASK 0x7ffffffful
#define ELB_FILTER_CSR_FILTER_ADDR_HI_GET(x) ((x) & 0x7ffffffful)
#define ELB_FILTER_CSR_FILTER_ADDR_HI_SET(x) ((x) & 0x7ffffffful)
/* Register member: elb_filter_csr::filter_addr_hi.data                    */
/* Register type referenced: elb_filter_csr::filter_addr_hi::data          */
/* Register template referenced: elb_filter_csr::filter_addr_hi::data      */
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_RESET_MASK 0x80000000ul
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_WRITE_MASK 0x7ffffffful

/* Register type: elb_filter_csr::filter_addr_hi::data                     */
/* Register template: elb_filter_csr::filter_addr_hi::data                 */
/* Field member: elb_filter_csr::filter_addr_hi::data.value                */
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_VALUE_MSB 30u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_VALUE_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_VALUE_WIDTH 31u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_VALUE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_VALUE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_VALUE_FIELD_MASK 0x7ffffffful
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_VALUE_GET(x) ((x) & 0x7ffffffful)
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_VALUE_SET(x) ((x) & 0x7ffffffful)
#define ELB_FILTER_CSR_FILTER_ADDR_HI_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7ffffffful) | ((r) & 0x80000000ul))

/* Memory type: elb_filter_csr::filter_addr_host                           */
/* Memory template: elb_filter_csr::filter_addr_host                       */
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_MSB 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_WIDTH 2u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_MASK 0x03u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_GET(x) ((x) & 0x03u)
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_SET(x) ((x) & 0x03u)
/* Register member: elb_filter_csr::filter_addr_host.data                  */
/* Register type referenced: elb_filter_csr::filter_addr_host::data        */
/* Register template referenced: elb_filter_csr::filter_addr_host::data    */
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_RESET_VALUE 0x00u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_RESET_MASK 0xfcu
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_READ_MASK 0xffu
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_WRITE_MASK 0x03u

/* Register type: elb_filter_csr::filter_addr_host::data                   */
/* Register template: elb_filter_csr::filter_addr_host::data               */
/* Field member: elb_filter_csr::filter_addr_host::data.match              */
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MATCH_MSB 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MATCH_LSB 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MATCH_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MATCH_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MATCH_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MATCH_FIELD_MASK 0x02u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MATCH_GET(x) \
   (((x) & 0x02u) >> 1)
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MATCH_SET(x) \
   (((x) << 1) & 0x02u)
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: elb_filter_csr::filter_addr_host::data.mask               */
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MASK_MSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MASK_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MASK_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MASK_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MASK_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MASK_FIELD_MASK 0x01u
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MASK_GET(x) ((x) & 0x01u)
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MASK_SET(x) ((x) & 0x01u)
#define ELB_FILTER_CSR_FILTER_ADDR_HOST_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Memory type: elb_filter_csr::filter_addr_pic                            */
/* Memory template: elb_filter_csr::filter_addr_pic                        */
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_MSB 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_WIDTH 2u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_MASK 0x03u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_GET(x) ((x) & 0x03u)
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_SET(x) ((x) & 0x03u)
/* Register member: elb_filter_csr::filter_addr_pic.data                   */
/* Register type referenced: elb_filter_csr::filter_addr_pic::data         */
/* Register template referenced: elb_filter_csr::filter_addr_pic::data     */
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_RESET_VALUE 0x00u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_RESET_MASK 0xfcu
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_READ_MASK 0xffu
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_WRITE_MASK 0x03u

/* Register type: elb_filter_csr::filter_addr_pic::data                    */
/* Register template: elb_filter_csr::filter_addr_pic::data                */
/* Field member: elb_filter_csr::filter_addr_pic::data.match               */
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MATCH_MSB 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MATCH_LSB 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MATCH_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MATCH_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MATCH_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MATCH_FIELD_MASK 0x02u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MATCH_GET(x) (((x) & 0x02u) >> 1)
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MATCH_SET(x) \
   (((x) << 1) & 0x02u)
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: elb_filter_csr::filter_addr_pic::data.mask                */
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MASK_MSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MASK_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MASK_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MASK_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MASK_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MASK_FIELD_MASK 0x01u
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MASK_GET(x) ((x) & 0x01u)
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MASK_SET(x) ((x) & 0x01u)
#define ELB_FILTER_CSR_FILTER_ADDR_PIC_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Memory type: elb_filter_csr::filter_addr_lif                            */
/* Memory template: elb_filter_csr::filter_addr_lif                        */
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_MSB 21u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_WIDTH 22u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_MASK 0x003ffffful
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_GET(x) ((x) & 0x003ffffful)
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_SET(x) ((x) & 0x003ffffful)
/* Register member: elb_filter_csr::filter_addr_lif.data                   */
/* Register type referenced: elb_filter_csr::filter_addr_lif::data         */
/* Register template referenced: elb_filter_csr::filter_addr_lif::data     */
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_RESET_MASK 0xffc00000ul
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_WRITE_MASK 0x003ffffful

/* Register type: elb_filter_csr::filter_addr_lif::data                    */
/* Register template: elb_filter_csr::filter_addr_lif::data                */
/* Field member: elb_filter_csr::filter_addr_lif::data.match               */
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MATCH_MSB 21u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MATCH_LSB 11u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MATCH_WIDTH 11u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MATCH_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MATCH_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MATCH_FIELD_MASK 0x003ff800ul
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MATCH_GET(x) \
   (((x) & 0x003ff800ul) >> 11)
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MATCH_SET(x) \
   (((x) << 11) & 0x003ff800ul)
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800ul) | ((r) & 0xffc007fful))
/* Field member: elb_filter_csr::filter_addr_lif::data.mask                */
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MASK_MSB 10u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MASK_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MASK_WIDTH 11u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MASK_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MASK_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MASK_FIELD_MASK 0x000007fful
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MASK_GET(x) ((x) & 0x000007fful)
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MASK_SET(x) ((x) & 0x000007fful)
#define ELB_FILTER_CSR_FILTER_ADDR_LIF_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Memory type: elb_filter_csr::filter_src                                 */
/* Memory template: elb_filter_csr::filter_src                             */
#define ELB_FILTER_CSR_FILTER_SRC_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_SRC_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_SRC_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_SRC_MSB 17u
#define ELB_FILTER_CSR_FILTER_SRC_LSB 0u
#define ELB_FILTER_CSR_FILTER_SRC_WIDTH 18u
#define ELB_FILTER_CSR_FILTER_SRC_MASK 0x0003fffful
#define ELB_FILTER_CSR_FILTER_SRC_GET(x) ((x) & 0x0003fffful)
#define ELB_FILTER_CSR_FILTER_SRC_SET(x) ((x) & 0x0003fffful)
/* Register member: elb_filter_csr::filter_src.data                        */
/* Register type referenced: elb_filter_csr::filter_src::data              */
/* Register template referenced: elb_filter_csr::filter_src::data          */
#define ELB_FILTER_CSR_FILTER_SRC_DATA_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_FILTER_SRC_DATA_RESET_MASK 0xfffc0000ul
#define ELB_FILTER_CSR_FILTER_SRC_DATA_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_SRC_DATA_WRITE_MASK 0x0003fffful

/* Register type: elb_filter_csr::filter_src::data                         */
/* Register template: elb_filter_csr::filter_src::data                     */
/* Field member: elb_filter_csr::filter_src::data.id_match                 */
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MATCH_MSB 17u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MATCH_LSB 9u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MATCH_WIDTH 9u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MATCH_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MATCH_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MATCH_FIELD_MASK 0x0003fe00ul
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MATCH_GET(x) \
   (((x) & 0x0003fe00ul) >> 9)
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MATCH_SET(x) \
   (((x) << 9) & 0x0003fe00ul)
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MATCH_MODIFY(r, x) \
   ((((x) << 9) & 0x0003fe00ul) | ((r) & 0xfffc01fful))
/* Field member: elb_filter_csr::filter_src::data.id_mask                  */
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MASK_MSB 8u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MASK_LSB 0u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MASK_WIDTH 9u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MASK_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MASK_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MASK_FIELD_MASK 0x000001fful
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MASK_GET(x) ((x) & 0x000001fful)
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MASK_SET(x) ((x) & 0x000001fful)
#define ELB_FILTER_CSR_FILTER_SRC_DATA_ID_MASK_MODIFY(r, x) \
   (((x) & 0x000001fful) | ((r) & 0xfffffe00ul))

/* Memory type: elb_filter_csr::filter_axi_prot                            */
/* Memory template: elb_filter_csr::filter_axi_prot                        */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_AXI_PROT_MSB 19u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_LSB 0u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_WIDTH 20u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_MASK 0x000ffffful
#define ELB_FILTER_CSR_FILTER_AXI_PROT_GET(x) ((x) & 0x000ffffful)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_SET(x) ((x) & 0x000ffffful)
/* Register member: elb_filter_csr::filter_axi_prot.data                   */
/* Register type referenced: elb_filter_csr::filter_axi_prot::data         */
/* Register template referenced: elb_filter_csr::filter_axi_prot::data     */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_RESET_MASK 0xfff00000ul
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_WRITE_MASK 0x000ffffful

/* Register type: elb_filter_csr::filter_axi_prot::data                    */
/* Register template: elb_filter_csr::filter_axi_prot::data                */
/* Field member: elb_filter_csr::filter_axi_prot::data.arprot_overwrite    */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MSB 19u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_LSB 16u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WIDTH 4u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_FIELD_MASK 0x000f0000ul
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_GET(x) \
   (((x) & 0x000f0000ul) >> 16)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_SET(x) \
   (((x) << 16) & 0x000f0000ul)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000ul) | ((r) & 0xfff0fffful))
/* Field member: elb_filter_csr::filter_axi_prot::data.awprot_overwrite    */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MSB 15u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_LSB 12u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WIDTH 4u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_FIELD_MASK 0x0000f000ul
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_GET(x) \
   (((x) & 0x0000f000ul) >> 12)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_SET(x) \
   (((x) << 12) & 0x0000f000ul)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000ul) | ((r) & 0xffff0ffful))
/* Field member: elb_filter_csr::filter_axi_prot::data.arprot_match        */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MSB 11u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_LSB 9u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WIDTH 3u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_FIELD_MASK 0x00000e00ul
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_GET(x) \
   (((x) & 0x00000e00ul) >> 9)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_SET(x) \
   (((x) << 9) & 0x00000e00ul)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00ul) | ((r) & 0xfffff1fful))
/* Field member: elb_filter_csr::filter_axi_prot::data.arprot_mask         */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MSB 8u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_LSB 6u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WIDTH 3u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_FIELD_MASK 0x000001c0ul
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_GET(x) \
   (((x) & 0x000001c0ul) >> 6)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_SET(x) \
   (((x) << 6) & 0x000001c0ul)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0ul) | ((r) & 0xfffffe3ful))
/* Field member: elb_filter_csr::filter_axi_prot::data.awprot_match        */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MSB 5u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_LSB 3u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WIDTH 3u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_FIELD_MASK 0x00000038ul
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_GET(x) \
   (((x) & 0x00000038ul) >> 3)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_SET(x) \
   (((x) << 3) & 0x00000038ul)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038ul) | ((r) & 0xffffffc7ul))
/* Field member: elb_filter_csr::filter_axi_prot::data.awprot_mask         */
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MSB 2u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_LSB 0u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WIDTH 3u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_FIELD_MASK 0x00000007ul
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_GET(x) \
   ((x) & 0x00000007ul)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_SET(x) \
   ((x) & 0x00000007ul)
#define ELB_FILTER_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Memory type: elb_filter_csr::filter_axi_cache                           */
/* Memory template: elb_filter_csr::filter_axi_cache                       */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_MSB 25u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_LSB 0u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_WIDTH 26u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_MASK 0x03fffffful
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_GET(x) ((x) & 0x03fffffful)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_SET(x) ((x) & 0x03fffffful)
/* Register member: elb_filter_csr::filter_axi_cache.data                  */
/* Register type referenced: elb_filter_csr::filter_axi_cache::data        */
/* Register template referenced: elb_filter_csr::filter_axi_cache::data    */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_RESET_MASK 0xfc000000ul
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_WRITE_MASK 0x03fffffful

/* Register type: elb_filter_csr::filter_axi_cache::data                   */
/* Register template: elb_filter_csr::filter_axi_cache::data               */
/* Field member: elb_filter_csr::filter_axi_cache::data.arcache_overwrite  */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MSB 25u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_LSB 21u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WIDTH 5u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_FIELD_MASK 0x03e00000ul
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_GET(x) \
   (((x) & 0x03e00000ul) >> 21)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_SET(x) \
   (((x) << 21) & 0x03e00000ul)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 21) & 0x03e00000ul) | ((r) & 0xfc1ffffful))
/* Field member: elb_filter_csr::filter_axi_cache::data.awcache_overwrite  */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MSB 20u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_LSB 16u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WIDTH 5u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_FIELD_MASK 0x001f0000ul
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_GET(x) \
   (((x) & 0x001f0000ul) >> 16)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_SET(x) \
   (((x) << 16) & 0x001f0000ul)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000ul) | ((r) & 0xffe0fffful))
/* Field member: elb_filter_csr::filter_axi_cache::data.arcache_match      */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MSB 15u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_LSB 12u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WIDTH 4u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_FIELD_MASK 0x0000f000ul
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_GET(x) \
   (((x) & 0x0000f000ul) >> 12)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_SET(x) \
   (((x) << 12) & 0x0000f000ul)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000ul) | ((r) & 0xffff0ffful))
/* Field member: elb_filter_csr::filter_axi_cache::data.arcache_mask       */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MSB 11u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_LSB 8u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WIDTH 4u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_FIELD_MASK 0x00000f00ul
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_GET(x) \
   (((x) & 0x00000f00ul) >> 8)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_SET(x) \
   (((x) << 8) & 0x00000f00ul)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00ul) | ((r) & 0xfffff0fful))
/* Field member: elb_filter_csr::filter_axi_cache::data.awcache_match      */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MSB 7u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_LSB 4u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WIDTH 4u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_FIELD_MASK 0x000000f0ul
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_GET(x) \
   (((x) & 0x000000f0ul) >> 4)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_SET(x) \
   (((x) << 4) & 0x000000f0ul)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0ul) | ((r) & 0xffffff0ful))
/* Field member: elb_filter_csr::filter_axi_cache::data.awcache_mask       */
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MSB 3u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_LSB 0u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WIDTH 4u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_FIELD_MASK 0x0000000ful
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_GET(x) \
   ((x) & 0x0000000ful)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_SET(x) \
   ((x) & 0x0000000ful)
#define ELB_FILTER_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Memory type: elb_filter_csr::filter_acp                                 */
/* Memory template: elb_filter_csr::filter_acp                             */
#define ELB_FILTER_CSR_FILTER_ACP_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_ACP_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_ACP_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_ACP_MSB 9u
#define ELB_FILTER_CSR_FILTER_ACP_LSB 0u
#define ELB_FILTER_CSR_FILTER_ACP_WIDTH 10u
#define ELB_FILTER_CSR_FILTER_ACP_MASK 0x03ffu
#define ELB_FILTER_CSR_FILTER_ACP_GET(x) ((x) & 0x03ffu)
#define ELB_FILTER_CSR_FILTER_ACP_SET(x) ((x) & 0x03ffu)
/* Register member: elb_filter_csr::filter_acp.data                        */
/* Register type referenced: elb_filter_csr::filter_acp::data              */
/* Register template referenced: elb_filter_csr::filter_acp::data          */
#define ELB_FILTER_CSR_FILTER_ACP_DATA_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_RESET_VALUE 0x0000u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_RESET_MASK 0xfc00u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_READ_MASK 0xffffu
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WRITE_MASK 0x03ffu

/* Register type: elb_filter_csr::filter_acp::data                         */
/* Register template: elb_filter_csr::filter_acp::data                     */
/* Field member: elb_filter_csr::filter_acp::data.roverwrite               */
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ROVERWRITE_MSB 9u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ROVERWRITE_LSB 5u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ROVERWRITE_WIDTH 5u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ROVERWRITE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ROVERWRITE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ROVERWRITE_FIELD_MASK 0x03e0u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ROVERWRITE_GET(x) \
   (((x) & 0x03e0u) >> 5)
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ROVERWRITE_SET(x) \
   (((x) << 5) & 0x03e0u)
#define ELB_FILTER_CSR_FILTER_ACP_DATA_ROVERWRITE_MODIFY(r, x) \
   ((((x) << 5) & 0x03e0u) | ((r) & 0xfc1fu))
/* Field member: elb_filter_csr::filter_acp::data.woverwrite               */
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WOVERWRITE_MSB 4u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WOVERWRITE_LSB 0u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WOVERWRITE_WIDTH 5u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WOVERWRITE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WOVERWRITE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WOVERWRITE_FIELD_MASK 0x001fu
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WOVERWRITE_GET(x) ((x) & 0x001fu)
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WOVERWRITE_SET(x) ((x) & 0x001fu)
#define ELB_FILTER_CSR_FILTER_ACP_DATA_WOVERWRITE_MODIFY(r, x) \
   (((x) & 0x001fu) | ((r) & 0xffe0u))

/* Memory type: elb_filter_csr::filter_addr_ctl                            */
/* Memory template: elb_filter_csr::filter_addr_ctl                        */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_MSB 13u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_WIDTH 14u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_MASK 0x3fffu
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_GET(x) ((x) & 0x3fffu)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_SET(x) ((x) & 0x3fffu)
/* Register member: elb_filter_csr::filter_addr_ctl.value                  */
/* Register type referenced: elb_filter_csr::filter_addr_ctl::value        */
/* Register template referenced: elb_filter_csr::filter_addr_ctl::value    */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_RESET_VALUE 0x0000u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_RESET_MASK 0xc000u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_MASK 0xffffu
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_MASK 0x3fffu

/* Register type: elb_filter_csr::filter_addr_ctl::value                   */
/* Register template: elb_filter_csr::filter_addr_ctl::value               */
/* Field member: elb_filter_csr::filter_addr_ctl::value.round64            */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MSB 13u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_LSB 13u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_FIELD_MASK 0x2000u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_GET(x) \
   (((x) & 0x2000u) >> 13)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_SET(x) \
   (((x) << 13) & 0x2000u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MODIFY(r, x) \
   ((((x) << 13) & 0x2000u) | ((r) & 0xdfffu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.local_ack          */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MSB 12u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_LSB 12u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_FIELD_MASK 0x1000u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_GET(x) \
   (((x) & 0x1000u) >> 12)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_SET(x) \
   (((x) << 12) & 0x1000u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MODIFY(r, x) \
   ((((x) << 12) & 0x1000u) | ((r) & 0xefffu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.inval_receive      */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MSB 11u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_LSB 11u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_FIELD_MASK 0x0800u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_GET(x) \
   (((x) & 0x0800u) >> 11)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_SET(x) \
   (((x) << 11) & 0x0800u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MODIFY(r, x) \
   ((((x) << 11) & 0x0800u) | ((r) & 0xf7ffu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.inval_send         */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MSB 10u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_LSB 10u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_FIELD_MASK 0x0400u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_GET(x) \
   (((x) & 0x0400u) >> 10)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_SET(x) \
   (((x) << 10) & 0x0400u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MODIFY(r, x) \
   ((((x) << 10) & 0x0400u) | ((r) & 0xfbffu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.use_cache          */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MSB 9u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_LSB 9u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_FIELD_MASK 0x0200u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_GET(x) \
   (((x) & 0x0200u) >> 9)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_SET(x) \
   (((x) << 9) & 0x0200u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MODIFY(r, x) \
   ((((x) << 9) & 0x0200u) | ((r) & 0xfdffu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.log_resp           */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MSB 8u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_LSB 8u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_FIELD_MASK 0x0100u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_GET(x) \
   (((x) & 0x0100u) >> 8)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_SET(x) \
   (((x) << 8) & 0x0100u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MODIFY(r, x) \
   ((((x) << 8) & 0x0100u) | ((r) & 0xfeffu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.log_req            */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MSB 7u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_LSB 7u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_FIELD_MASK 0x0080u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_GET(x) \
   (((x) & 0x0080u) >> 7)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_SET(x) \
   (((x) << 7) & 0x0080u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MODIFY(r, x) \
   ((((x) << 7) & 0x0080u) | ((r) & 0xff7fu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.write_interrupt    */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MSB 6u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_LSB 6u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_FIELD_MASK 0x0040u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x0040u) >> 6)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x0040u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x0040u) | ((r) & 0xffbfu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.read_interrupt     */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MSB 5u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_LSB 5u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_FIELD_MASK 0x0020u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_GET(x) \
   (((x) & 0x0020u) >> 5)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x0020u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x0020u) | ((r) & 0xffdfu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.write_freeze       */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MSB 4u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_LSB 4u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_FIELD_MASK 0x0010u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_GET(x) \
   (((x) & 0x0010u) >> 4)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_SET(x) \
   (((x) << 4) & 0x0010u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MODIFY(r, x) \
   ((((x) << 4) & 0x0010u) | ((r) & 0xffefu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.read_freeze        */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MSB 3u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_LSB 3u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_FIELD_MASK 0x0008u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_GET(x) \
   (((x) & 0x0008u) >> 3)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_SET(x) \
   (((x) << 3) & 0x0008u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MODIFY(r, x) \
   ((((x) << 3) & 0x0008u) | ((r) & 0xfff7u))
/* Field member: elb_filter_csr::filter_addr_ctl::value.write_access       */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MSB 2u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_LSB 2u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_FIELD_MASK 0x0004u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_GET(x) \
   (((x) & 0x0004u) >> 2)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_SET(x) \
   (((x) << 2) & 0x0004u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MODIFY(r, x) \
   ((((x) << 2) & 0x0004u) | ((r) & 0xfffbu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.read_access        */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MSB 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_LSB 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_FIELD_MASK 0x0002u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_GET(x) \
   (((x) & 0x0002u) >> 1)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_SET(x) \
   (((x) << 1) & 0x0002u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: elb_filter_csr::filter_addr_ctl::value.valid              */
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_VALID_MSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_VALID_LSB 0u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_VALID_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_VALID_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_VALID_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_VALID_FIELD_MASK 0x0001u
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_VALID_GET(x) ((x) & 0x0001u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_VALID_SET(x) ((x) & 0x0001u)
#define ELB_FILTER_CSR_FILTER_ADDR_CTL_VALUE_VALID_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: elb_filter_csr::filter_freeze_ctl                        */
/* Register template: elb_filter_csr::filter_freeze_ctl                    */
/* Field member: elb_filter_csr::filter_freeze_ctl.go                      */
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_GO_MSB 0u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_GO_LSB 0u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_GO_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_GO_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_GO_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_GO_RESET 0x0u
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_GO_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_GO_GET(x) ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_GO_SET(x) ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_FILTER_FREEZE_CTL_GO_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Memory type: elb_filter_csr::filter_hit_count                           */
/* Memory template: elb_filter_csr::filter_hit_count                       */
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_SIZE 0x40u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_BYTE_SIZE 0x100u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_ENTRIES 0x40ull
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_MSB 31u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_LSB 0u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_WIDTH 32u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_GET(x) ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_SET(x) ((x) & 0xfffffffful)
/* Register member: elb_filter_csr::filter_hit_count.value                 */
/* Register type referenced: elb_filter_csr::filter_hit_count::value       */
/* Register template referenced: elb_filter_csr::filter_hit_count::value   */
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WRITE_MASK 0xfffffffful

/* Register type: elb_filter_csr::filter_hit_count::value                  */
/* Register template: elb_filter_csr::filter_hit_count::value              */
/* Field member: elb_filter_csr::filter_hit_count::value.wr_value          */
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MSB 31u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_LSB 16u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WIDTH 16u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_FIELD_MASK 0xffff0000ul
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_GET(x) \
   (((x) & 0xffff0000ul) >> 16)
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: elb_filter_csr::filter_hit_count::value.rd_value          */
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MSB 15u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_LSB 0u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WIDTH 16u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_FIELD_MASK 0x0000fffful
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_GET(x) \
   ((x) & 0x0000fffful)
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_SET(x) \
   ((x) & 0x0000fffful)
#define ELB_FILTER_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: elb_filter_csr::CNT_read_deny                            */
/* Register template: elb_filter_csr::CNT_read_deny                        */
/* Field member: elb_filter_csr::CNT_read_deny.counter                     */
#define ELB_FILTER_CSR_CNT_READ_DENY_COUNTER_MSB 15u
#define ELB_FILTER_CSR_CNT_READ_DENY_COUNTER_LSB 0u
#define ELB_FILTER_CSR_CNT_READ_DENY_COUNTER_WIDTH 16u
#define ELB_FILTER_CSR_CNT_READ_DENY_COUNTER_READ_ACCESS 1u
#define ELB_FILTER_CSR_CNT_READ_DENY_COUNTER_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_CNT_READ_DENY_COUNTER_RESET 0x0000u
#define ELB_FILTER_CSR_CNT_READ_DENY_COUNTER_FIELD_MASK 0x0000fffful
#define ELB_FILTER_CSR_CNT_READ_DENY_COUNTER_GET(x) ((x) & 0x0000fffful)
#define ELB_FILTER_CSR_CNT_READ_DENY_COUNTER_SET(x) ((x) & 0x0000fffful)
#define ELB_FILTER_CSR_CNT_READ_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: elb_filter_csr::CNT_write_deny                           */
/* Register template: elb_filter_csr::CNT_write_deny                       */
/* Field member: elb_filter_csr::CNT_write_deny.counter                    */
#define ELB_FILTER_CSR_CNT_WRITE_DENY_COUNTER_MSB 15u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_COUNTER_LSB 0u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_COUNTER_WIDTH 16u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_COUNTER_READ_ACCESS 1u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_COUNTER_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_COUNTER_RESET 0x0000u
#define ELB_FILTER_CSR_CNT_WRITE_DENY_COUNTER_FIELD_MASK 0x0000fffful
#define ELB_FILTER_CSR_CNT_WRITE_DENY_COUNTER_GET(x) ((x) & 0x0000fffful)
#define ELB_FILTER_CSR_CNT_WRITE_DENY_COUNTER_SET(x) ((x) & 0x0000fffful)
#define ELB_FILTER_CSR_CNT_WRITE_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: elb_filter_csr::CFG_clear_filter                         */
/* Register template: elb_filter_csr::CFG_clear_filter                     */
/* Field member: elb_filter_csr::CFG_clear_filter.pulse                    */
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_PULSE_MSB 0u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_PULSE_LSB 0u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_PULSE_WIDTH 1u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_PULSE_READ_ACCESS 1u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_PULSE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_PULSE_RESET 0x0u
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_PULSE_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_PULSE_GET(x) ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_PULSE_SET(x) ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_CFG_CLEAR_FILTER_PULSE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: elb_filter_csr::STA_write_deny                           */
/* Register template: elb_filter_csr::STA_write_deny                       */
/* Field member: elb_filter_csr::STA_write_deny.address                    */
#define ELB_FILTER_CSR_STA_WRITE_DENY_ADDRESS_MSB 31u
#define ELB_FILTER_CSR_STA_WRITE_DENY_ADDRESS_LSB 0u
#define ELB_FILTER_CSR_STA_WRITE_DENY_ADDRESS_WIDTH 32u
#define ELB_FILTER_CSR_STA_WRITE_DENY_ADDRESS_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_WRITE_DENY_ADDRESS_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_WRITE_DENY_ADDRESS_FIELD_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_WRITE_DENY_ADDRESS_GET(x) ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_STA_WRITE_DENY_ADDRESS_SET(x) ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_STA_WRITE_DENY_ADDRESS_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: elb_filter_csr::STA_read_deny                            */
/* Register template: elb_filter_csr::STA_read_deny                        */
/* Field member: elb_filter_csr::STA_read_deny.address                     */
#define ELB_FILTER_CSR_STA_READ_DENY_ADDRESS_MSB 31u
#define ELB_FILTER_CSR_STA_READ_DENY_ADDRESS_LSB 0u
#define ELB_FILTER_CSR_STA_READ_DENY_ADDRESS_WIDTH 32u
#define ELB_FILTER_CSR_STA_READ_DENY_ADDRESS_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_READ_DENY_ADDRESS_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_READ_DENY_ADDRESS_FIELD_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_READ_DENY_ADDRESS_GET(x) ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_STA_READ_DENY_ADDRESS_SET(x) ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_STA_READ_DENY_ADDRESS_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: elb_filter_csr::STA_reads                                */
/* Register template: elb_filter_csr::STA_reads                            */
/* Field member: elb_filter_csr::STA_reads.pending                         */
#define ELB_FILTER_CSR_STA_READS_PENDING_MSB 7u
#define ELB_FILTER_CSR_STA_READS_PENDING_LSB 0u
#define ELB_FILTER_CSR_STA_READS_PENDING_WIDTH 8u
#define ELB_FILTER_CSR_STA_READS_PENDING_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_READS_PENDING_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_READS_PENDING_FIELD_MASK 0x000000fful
#define ELB_FILTER_CSR_STA_READS_PENDING_GET(x) ((x) & 0x000000fful)
#define ELB_FILTER_CSR_STA_READS_PENDING_SET(x) ((x) & 0x000000fful)
#define ELB_FILTER_CSR_STA_READS_PENDING_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: elb_filter_csr::STA_writes                               */
/* Register template: elb_filter_csr::STA_writes                           */
/* Field member: elb_filter_csr::STA_writes.pending                        */
#define ELB_FILTER_CSR_STA_WRITES_PENDING_MSB 7u
#define ELB_FILTER_CSR_STA_WRITES_PENDING_LSB 0u
#define ELB_FILTER_CSR_STA_WRITES_PENDING_WIDTH 8u
#define ELB_FILTER_CSR_STA_WRITES_PENDING_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_WRITES_PENDING_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_WRITES_PENDING_FIELD_MASK 0x000000fful
#define ELB_FILTER_CSR_STA_WRITES_PENDING_GET(x) ((x) & 0x000000fful)
#define ELB_FILTER_CSR_STA_WRITES_PENDING_SET(x) ((x) & 0x000000fful)
#define ELB_FILTER_CSR_STA_WRITES_PENDING_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Wide Register type: elb_filter_csr::STA_freeze                          */
/* Wide Register template: elb_filter_csr::STA_freeze                      */
#define ELB_FILTER_CSR_STA_FREEZE_SIZE 0x4u
#define ELB_FILTER_CSR_STA_FREEZE_BYTE_SIZE 0x10u

/* Register type: elb_filter_csr::STA_freeze::STA_freeze_0_3               */
/* Register template: elb_filter_csr::STA_freeze::STA_freeze_0_3           */
/* Field member: elb_filter_csr::STA_freeze::STA_freeze_0_3.addr_29_0      */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MSB 31u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_LSB 2u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WIDTH 30u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_FIELD_MASK 0xfffffffcul
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_GET(x) \
   (((x) & 0xfffffffcul) >> 2)
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_SET(x) \
   (((x) << 2) & 0xfffffffcul)
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffcul) | ((r) & 0x00000003ul))
/* Field member: elb_filter_csr::STA_freeze::STA_freeze_0_3.wfreeze        */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MSB 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_LSB 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WIDTH 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_FIELD_MASK 0x00000002ul
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: elb_filter_csr::STA_freeze::STA_freeze_0_3.rfreeze        */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MSB 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_LSB 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WIDTH 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_GET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_SET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: elb_filter_csr::STA_freeze::STA_freeze_1_3               */
/* Register template: elb_filter_csr::STA_freeze::STA_freeze_1_3           */
/* Field member: elb_filter_csr::STA_freeze::STA_freeze_1_3.addr_61_30     */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MSB 31u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_LSB 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WIDTH 32u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_FIELD_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_GET(x) \
   ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_SET(x) \
   ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: elb_filter_csr::STA_freeze::STA_freeze_2_3               */
/* Register template: elb_filter_csr::STA_freeze::STA_freeze_2_3           */
/* Field member: elb_filter_csr::STA_freeze::STA_freeze_2_3.addr_64_62     */
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MSB 2u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_LSB 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WIDTH 3u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_FIELD_MASK 0x00000007ul
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_GET(x) \
   ((x) & 0x00000007ul)
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_SET(x) \
   ((x) & 0x00000007ul)
#define ELB_FILTER_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Wide Register type: elb_filter_csr::STA_interrupt                       */
/* Wide Register template: elb_filter_csr::STA_interrupt                   */
#define ELB_FILTER_CSR_STA_INTERRUPT_SIZE 0x4u
#define ELB_FILTER_CSR_STA_INTERRUPT_BYTE_SIZE 0x10u

/* Register type: elb_filter_csr::STA_interrupt::STA_interrupt_0_3         */
/* Register template: elb_filter_csr::STA_interrupt::STA_interrupt_0_3     */
/* Field member: elb_filter_csr::STA_interrupt::STA_interrupt_0_3.addr_30_0 */
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MSB 31u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_LSB 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WIDTH 31u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_FIELD_MASK 0xfffffffeul
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: elb_filter_csr::STA_interrupt::STA_interrupt_0_3.rwinterrupt */
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MSB 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_LSB 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: elb_filter_csr::STA_interrupt::STA_interrupt_1_3         */
/* Register template: elb_filter_csr::STA_interrupt::STA_interrupt_1_3     */
/* Field member: elb_filter_csr::STA_interrupt::STA_interrupt_1_3.addr_62_31 */
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MSB 31u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_LSB 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WIDTH 32u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_FIELD_MASK 0xfffffffful
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_GET(x) \
   ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_SET(x) \
   ((x) & 0xfffffffful)
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: elb_filter_csr::STA_interrupt::STA_interrupt_2_3         */
/* Register template: elb_filter_csr::STA_interrupt::STA_interrupt_2_3     */
/* Field member: elb_filter_csr::STA_interrupt::STA_interrupt_2_3.addr_64_63 */
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MSB 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_LSB 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WIDTH 2u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_READ_ACCESS 1u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_FIELD_MASK 0x00000003ul
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_GET(x) \
   ((x) & 0x00000003ul)
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_SET(x) \
   ((x) & 0x00000003ul)
#define ELB_FILTER_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Wide Register type: elb_filter_csr::filter_trace                        */
/* Wide Register template: elb_filter_csr::filter_trace                    */
#define ELB_FILTER_CSR_FILTER_TRACE_SIZE 0x4u
#define ELB_FILTER_CSR_FILTER_TRACE_BYTE_SIZE 0x10u

/* Register type: elb_filter_csr::filter_trace::filter_trace_0_3           */
/* Register template: elb_filter_csr::filter_trace::filter_trace_0_3       */
/* Field member: elb_filter_csr::filter_trace::filter_trace_0_3.base_addr_22_0 */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MSB 31u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_LSB 9u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WIDTH 23u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_RESET 0x000000ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_FIELD_MASK 0xfffffe00ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_GET(x) \
   (((x) & 0xfffffe00ul) >> 9)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_SET(x) \
   (((x) << 9) & 0xfffffe00ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00ul) | ((r) & 0x000001fful))
/* Field member: elb_filter_csr::filter_trace::filter_trace_0_3.awcache    */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MSB 8u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_LSB 5u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WIDTH 4u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_RESET 0xfu
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_FIELD_MASK 0x000001e0ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_GET(x) \
   (((x) & 0x000001e0ul) >> 5)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_SET(x) \
   (((x) << 5) & 0x000001e0ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0ul) | ((r) & 0xfffffe1ful))
/* Field member: elb_filter_csr::filter_trace::filter_trace_0_3.rst        */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MSB 4u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_LSB 4u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_RESET 0x0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_FIELD_MASK 0x00000010ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: elb_filter_csr::filter_trace::filter_trace_0_3.wrap       */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MSB 3u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_LSB 3u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_RESET 0x0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_FIELD_MASK 0x00000008ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: elb_filter_csr::filter_trace::filter_trace_0_3.resp_err   */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MSB 2u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_LSB 2u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_RESET 0x0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_FIELD_MASK 0x00000004ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: elb_filter_csr::filter_trace::filter_trace_0_3.always_on  */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MSB 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_LSB 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_RESET 0x0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_FIELD_MASK 0x00000002ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: elb_filter_csr::filter_trace::filter_trace_0_3.enable     */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MSB 0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_LSB 0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_RESET 0x0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: elb_filter_csr::filter_trace::filter_trace_1_3           */
/* Register template: elb_filter_csr::filter_trace::filter_trace_1_3       */
/* Field member: elb_filter_csr::filter_trace::filter_trace_1_3.index_18_0 */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MSB 31u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_LSB 13u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WIDTH 19u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_FIELD_MASK 0xffffe000ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_GET(x) \
   (((x) & 0xffffe000ul) >> 13)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_SET(x) \
   (((x) << 13) & 0xffffe000ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MODIFY(r, x) \
   ((((x) << 13) & 0xffffe000ul) | ((r) & 0x00001ffful))
/* Field member: elb_filter_csr::filter_trace::filter_trace_1_3.buf_size   */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MSB 12u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_LSB 8u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WIDTH 5u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_RESET 0x00u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_FIELD_MASK 0x00001f00ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_GET(x) \
   (((x) & 0x00001f00ul) >> 8)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_SET(x) \
   (((x) << 8) & 0x00001f00ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00ul) | ((r) & 0xffffe0fful))
/* Field member: elb_filter_csr::filter_trace::filter_trace_1_3.base_addr_30_23 */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MSB 7u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_LSB 0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WIDTH 8u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_RESET 0x00u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_FIELD_MASK 0x000000fful
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_GET(x) \
   ((x) & 0x000000fful)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_SET(x) \
   ((x) & 0x000000fful)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: elb_filter_csr::filter_trace::filter_trace_2_3           */
/* Register template: elb_filter_csr::filter_trace::filter_trace_2_3       */
/* Field member: elb_filter_csr::filter_trace::filter_trace_2_3.generation */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MSB 11u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_LSB 11u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WIDTH 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_FIELD_MASK 0x00000800ul
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: elb_filter_csr::filter_trace::filter_trace_2_3.index_29_19 */
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MSB 10u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_LSB 0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WIDTH 11u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_FIELD_MASK 0x000007fful
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_GET(x) \
   ((x) & 0x000007fful)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_SET(x) \
   ((x) & 0x000007fful)
#define ELB_FILTER_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MODIFY(r, x) \
   (((x) & 0x000007fful) | ((r) & 0xfffff800ul))

/* Register type: elb_filter_csr::filter_timeout                           */
/* Register template: elb_filter_csr::filter_timeout                       */
/* Field member: elb_filter_csr::filter_timeout.cycles                     */
#define ELB_FILTER_CSR_FILTER_TIMEOUT_CYCLES_MSB 15u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_CYCLES_LSB 0u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_CYCLES_WIDTH 16u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_CYCLES_READ_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_CYCLES_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_CYCLES_RESET 0x0000u
#define ELB_FILTER_CSR_FILTER_TIMEOUT_CYCLES_FIELD_MASK 0x0000fffful
#define ELB_FILTER_CSR_FILTER_TIMEOUT_CYCLES_GET(x) ((x) & 0x0000fffful)
#define ELB_FILTER_CSR_FILTER_TIMEOUT_CYCLES_SET(x) ((x) & 0x0000fffful)
#define ELB_FILTER_CSR_FILTER_TIMEOUT_CYCLES_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: elb_filter_csr::csr_intr                                 */
/* Register template: elb_filter_csr::csr_intr                             */
/* Field member: elb_filter_csr::csr_intr.dowstream_enable                 */
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002ul
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: elb_filter_csr::csr_intr.dowstream                        */
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_MSB 0u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_LSB 0u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_WIDTH 1u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: elb_filter_csr::int_groups                                  */
/* Group template: elb_filter_csr::intgrp_status                           */
#define ELB_FILTER_CSR_INT_GROUPS_SIZE 0x4u
#define ELB_FILTER_CSR_INT_GROUPS_BYTE_SIZE 0x10u
/* Register member: elb_filter_csr::intgrp_status.intreg                   */
/* Register type referenced: elb_filter_csr::int_groups::intreg            */
/* Register template referenced: elb_filter_csr::intreg_status             */
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_OFFSET 0x0u
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffeul
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000ul
/* Register member: elb_filter_csr::intgrp_status.int_enable_rw_reg        */
/* Register type referenced: elb_filter_csr::int_groups::int_enable_rw_reg */
/* Register template referenced: elb_filter_csr::intreg_enable             */
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000001ul
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001ul
/* Register member: elb_filter_csr::intgrp_status.int_rw_reg               */
/* Register type referenced: elb_filter_csr::int_groups::int_rw_reg        */
/* Register template referenced: elb_filter_csr::intreg_status             */
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2u
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8u
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffeul
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000ul

/* Register type: elb_filter_csr::int_groups::intreg                       */
/* Register template: elb_filter_csr::intreg_status                        */
/* Field member: elb_filter_csr::intreg_status.int_filter_interrupt        */
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MSB 0u
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_LSB 0u
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: elb_filter_csr::int_groups::int_enable_rw_reg            */
/* Register template: elb_filter_csr::intreg_enable                        */
/* Field member: elb_filter_csr::intreg_enable.int_filter_enable           */
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MSB 0u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_LSB 0u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: elb_filter_csr::int_groups::int_rw_reg                   */
/* Register template: elb_filter_csr::intreg_status                        */
/* Field member: elb_filter_csr::intreg_status.int_filter_interrupt        */
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MSB 0u
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_LSB 0u
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0u
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: elb_filter_csr::int_filter                                  */
/* Group template: elb_filter_csr::intgrp                                  */
#define ELB_FILTER_CSR_INT_FILTER_SIZE 0x4u
#define ELB_FILTER_CSR_INT_FILTER_BYTE_SIZE 0x10u
/* Register member: elb_filter_csr::intgrp.intreg                          */
/* Register type referenced: elb_filter_csr::int_filter::intreg            */
/* Register template referenced: elb_filter_csr::intreg                    */
#define ELB_FILTER_CSR_INT_FILTER_INTREG_OFFSET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_BYTE_OFFSET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_MASK 0x0000001ful
/* Register member: elb_filter_csr::intgrp.int_test_set                    */
/* Register type referenced: elb_filter_csr::int_filter::int_test_set      */
/* Register template referenced: elb_filter_csr::intreg                    */
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_OFFSET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_BYTE_OFFSET 0x4u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESET_VALUE 0x00000000ul
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_MASK 0x0000001ful
/* Register member: elb_filter_csr::intgrp.int_enable_set                  */
/* Register type referenced: elb_filter_csr::int_filter::int_enable_set    */
/* Register template referenced: elb_filter_csr::intreg_enable             */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_OFFSET 0x2u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_BYTE_OFFSET 0x8u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESET_VALUE 0x0000001ful
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_MASK 0x0000001ful
/* Register member: elb_filter_csr::intgrp.int_enable_clear                */
/* Register type referenced: elb_filter_csr::int_filter::int_enable_clear  */
/* Register template referenced: elb_filter_csr::intreg_enable             */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_OFFSET 0x3u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_BYTE_OFFSET 0xcu
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001ful
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_MASK 0xfffffffful
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001ful

/* Register type: elb_filter_csr::int_filter::intreg                       */
/* Register template: elb_filter_csr::intreg                               */
/* Field member: elb_filter_csr::intreg.response_log_timeout_err_interrupt */
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010ul
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define ELB_FILTER_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: elb_filter_csr::intreg.write_response_err_interrupt       */
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008ul
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define ELB_FILTER_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: elb_filter_csr::intreg.read_response_err_interrupt        */
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MSB 2u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_LSB 2u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004ul
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define ELB_FILTER_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: elb_filter_csr::intreg.axi_freeze_interrupt               */
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MSB 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_LSB 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_RESET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002ul
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: elb_filter_csr::intreg.axi_int_filter_interrupt           */
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MSB 0u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_LSB 0u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_RESET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: elb_filter_csr::int_filter::int_test_set                 */
/* Register template: elb_filter_csr::intreg                               */
/* Field member: elb_filter_csr::intreg.response_log_timeout_err_interrupt */
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010ul
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: elb_filter_csr::intreg.write_response_err_interrupt       */
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008ul
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: elb_filter_csr::intreg.read_response_err_interrupt        */
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MSB 2u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_LSB 2u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004ul
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: elb_filter_csr::intreg.axi_freeze_interrupt               */
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MSB 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_LSB 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_RESET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002ul
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: elb_filter_csr::intreg.axi_int_filter_interrupt           */
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MSB 0u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_LSB 0u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_RESET 0x0u
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: elb_filter_csr::int_filter::int_enable_set               */
/* Register template: elb_filter_csr::intreg_enable                        */
/* Field member: elb_filter_csr::intreg_enable.response_log_timeout_err_enable */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010ul
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: elb_filter_csr::intreg_enable.write_response_err_enable   */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MSB 3u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_LSB 3u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008ul
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: elb_filter_csr::intreg_enable.read_response_err_enable    */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MSB 2u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_LSB 2u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004ul
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: elb_filter_csr::intreg_enable.axi_freeze_enable           */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MSB 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_LSB 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002ul
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: elb_filter_csr::intreg_enable.axi_int_filter_enable       */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MSB 0u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_LSB 0u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: elb_filter_csr::int_filter::int_enable_clear             */
/* Register template: elb_filter_csr::intreg_enable                        */
/* Field member: elb_filter_csr::intreg_enable.response_log_timeout_err_enable */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010ul
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: elb_filter_csr::intreg_enable.write_response_err_enable   */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MSB 3u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_LSB 3u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008ul
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: elb_filter_csr::intreg_enable.read_response_err_enable    */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MSB 2u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_LSB 2u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004ul
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: elb_filter_csr::intreg_enable.axi_freeze_enable           */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MSB 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_LSB 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002ul
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: elb_filter_csr::intreg_enable.axi_int_filter_enable       */
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MSB 0u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_LSB 0u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WIDTH 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_READ_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_RESET 0x1u
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001ul
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define ELB_FILTER_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Memory: elb_filter_csr::filter_addr_lo                      */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_addr_lo_reg_sv,
  *PTR_Elb_filter_csr_filter_addr_lo_reg_sv;

/* Typedef for Memory: elb_filter_csr::filter_addr_hi                      */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_addr_hi_reg_sv,
  *PTR_Elb_filter_csr_filter_addr_hi_reg_sv;

/* Typedef for Memory: elb_filter_csr::filter_addr_host                    */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_addr_host_reg_sv,
  *PTR_Elb_filter_csr_filter_addr_host_reg_sv;

/* Typedef for Memory: elb_filter_csr::filter_addr_pic                     */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_addr_pic_reg_sv,
  *PTR_Elb_filter_csr_filter_addr_pic_reg_sv;

/* Typedef for Memory: elb_filter_csr::filter_addr_lif                     */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_addr_lif_reg_sv,
  *PTR_Elb_filter_csr_filter_addr_lif_reg_sv;

/* Typedef for Memory: elb_filter_csr::filter_src                          */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_src_reg_sv, *PTR_Elb_filter_csr_filter_src_reg_sv;

/* Typedef for Memory: elb_filter_csr::filter_axi_prot                     */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_axi_prot_reg_sv,
  *PTR_Elb_filter_csr_filter_axi_prot_reg_sv;

/* Typedef for Memory: elb_filter_csr::filter_axi_cache                    */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_axi_cache_reg_sv,
  *PTR_Elb_filter_csr_filter_axi_cache_reg_sv;

/* Typedef for Memory: elb_filter_csr::filter_acp                          */
typedef struct {
   struct {
      volatile uint16_t data;
      uint8_t _pad[0x2];
   } data_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_acp_reg_sv, *PTR_Elb_filter_csr_filter_acp_reg_sv;

/* Typedef for Memory: elb_filter_csr::filter_addr_ctl                     */
typedef struct {
   struct {
      volatile uint16_t value;
      uint8_t _pad[0x2];
   } value_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_addr_ctl_reg_sv,
  *PTR_Elb_filter_csr_filter_addr_ctl_reg_sv;

/* Typedef for Memory: elb_filter_csr::filter_hit_count                    */
typedef struct {
   volatile uint32_t value[0x40]; /**< Offset 0x0 (R/W) */
} Elb_filter_csr_filter_hit_count_reg_sv,
  *PTR_Elb_filter_csr_filter_hit_count_reg_sv;

/* Typedef for Wide Register: elb_filter_csr::STA_freeze                   */
typedef struct {
   volatile uint32_t STA_freeze_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_freeze_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_freeze_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_filter_csr_STA_freeze_reg_sv, *PTR_Elb_filter_csr_STA_freeze_reg_sv;

/* Typedef for Wide Register: elb_filter_csr::STA_interrupt                */
typedef struct {
   volatile uint32_t STA_interrupt_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_interrupt_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_interrupt_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_filter_csr_STA_interrupt_reg_sv, *PTR_Elb_filter_csr_STA_interrupt_reg_sv;

/* Typedef for Wide Register: elb_filter_csr::filter_trace                 */
typedef struct {
   volatile uint32_t filter_trace_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t filter_trace_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t filter_trace_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_filter_csr_filter_trace_reg_sv, *PTR_Elb_filter_csr_filter_trace_reg_sv;

/* Typedef for Group: elb_filter_csr::int_groups                           */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_filter_csr_int_groups_reg_sv, *PTR_Elb_filter_csr_int_groups_reg_sv;

/* Typedef for Group: elb_filter_csr::int_filter                           */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_filter_csr_int_filter_reg_sv, *PTR_Elb_filter_csr_int_filter_reg_sv;

/* Typedef for Addressmap: elb_filter_csr                                  */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0xfc];
   Elb_filter_csr_filter_addr_lo_reg_sv filter_addr_lo; /**< Offset 0x100 (R/W) */
   Elb_filter_csr_filter_addr_hi_reg_sv filter_addr_hi; /**< Offset 0x200 (R/W) */
   Elb_filter_csr_filter_addr_host_reg_sv filter_addr_host; /**< Offset 0x300 (R/W) */
   Elb_filter_csr_filter_addr_pic_reg_sv filter_addr_pic; /**< Offset 0x400 (R/W) */
   Elb_filter_csr_filter_addr_lif_reg_sv filter_addr_lif; /**< Offset 0x500 (R/W) */
   Elb_filter_csr_filter_src_reg_sv filter_src; /**< Offset 0x600 (R/W) */
   Elb_filter_csr_filter_axi_prot_reg_sv filter_axi_prot; /**< Offset 0x700 (R/W) */
   Elb_filter_csr_filter_axi_cache_reg_sv filter_axi_cache; /**< Offset 0x800 (R/W) */
   Elb_filter_csr_filter_acp_reg_sv filter_acp; /**< Offset 0x900 (R/W) */
   Elb_filter_csr_filter_addr_ctl_reg_sv filter_addr_ctl; /**< Offset 0xa00 (R/W) */
   volatile uint32_t filter_freeze_ctl; /**< Offset 0xb00 (R/W) */
   uint8_t _pad1[0xfc];
   Elb_filter_csr_filter_hit_count_reg_sv filter_hit_count; /**< Offset 0xc00 (R/W) */
   volatile uint32_t CNT_read_deny; /**< Offset 0xd00 (R/W) */
   volatile uint32_t CNT_write_deny; /**< Offset 0xd04 (R/W) */
   volatile uint32_t CFG_clear_filter; /**< Offset 0xd08 (R/W) */
   volatile uint32_t STA_write_deny; /**< Offset 0xd0c (R) */
   volatile uint32_t STA_read_deny; /**< Offset 0xd10 (R) */
   volatile uint32_t STA_reads; /**< Offset 0xd14 (R) */
   volatile uint32_t STA_writes; /**< Offset 0xd18 (R) */
   uint8_t _pad2[0x4];
   volatile Elb_filter_csr_STA_freeze_reg_sv STA_freeze; /**< Offset 0xd20 (R) */
   volatile Elb_filter_csr_STA_interrupt_reg_sv STA_interrupt; /**< Offset 0xd30 (R) */
   volatile Elb_filter_csr_filter_trace_reg_sv filter_trace; /**< Offset 0xd40 (R/W) */
   volatile uint32_t filter_timeout; /**< Offset 0xd50 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0xd54 (R/W) */
   uint8_t _pad3[0x8];
   Elb_filter_csr_int_groups_reg_sv int_groups; /**< Offset 0xd60 (R/W) */
   Elb_filter_csr_int_filter_reg_sv int_filter; /**< Offset 0xd70 (R/W) */
   uint8_t _pad4[0x280];
} Elb_filter_csr_reg_sv, *PTR_Elb_filter_csr_reg_sv;

#endif
