<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="205" />
   <description preferredWidth="246" />
   <export preferredWidth="224" />
   <inputclock preferredWidth="113" />
   <baseaddress preferredWidth="148" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="1043" x="1920" y="37" />
 <generation simulation="NONE" />
 <hdlexample language="VERILOG" />
</preferences>
