# do /usr/local/lib/python3.6/dist-packages/vunit/tcl_read_eval_loop.tcl
# vsim -wlf /home/tluigimm/Desktop/faculdade/Elementos\ de\ Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/test_output/lib.tb_binarydigit.all_26ea1dfa5414b7fcca8a8e18db0f194e16fdf9b4/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_binarydigit(tb) -L vunit_lib -L lib -g/tb_binarydigit/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/test_output/lib.tb_binarydigit.all_26ea1dfa5414b7fcca8a8e18db0f194e16fdf9b4/,tb path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/,use_color : true" 
# Start time: 12:52:22 on Mar 25,2019
# ** Warning: Design size of 20923 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Falha em teste: 1
#    Time: 400 ps  Iteration: 0  Process: /tb_binarydigit/main File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd
# Break in Process main at /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd line 48
# Stopped at /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd line 48
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd 48 return [address 0xf6c3c3a6] Process main
# 
# 
# Surrounding code from 'see' command
#   43 : 		assert(outOutput = '0')  report "Falha em teste: 0" severity error;
#   44 : 
#   45 : 		-- Teste: 1
#   46 : 		inInput <= '1'; inLoad <= '0';
#   47 :     wait until inClock'event and inClock='0';
# ->48 : 		assert(outOutput = '0')  report "Falha em teste: 1" severity error;
#   49 : 
#   50 : 		-- Teste: 2
#   51 : 		inInput <= '1'; inLoad <= '1';
#   52 :     wait until inClock'event and inClock='0';
# 
# End time: 12:52:22 on Mar 25,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
