-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\OFDM_tx\hdlsrc\OFDM_Tx_Rx_HW\ofdm_tx_src_Data_Multiplexer.vhd
-- Created: 2021-01-08 12:14:22
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ofdm_tx_src_Data_Multiplexer
-- Source Path: OFDM_Tx_Rx_HW/OFDMTx/DataGenerator/Data Multiplexer
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ofdm_tx_src_Data_Multiplexer IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_192_0                       :   IN    std_logic;
        symbols_re                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        symbols_im                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        dataready                         :   IN    std_logic;
        pilots_re                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        pilots_im                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        pval                              :   IN    std_logic;
        sts_re                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        sts_im                            :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        stsval                            :   IN    std_logic;
        lts                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        ltsval                            :   IN    std_logic;
        data_re                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_im                           :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
        );
END ofdm_tx_src_Data_Multiplexer;


ARCHITECTURE rtl OF ofdm_tx_src_Data_Multiplexer IS

  -- Signals
  SIGNAL symbols_re_signed                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL symbols_im_signed                : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL symbols_re_1                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL symbols_im_1                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL dataready_1                      : std_logic;
  SIGNAL pilots_re_signed                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL pilots_im_signed                 : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL pval_1                           : std_logic;
  SIGNAL sts_re_signed                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL sts_im_signed                    : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL stsval_1                         : std_logic;
  SIGNAL lts_signed                       : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL ltsval_1                         : std_logic;
  SIGNAL data_re_tmp                      : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_im_tmp                      : signed(15 DOWNTO 0);  -- sfix16_En14

BEGIN
  symbols_re_signed <= signed(symbols_re);

  symbols_im_signed <= signed(symbols_im);

  delayMatch_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      symbols_re_1 <= to_signed(16#0000#, 16);
      symbols_im_1 <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        symbols_re_1 <= symbols_re_signed;
        symbols_im_1 <= symbols_im_signed;
      END IF;
    END IF;
  END PROCESS delayMatch_process;


  delayMatch1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dataready_1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        dataready_1 <= dataready;
      END IF;
    END IF;
  END PROCESS delayMatch1_process;


  pilots_re_signed <= signed(pilots_re);

  pilots_im_signed <= signed(pilots_im);

  delayMatch2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      pval_1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        pval_1 <= pval;
      END IF;
    END IF;
  END PROCESS delayMatch2_process;


  sts_re_signed <= signed(sts_re);

  sts_im_signed <= signed(sts_im);

  delayMatch3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      stsval_1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        stsval_1 <= stsval;
      END IF;
    END IF;
  END PROCESS delayMatch3_process;


  lts_signed <= signed(lts);

  delayMatch4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      ltsval_1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        ltsval_1 <= ltsval;
      END IF;
    END IF;
  END PROCESS delayMatch4_process;


  OFDM_Tx_c1_Data_Multiplexer_output : PROCESS (dataready_1, lts_signed, ltsval_1, pilots_im_signed, pilots_re_signed, pval_1,
       sts_im_signed, sts_re_signed, stsval_1, symbols_im_1, symbols_re_1)
  BEGIN
    -- Data multiplexer 
    IF pval_1 = '1' THEN 
      data_re_tmp <= pilots_re_signed;
      data_im_tmp <= pilots_im_signed;
    ELSIF stsval_1 = '1' THEN 
      data_re_tmp <= sts_re_signed;
      data_im_tmp <= sts_im_signed;
    ELSIF ltsval_1 = '1' THEN 
      data_re_tmp <= lts_signed;
      data_im_tmp <= to_signed(16#0000#, 16);
    ELSIF dataready_1 = '1' THEN 
      data_re_tmp <= symbols_re_1;
      data_im_tmp <= symbols_im_1;
    ELSE 
      data_re_tmp <= to_signed(16#0000#, 16);
      data_im_tmp <= to_signed(16#0000#, 16);
    END IF;
  END PROCESS OFDM_Tx_c1_Data_Multiplexer_output;


  data_re <= std_logic_vector(data_re_tmp);

  data_im <= std_logic_vector(data_im_tmp);

END rtl;

