{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/i2c.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/i2c.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/Debounce32.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/Debounce32.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "Debounce32.vhd " "Source file: Debounce32.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894822 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625356894822 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/i2c.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/i2c.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/Debounce32.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/Debounce32.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894973 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "Debounce32.vhd " "Source file: Debounce32.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356894973 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625356894973 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/i2c.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/i2c.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/Debounce32.vhd " "A new file was added to the project: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/Debounce32.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd " "Source file: ../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356895147 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "Debounce32.vhd " "Source file: Debounce32.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625356895147 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625356895147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625356896132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625356896133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 20:01:35 2021 " "Processing started: Sat Jul 03 20:01:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625356896133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356896133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FrontPanel01 -c FrontPanel01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FrontPanel01 -c FrontPanel01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356896133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625356896916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625356896916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/regfile8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/regfile8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile8x8-RegFile8x8_beh " "Found design unit 1: RegFile8x8-RegFile8x8_beh" {  } { { "../../RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909788 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile8x8 " "Found entity 1: RegFile8x8" {  } { { "../../RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/n-bit-gray-counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/n-bit-gray-counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GrayCounter-GrayCounter_beh " "Found design unit 1: GrayCounter-GrayCounter_beh" {  } { { "../../n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909796 ""} { "Info" "ISGN_ENTITY_NAME" "1 GrayCounter " "Found entity 1: GrayCounter" {  } { { "../../n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/lifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/lifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lifo-rtl " "Found design unit 1: lifo-rtl" {  } { { "../../lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909799 ""} { "Info" "ISGN_ENTITY_NAME" "1 lifo " "Found entity 1: lifo" {  } { { "../../lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/iop16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/iop16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP16-IOP16_beh " "Found design unit 1: IOP16-IOP16_beh" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909807 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP16 " "Found entity 1: IOP16" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909813 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontpanel01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frontpanel01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrontPanel01-struct " "Found design unit 1: FrontPanel01-struct" {  } { { "FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909820 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrontPanel01 " "Found entity 1: FrontPanel01" {  } { { "FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-rtc_arch " "Found design unit 1: i2c-rtc_arch" {  } { { "Components/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/i2c.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909827 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "Components/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/i2c.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/debounce32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/debounce32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer32-struct " "Found design unit 1: Debouncer32-struct" {  } { { "Components/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/Debounce32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909830 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer32 " "Found entity 1: Debouncer32" {  } { { "Components/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/Components/Debounce32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontpanel01_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frontpanel01_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrontPanel01_test-struct " "Found design unit 1: FrontPanel01_test-struct" {  } { { "FrontPanel01_test.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01_test.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909833 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrontPanel01_test " "Found entity 1: FrontPanel01_test" {  } { { "FrontPanel01_test.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01_test.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iop_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iop_rom-SYN " "Found design unit 1: iop_rom-SYN" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/IOP_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909837 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP_ROM " "Found entity 1: IOP_ROM" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/IOP_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8kb_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_8kb_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_8kb_dp-SYN " "Found design unit 1: ram_8kb_dp-SYN" {  } { { "RAM_8KB_DP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/RAM_8KB_DP.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909842 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_8KB_DP " "Found entity 1: RAM_8KB_DP" {  } { { "RAM_8KB_DP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/RAM_8KB_DP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625356909842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356909842 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "STACK_DEPTH FrontPanel01.vhd(109) " "VHDL Association List error at FrontPanel01.vhd(109): formal \"STACK_DEPTH\" does not exist" {  } { { "FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01.vhd" 109 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1625356909846 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "STACK_DEPTH_PASS FrontPanel01.vhd(106) " "VHDL error at FrontPanel01.vhd(106): formal port or parameter \"STACK_DEPTH_PASS\" must have actual or default value" {  } { { "FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/FrontPanel01B/FrontPanel01.vhd" 106 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1625356909846 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "STACK_DEPTH_PASS IOP16B.vhd(76) " "HDL error at IOP16B.vhd(76): see declaration for object \"STACK_DEPTH_PASS\"" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 76 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625356909846 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625356910034 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 03 20:01:50 2021 " "Processing ended: Sat Jul 03 20:01:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625356910034 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625356910034 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625356910034 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356910034 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1625356910762 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625356910767 ""}
