// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ethernet_axi_splitter_HH_
#define _ethernet_axi_splitter_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct ethernet_axi_splitter : public sc_module {
    // Port declarations 53
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > data_in_TDATA;
    sc_in< sc_logic > data_in_TVALID;
    sc_out< sc_logic > data_in_TREADY;
    sc_in< sc_lv<8> > data_in_TKEEP;
    sc_in< sc_lv<1> > data_in_TLAST;
    sc_out< sc_lv<64> > ethernet_axi_0_TDATA;
    sc_out< sc_logic > ethernet_axi_0_TVALID;
    sc_in< sc_logic > ethernet_axi_0_TREADY;
    sc_out< sc_lv<8> > ethernet_axi_0_TKEEP;
    sc_out< sc_lv<1> > ethernet_axi_0_TLAST;
    sc_out< sc_lv<64> > ethernet_axi_1_TDATA;
    sc_out< sc_logic > ethernet_axi_1_TVALID;
    sc_in< sc_logic > ethernet_axi_1_TREADY;
    sc_out< sc_lv<8> > ethernet_axi_1_TKEEP;
    sc_out< sc_lv<1> > ethernet_axi_1_TLAST;
    sc_out< sc_lv<64> > ethernet_axi_2_TDATA;
    sc_out< sc_logic > ethernet_axi_2_TVALID;
    sc_in< sc_logic > ethernet_axi_2_TREADY;
    sc_out< sc_lv<8> > ethernet_axi_2_TKEEP;
    sc_out< sc_lv<1> > ethernet_axi_2_TLAST;
    sc_out< sc_lv<64> > ethernet_axi_3_TDATA;
    sc_out< sc_logic > ethernet_axi_3_TVALID;
    sc_in< sc_logic > ethernet_axi_3_TREADY;
    sc_out< sc_lv<8> > ethernet_axi_3_TKEEP;
    sc_out< sc_lv<1> > ethernet_axi_3_TLAST;
    sc_out< sc_lv<64> > ethernet_axi_4_TDATA;
    sc_out< sc_logic > ethernet_axi_4_TVALID;
    sc_in< sc_logic > ethernet_axi_4_TREADY;
    sc_out< sc_lv<8> > ethernet_axi_4_TKEEP;
    sc_out< sc_lv<1> > ethernet_axi_4_TLAST;
    sc_out< sc_lv<64> > ethernet_axi_5_TDATA;
    sc_out< sc_logic > ethernet_axi_5_TVALID;
    sc_in< sc_logic > ethernet_axi_5_TREADY;
    sc_out< sc_lv<8> > ethernet_axi_5_TKEEP;
    sc_out< sc_lv<1> > ethernet_axi_5_TLAST;
    sc_out< sc_lv<64> > ethernet_axi_6_TDATA;
    sc_out< sc_logic > ethernet_axi_6_TVALID;
    sc_in< sc_logic > ethernet_axi_6_TREADY;
    sc_out< sc_lv<8> > ethernet_axi_6_TKEEP;
    sc_out< sc_lv<1> > ethernet_axi_6_TLAST;
    sc_out< sc_lv<64> > ethernet_axi_7_TDATA;
    sc_out< sc_logic > ethernet_axi_7_TVALID;
    sc_in< sc_logic > ethernet_axi_7_TREADY;
    sc_out< sc_lv<8> > ethernet_axi_7_TKEEP;
    sc_out< sc_lv<1> > ethernet_axi_7_TLAST;
    sc_out< sc_lv<64> > data_out_TDATA;
    sc_out< sc_logic > data_out_TVALID;
    sc_in< sc_logic > data_out_TREADY;
    sc_out< sc_lv<8> > data_out_TKEEP;
    sc_out< sc_lv<1> > data_out_TLAST;
    sc_in< sc_lv<48> > my_mac_address_V;


    // Module declarations
    ethernet_axi_splitter(sc_module_name name);
    SC_HAS_PROCESS(ethernet_axi_splitter);

    ~ethernet_axi_splitter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<64> > ethernet_axi_0_V_data_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_0_V_data_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_0_V_data_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_0_V_data_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_0_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > ethernet_axi_0_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > ethernet_axi_0_V_data_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_0_V_data_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_0_V_data_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_0_V_data_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_0_V_data_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_0_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_0_V_data_V_1_state;
    sc_signal< sc_logic > ethernet_axi_0_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > ethernet_axi_0_V_keep_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_0_V_keep_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_0_V_keep_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_0_V_keep_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_0_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > ethernet_axi_0_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > ethernet_axi_0_V_keep_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_0_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_0_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_0_V_keep_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_0_V_keep_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_0_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_0_V_keep_V_1_state;
    sc_signal< sc_logic > ethernet_axi_0_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > ethernet_axi_0_V_last_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_0_V_last_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_0_V_last_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_0_V_last_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_0_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > ethernet_axi_0_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > ethernet_axi_0_V_last_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_0_V_last_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_0_V_last_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_0_V_last_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_0_V_last_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_0_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_0_V_last_V_1_state;
    sc_signal< sc_logic > ethernet_axi_0_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > ethernet_axi_1_V_data_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_1_V_data_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_1_V_data_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_1_V_data_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_1_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > ethernet_axi_1_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > ethernet_axi_1_V_data_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_1_V_data_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_1_V_data_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_1_V_data_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_1_V_data_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_1_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_1_V_data_V_1_state;
    sc_signal< sc_logic > ethernet_axi_1_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > ethernet_axi_1_V_keep_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_1_V_keep_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_1_V_keep_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_1_V_keep_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_1_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > ethernet_axi_1_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > ethernet_axi_1_V_keep_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_1_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_1_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_1_V_keep_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_1_V_keep_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_1_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_1_V_keep_V_1_state;
    sc_signal< sc_logic > ethernet_axi_1_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > ethernet_axi_1_V_last_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_1_V_last_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_1_V_last_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_1_V_last_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_1_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > ethernet_axi_1_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > ethernet_axi_1_V_last_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_1_V_last_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_1_V_last_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_1_V_last_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_1_V_last_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_1_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_1_V_last_V_1_state;
    sc_signal< sc_logic > ethernet_axi_1_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > ethernet_axi_2_V_data_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_2_V_data_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_2_V_data_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_2_V_data_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_2_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > ethernet_axi_2_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > ethernet_axi_2_V_data_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_2_V_data_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_2_V_data_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_2_V_data_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_2_V_data_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_2_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_2_V_data_V_1_state;
    sc_signal< sc_logic > ethernet_axi_2_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > ethernet_axi_2_V_keep_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_2_V_keep_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_2_V_keep_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_2_V_keep_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_2_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > ethernet_axi_2_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > ethernet_axi_2_V_keep_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_2_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_2_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_2_V_keep_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_2_V_keep_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_2_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_2_V_keep_V_1_state;
    sc_signal< sc_logic > ethernet_axi_2_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > ethernet_axi_2_V_last_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_2_V_last_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_2_V_last_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_2_V_last_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_2_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > ethernet_axi_2_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > ethernet_axi_2_V_last_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_2_V_last_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_2_V_last_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_2_V_last_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_2_V_last_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_2_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_2_V_last_V_1_state;
    sc_signal< sc_logic > ethernet_axi_2_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > ethernet_axi_3_V_data_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_3_V_data_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_3_V_data_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_3_V_data_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_3_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > ethernet_axi_3_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > ethernet_axi_3_V_data_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_3_V_data_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_3_V_data_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_3_V_data_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_3_V_data_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_3_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_3_V_data_V_1_state;
    sc_signal< sc_logic > ethernet_axi_3_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > ethernet_axi_3_V_keep_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_3_V_keep_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_3_V_keep_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_3_V_keep_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_3_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > ethernet_axi_3_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > ethernet_axi_3_V_keep_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_3_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_3_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_3_V_keep_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_3_V_keep_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_3_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_3_V_keep_V_1_state;
    sc_signal< sc_logic > ethernet_axi_3_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > ethernet_axi_3_V_last_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_3_V_last_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_3_V_last_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_3_V_last_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_3_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > ethernet_axi_3_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > ethernet_axi_3_V_last_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_3_V_last_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_3_V_last_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_3_V_last_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_3_V_last_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_3_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_3_V_last_V_1_state;
    sc_signal< sc_logic > ethernet_axi_3_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > ethernet_axi_4_V_data_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_4_V_data_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_4_V_data_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_4_V_data_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_4_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > ethernet_axi_4_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > ethernet_axi_4_V_data_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_4_V_data_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_4_V_data_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_4_V_data_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_4_V_data_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_4_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_4_V_data_V_1_state;
    sc_signal< sc_logic > ethernet_axi_4_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > ethernet_axi_4_V_keep_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_4_V_keep_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_4_V_keep_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_4_V_keep_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_4_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > ethernet_axi_4_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > ethernet_axi_4_V_keep_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_4_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_4_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_4_V_keep_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_4_V_keep_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_4_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_4_V_keep_V_1_state;
    sc_signal< sc_logic > ethernet_axi_4_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > ethernet_axi_4_V_last_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_4_V_last_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_4_V_last_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_4_V_last_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_4_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > ethernet_axi_4_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > ethernet_axi_4_V_last_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_4_V_last_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_4_V_last_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_4_V_last_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_4_V_last_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_4_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_4_V_last_V_1_state;
    sc_signal< sc_logic > ethernet_axi_4_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > ethernet_axi_5_V_data_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_5_V_data_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_5_V_data_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_5_V_data_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_5_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > ethernet_axi_5_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > ethernet_axi_5_V_data_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_5_V_data_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_5_V_data_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_5_V_data_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_5_V_data_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_5_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_5_V_data_V_1_state;
    sc_signal< sc_logic > ethernet_axi_5_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > ethernet_axi_5_V_keep_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_5_V_keep_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_5_V_keep_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_5_V_keep_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_5_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > ethernet_axi_5_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > ethernet_axi_5_V_keep_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_5_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_5_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_5_V_keep_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_5_V_keep_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_5_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_5_V_keep_V_1_state;
    sc_signal< sc_logic > ethernet_axi_5_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > ethernet_axi_5_V_last_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_5_V_last_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_5_V_last_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_5_V_last_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_5_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > ethernet_axi_5_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > ethernet_axi_5_V_last_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_5_V_last_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_5_V_last_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_5_V_last_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_5_V_last_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_5_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_5_V_last_V_1_state;
    sc_signal< sc_logic > ethernet_axi_5_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > ethernet_axi_6_V_data_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_6_V_data_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_6_V_data_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_6_V_data_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_6_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > ethernet_axi_6_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > ethernet_axi_6_V_data_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_6_V_data_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_6_V_data_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_6_V_data_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_6_V_data_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_6_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_6_V_data_V_1_state;
    sc_signal< sc_logic > ethernet_axi_6_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > ethernet_axi_6_V_keep_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_6_V_keep_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_6_V_keep_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_6_V_keep_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_6_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > ethernet_axi_6_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > ethernet_axi_6_V_keep_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_6_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_6_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_6_V_keep_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_6_V_keep_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_6_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_6_V_keep_V_1_state;
    sc_signal< sc_logic > ethernet_axi_6_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > ethernet_axi_6_V_last_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_6_V_last_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_6_V_last_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_6_V_last_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_6_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > ethernet_axi_6_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > ethernet_axi_6_V_last_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_6_V_last_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_6_V_last_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_6_V_last_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_6_V_last_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_6_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_6_V_last_V_1_state;
    sc_signal< sc_logic > ethernet_axi_6_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > ethernet_axi_7_V_data_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_7_V_data_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_7_V_data_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_7_V_data_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_7_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > ethernet_axi_7_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > ethernet_axi_7_V_data_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_7_V_data_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_7_V_data_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_7_V_data_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_7_V_data_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_7_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_7_V_data_V_1_state;
    sc_signal< sc_logic > ethernet_axi_7_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > ethernet_axi_7_V_keep_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_7_V_keep_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_7_V_keep_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_7_V_keep_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_7_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > ethernet_axi_7_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > ethernet_axi_7_V_keep_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_7_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_7_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_7_V_keep_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_7_V_keep_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_7_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_7_V_keep_V_1_state;
    sc_signal< sc_logic > ethernet_axi_7_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > ethernet_axi_7_V_last_V_1_data_out;
    sc_signal< sc_logic > ethernet_axi_7_V_last_V_1_vld_in;
    sc_signal< sc_logic > ethernet_axi_7_V_last_V_1_vld_out;
    sc_signal< sc_logic > ethernet_axi_7_V_last_V_1_ack_in;
    sc_signal< sc_logic > ethernet_axi_7_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > ethernet_axi_7_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > ethernet_axi_7_V_last_V_1_payload_B;
    sc_signal< sc_logic > ethernet_axi_7_V_last_V_1_sel_rd;
    sc_signal< sc_logic > ethernet_axi_7_V_last_V_1_sel_wr;
    sc_signal< sc_logic > ethernet_axi_7_V_last_V_1_sel;
    sc_signal< sc_logic > ethernet_axi_7_V_last_V_1_load_A;
    sc_signal< sc_logic > ethernet_axi_7_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > ethernet_axi_7_V_last_V_1_state;
    sc_signal< sc_logic > ethernet_axi_7_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > data_out_V_data_V_1_data_out;
    sc_signal< sc_logic > data_out_V_data_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_data_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_data_V_1_ack_in;
    sc_signal< sc_logic > data_out_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > data_out_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > data_out_V_data_V_1_payload_B;
    sc_signal< sc_logic > data_out_V_data_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_data_V_1_sel_wr;
    sc_signal< sc_logic > data_out_V_data_V_1_sel;
    sc_signal< sc_logic > data_out_V_data_V_1_load_A;
    sc_signal< sc_logic > data_out_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > data_out_V_data_V_1_state;
    sc_signal< sc_logic > data_out_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > data_out_V_keep_V_1_data_out;
    sc_signal< sc_logic > data_out_V_keep_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_keep_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_keep_V_1_ack_in;
    sc_signal< sc_logic > data_out_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > data_out_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > data_out_V_keep_V_1_payload_B;
    sc_signal< sc_logic > data_out_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > data_out_V_keep_V_1_sel;
    sc_signal< sc_logic > data_out_V_keep_V_1_load_A;
    sc_signal< sc_logic > data_out_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > data_out_V_keep_V_1_state;
    sc_signal< sc_logic > data_out_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_data_out;
    sc_signal< sc_logic > data_out_V_last_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_last_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_last_V_1_ack_in;
    sc_signal< sc_logic > data_out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_payload_B;
    sc_signal< sc_logic > data_out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > data_out_V_last_V_1_sel;
    sc_signal< sc_logic > data_out_V_last_V_1_load_A;
    sc_signal< sc_logic > data_out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > data_out_V_last_V_1_state;
    sc_signal< sc_logic > data_out_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > fsm_state_V;
    sc_signal< sc_lv<16> > mac_type_V;
    sc_signal< sc_lv<8> > ethernet_axi_id_V;
    sc_signal< sc_lv<64> > prev_word_data_V;
    sc_signal< sc_lv<8> > prev_word_keep_V;
    sc_signal< sc_lv<1> > prev_word_last_V;
    sc_signal< sc_lv<2> > word_count_V;
    sc_signal< sc_logic > data_in_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_iter0_fsm;
    sc_signal< sc_logic > ap_CS_iter0_fsm_state1;
    sc_signal< sc_lv<2> > ap_CS_iter1_fsm;
    sc_signal< sc_logic > ap_CS_iter1_fsm_state2;
    sc_signal< sc_lv<2> > ap_CS_iter2_fsm;
    sc_signal< sc_logic > ap_CS_iter2_fsm_state3;
    sc_signal< sc_lv<2> > ap_CS_iter3_fsm;
    sc_signal< sc_logic > ap_CS_iter3_fsm_state4;
    sc_signal< sc_lv<1> > fsm_state_V_load_load_fu_384_p1;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_164_p5;
    sc_signal< sc_logic > ethernet_axi_0_TDATA_blk_n;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_694;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_694_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_reg_720;
    sc_signal< sc_lv<1> > tmp_reg_720_pp0_iter1_reg;
    sc_signal< sc_lv<1> > cond_reg_739;
    sc_signal< sc_lv<1> > cond_reg_739_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_10_reg_759;
    sc_signal< sc_lv<1> > tmp_12_reg_763;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_694_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_reg_720_pp0_iter2_reg;
    sc_signal< sc_lv<1> > cond_reg_739_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_10_reg_759_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_12_reg_763_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_2_reg_799;
    sc_signal< sc_lv<1> > tmp_4_reg_803;
    sc_signal< sc_lv<1> > tmp_2_reg_799_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_4_reg_803_pp0_iter2_reg;
    sc_signal< sc_logic > ethernet_axi_1_TDATA_blk_n;
    sc_signal< sc_lv<1> > tmp_14_reg_767;
    sc_signal< sc_lv<1> > tmp_14_reg_767_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_9_reg_807;
    sc_signal< sc_lv<1> > tmp_9_reg_807_pp0_iter2_reg;
    sc_signal< sc_logic > ethernet_axi_2_TDATA_blk_n;
    sc_signal< sc_lv<1> > tmp_16_reg_771;
    sc_signal< sc_lv<1> > tmp_16_reg_771_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_811;
    sc_signal< sc_lv<1> > tmp_8_reg_811_pp0_iter2_reg;
    sc_signal< sc_logic > ethernet_axi_3_TDATA_blk_n;
    sc_signal< sc_lv<1> > tmp_18_reg_775;
    sc_signal< sc_lv<1> > tmp_18_reg_775_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_815;
    sc_signal< sc_lv<1> > tmp_1_reg_815_pp0_iter2_reg;
    sc_signal< sc_logic > ethernet_axi_4_TDATA_blk_n;
    sc_signal< sc_lv<1> > tmp_19_reg_779;
    sc_signal< sc_lv<1> > tmp_19_reg_779_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_819;
    sc_signal< sc_lv<1> > tmp_5_reg_819_pp0_iter2_reg;
    sc_signal< sc_logic > ethernet_axi_5_TDATA_blk_n;
    sc_signal< sc_lv<1> > tmp_20_reg_783;
    sc_signal< sc_lv<1> > tmp_20_reg_783_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_11_reg_823;
    sc_signal< sc_lv<1> > tmp_11_reg_823_pp0_iter2_reg;
    sc_signal< sc_logic > ethernet_axi_6_TDATA_blk_n;
    sc_signal< sc_lv<1> > tmp_21_reg_787;
    sc_signal< sc_lv<1> > tmp_21_reg_787_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_13_reg_827;
    sc_signal< sc_lv<1> > tmp_13_reg_827_pp0_iter2_reg;
    sc_signal< sc_logic > ethernet_axi_7_TDATA_blk_n;
    sc_signal< sc_lv<1> > tmp_22_reg_791;
    sc_signal< sc_lv<1> > tmp_22_reg_791_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_15_reg_831;
    sc_signal< sc_lv<1> > tmp_15_reg_831_pp0_iter2_reg;
    sc_signal< sc_logic > data_out_TDATA_blk_n;
    sc_signal< sc_lv<1> > tmp_23_reg_795;
    sc_signal< sc_lv<1> > tmp_23_reg_795_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_17_reg_835;
    sc_signal< sc_lv<1> > tmp_17_reg_835_pp0_iter2_reg;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_predicate_op94_write_state3;
    sc_signal< bool > ap_predicate_op95_write_state3;
    sc_signal< bool > ap_predicate_op96_write_state3;
    sc_signal< bool > ap_predicate_op97_write_state3;
    sc_signal< bool > ap_predicate_op98_write_state3;
    sc_signal< bool > ap_predicate_op99_write_state3;
    sc_signal< bool > ap_predicate_op100_write_state3;
    sc_signal< bool > ap_predicate_op101_write_state3;
    sc_signal< bool > ap_predicate_op102_write_state3;
    sc_signal< bool > ap_predicate_op106_write_state3;
    sc_signal< bool > ap_predicate_op107_write_state3;
    sc_signal< bool > ap_predicate_op108_write_state3;
    sc_signal< bool > ap_predicate_op109_write_state3;
    sc_signal< bool > ap_predicate_op110_write_state3;
    sc_signal< bool > ap_predicate_op111_write_state3;
    sc_signal< bool > ap_predicate_op112_write_state3;
    sc_signal< bool > ap_predicate_op113_write_state3;
    sc_signal< bool > ap_predicate_op114_write_state3;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_predicate_op160_write_state4;
    sc_signal< bool > ap_predicate_op163_write_state4;
    sc_signal< bool > ap_predicate_op166_write_state4;
    sc_signal< bool > ap_predicate_op169_write_state4;
    sc_signal< bool > ap_predicate_op172_write_state4;
    sc_signal< bool > ap_predicate_op175_write_state4;
    sc_signal< bool > ap_predicate_op178_write_state4;
    sc_signal< bool > ap_predicate_op181_write_state4;
    sc_signal< bool > ap_predicate_op184_write_state4;
    sc_signal< bool > ap_predicate_op189_write_state4;
    sc_signal< bool > ap_predicate_op192_write_state4;
    sc_signal< bool > ap_predicate_op195_write_state4;
    sc_signal< bool > ap_predicate_op198_write_state4;
    sc_signal< bool > ap_predicate_op201_write_state4;
    sc_signal< bool > ap_predicate_op204_write_state4;
    sc_signal< bool > ap_predicate_op207_write_state4;
    sc_signal< bool > ap_predicate_op210_write_state4;
    sc_signal< bool > ap_predicate_op213_write_state4;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_predicate_op12_read_state1;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_lv<1> > fsm_state_V_load_reg_694_pp0_iter0_reg;
    sc_signal< sc_lv<16> > mac_type_V_load_reg_698;
    sc_signal< sc_lv<8> > ethernet_axi_id_V_lo_reg_706;
    sc_signal< sc_lv<1> > tmp_reg_720_pp0_iter0_reg;
    sc_signal< sc_lv<64> > tmp_data_V_reg_724;
    sc_signal< sc_lv<64> > tmp_data_V_reg_724_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_keep_V_reg_729;
    sc_signal< sc_lv<8> > tmp_keep_V_reg_729_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_last_V_fu_404_p1;
    sc_signal< sc_lv<1> > tmp_last_V_reg_734;
    sc_signal< sc_lv<1> > tmp_last_V_reg_734_pp0_iter1_reg;
    sc_signal< sc_lv<1> > cond_fu_412_p2;
    sc_signal< sc_lv<1> > cond_reg_739_pp0_iter0_reg;
    sc_signal< sc_lv<16> > tmp_i_fu_450_p3;
    sc_signal< sc_lv<1> > tmp_7_fu_418_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_424_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_530_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_536_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_542_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_548_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_554_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_560_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_566_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_572_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_578_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_584_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_590_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_595_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_600_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_605_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_610_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_615_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_620_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_625_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_630_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_635_p2;
    sc_signal< sc_lv<1> > ap_phi_mux_word_count_V_flag_phi_fu_306_p6;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_word_count_V_flag_reg_303;
    sc_signal< sc_lv<1> > ap_phi_mux_word_count_V_flag_1_phi_fu_320_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_word_count_V_flag_1_reg_317;
    sc_signal< sc_lv<2> > ap_phi_mux_word_count_V_new_1_phi_fu_331_p4;
    sc_signal< sc_lv<2> > ap_phi_reg_pp0_iter0_word_count_V_new_1_reg_328;
    sc_signal< sc_lv<1> > ap_phi_mux_word_count_V_flag_2_phi_fu_342_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_word_count_V_flag_2_reg_339;
    sc_signal< sc_lv<2> > ap_phi_mux_word_count_V_new_2_phi_fu_354_p4;
    sc_signal< sc_lv<2> > ap_phi_reg_pp0_iter0_word_count_V_new_2_reg_351;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_mac_type_V_loc_1_reg_362;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_mac_type_V_loc_1_reg_362;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter0_ethernet_axi_id_V_lo_1_reg_373;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter1_ethernet_axi_id_V_lo_1_reg_373;
    sc_signal< sc_lv<16> > storemerge_fu_502_p1;
    sc_signal< sc_lv<8> > p_Result_3_i_fu_440_p4;
    sc_signal< sc_lv<8> > p_Result_i_fu_430_p4;
    sc_signal< sc_lv<48> > tmp_24_fu_480_p1;
    sc_signal< sc_lv<1> > tmp_6_fu_484_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_490_p2;
    sc_signal< sc_lv<1> > or_cond_fu_496_p2;
    sc_signal< sc_lv<1> > ap_NS_iter0_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter1_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter2_fsm;
    sc_signal< sc_lv<2> > ap_NS_iter3_fsm;
    sc_signal< bool > ap_condition_1639;
    sc_signal< bool > ap_condition_2423;
    sc_signal< bool > ap_condition_2217;
    sc_signal< bool > ap_condition_2692;
    sc_signal< bool > ap_condition_2233;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_iter0_fsm_state1;
    static const sc_lv<2> ap_ST_iter1_fsm_state2;
    static const sc_lv<2> ap_ST_iter2_fsm_state3;
    static const sc_lv<2> ap_ST_iter3_fsm_state4;
    static const sc_lv<2> ap_ST_iter1_fsm_state0;
    static const sc_lv<2> ap_ST_iter2_fsm_state0;
    static const sc_lv<2> ap_ST_iter3_fsm_state0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<48> ap_const_lv48_FFFFFFFFFFFF;
    static const sc_lv<16> ap_const_lv16_7A00;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_7;
    static const bool ap_const_boolean_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_iter0_fsm_state1();
    void thread_ap_CS_iter1_fsm_state2();
    void thread_ap_CS_iter2_fsm_state3();
    void thread_ap_CS_iter3_fsm_state4();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_condition_1639();
    void thread_ap_condition_2217();
    void thread_ap_condition_2233();
    void thread_ap_condition_2423();
    void thread_ap_condition_2692();
    void thread_ap_phi_mux_word_count_V_flag_1_phi_fu_320_p4();
    void thread_ap_phi_mux_word_count_V_flag_2_phi_fu_342_p4();
    void thread_ap_phi_mux_word_count_V_flag_phi_fu_306_p6();
    void thread_ap_phi_mux_word_count_V_new_1_phi_fu_331_p4();
    void thread_ap_phi_mux_word_count_V_new_2_phi_fu_354_p4();
    void thread_ap_phi_reg_pp0_iter0_ethernet_axi_id_V_lo_1_reg_373();
    void thread_ap_phi_reg_pp0_iter0_mac_type_V_loc_1_reg_362();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_flag_1_reg_317();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_flag_2_reg_339();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_flag_reg_303();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_new_1_reg_328();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_new_2_reg_351();
    void thread_ap_predicate_op100_write_state3();
    void thread_ap_predicate_op101_write_state3();
    void thread_ap_predicate_op102_write_state3();
    void thread_ap_predicate_op106_write_state3();
    void thread_ap_predicate_op107_write_state3();
    void thread_ap_predicate_op108_write_state3();
    void thread_ap_predicate_op109_write_state3();
    void thread_ap_predicate_op110_write_state3();
    void thread_ap_predicate_op111_write_state3();
    void thread_ap_predicate_op112_write_state3();
    void thread_ap_predicate_op113_write_state3();
    void thread_ap_predicate_op114_write_state3();
    void thread_ap_predicate_op12_read_state1();
    void thread_ap_predicate_op160_write_state4();
    void thread_ap_predicate_op163_write_state4();
    void thread_ap_predicate_op166_write_state4();
    void thread_ap_predicate_op169_write_state4();
    void thread_ap_predicate_op172_write_state4();
    void thread_ap_predicate_op175_write_state4();
    void thread_ap_predicate_op178_write_state4();
    void thread_ap_predicate_op181_write_state4();
    void thread_ap_predicate_op184_write_state4();
    void thread_ap_predicate_op189_write_state4();
    void thread_ap_predicate_op192_write_state4();
    void thread_ap_predicate_op195_write_state4();
    void thread_ap_predicate_op198_write_state4();
    void thread_ap_predicate_op201_write_state4();
    void thread_ap_predicate_op204_write_state4();
    void thread_ap_predicate_op207_write_state4();
    void thread_ap_predicate_op210_write_state4();
    void thread_ap_predicate_op213_write_state4();
    void thread_ap_predicate_op94_write_state3();
    void thread_ap_predicate_op95_write_state3();
    void thread_ap_predicate_op96_write_state3();
    void thread_ap_predicate_op97_write_state3();
    void thread_ap_predicate_op98_write_state3();
    void thread_ap_predicate_op99_write_state3();
    void thread_ap_rst_n_inv();
    void thread_cond_fu_412_p2();
    void thread_cond_reg_739_pp0_iter0_reg();
    void thread_data_in_TDATA_blk_n();
    void thread_data_in_TREADY();
    void thread_data_out_TDATA();
    void thread_data_out_TDATA_blk_n();
    void thread_data_out_TKEEP();
    void thread_data_out_TLAST();
    void thread_data_out_TVALID();
    void thread_data_out_V_data_V_1_ack_in();
    void thread_data_out_V_data_V_1_ack_out();
    void thread_data_out_V_data_V_1_data_out();
    void thread_data_out_V_data_V_1_load_A();
    void thread_data_out_V_data_V_1_load_B();
    void thread_data_out_V_data_V_1_sel();
    void thread_data_out_V_data_V_1_state_cmp_full();
    void thread_data_out_V_data_V_1_vld_in();
    void thread_data_out_V_data_V_1_vld_out();
    void thread_data_out_V_keep_V_1_ack_in();
    void thread_data_out_V_keep_V_1_ack_out();
    void thread_data_out_V_keep_V_1_data_out();
    void thread_data_out_V_keep_V_1_load_A();
    void thread_data_out_V_keep_V_1_load_B();
    void thread_data_out_V_keep_V_1_sel();
    void thread_data_out_V_keep_V_1_state_cmp_full();
    void thread_data_out_V_keep_V_1_vld_in();
    void thread_data_out_V_keep_V_1_vld_out();
    void thread_data_out_V_last_V_1_ack_in();
    void thread_data_out_V_last_V_1_ack_out();
    void thread_data_out_V_last_V_1_data_out();
    void thread_data_out_V_last_V_1_load_A();
    void thread_data_out_V_last_V_1_load_B();
    void thread_data_out_V_last_V_1_sel();
    void thread_data_out_V_last_V_1_state_cmp_full();
    void thread_data_out_V_last_V_1_vld_in();
    void thread_data_out_V_last_V_1_vld_out();
    void thread_ethernet_axi_0_TDATA();
    void thread_ethernet_axi_0_TDATA_blk_n();
    void thread_ethernet_axi_0_TKEEP();
    void thread_ethernet_axi_0_TLAST();
    void thread_ethernet_axi_0_TVALID();
    void thread_ethernet_axi_0_V_data_V_1_ack_in();
    void thread_ethernet_axi_0_V_data_V_1_ack_out();
    void thread_ethernet_axi_0_V_data_V_1_data_out();
    void thread_ethernet_axi_0_V_data_V_1_load_A();
    void thread_ethernet_axi_0_V_data_V_1_load_B();
    void thread_ethernet_axi_0_V_data_V_1_sel();
    void thread_ethernet_axi_0_V_data_V_1_state_cmp_full();
    void thread_ethernet_axi_0_V_data_V_1_vld_in();
    void thread_ethernet_axi_0_V_data_V_1_vld_out();
    void thread_ethernet_axi_0_V_keep_V_1_ack_in();
    void thread_ethernet_axi_0_V_keep_V_1_ack_out();
    void thread_ethernet_axi_0_V_keep_V_1_data_out();
    void thread_ethernet_axi_0_V_keep_V_1_load_A();
    void thread_ethernet_axi_0_V_keep_V_1_load_B();
    void thread_ethernet_axi_0_V_keep_V_1_sel();
    void thread_ethernet_axi_0_V_keep_V_1_state_cmp_full();
    void thread_ethernet_axi_0_V_keep_V_1_vld_in();
    void thread_ethernet_axi_0_V_keep_V_1_vld_out();
    void thread_ethernet_axi_0_V_last_V_1_ack_in();
    void thread_ethernet_axi_0_V_last_V_1_ack_out();
    void thread_ethernet_axi_0_V_last_V_1_data_out();
    void thread_ethernet_axi_0_V_last_V_1_load_A();
    void thread_ethernet_axi_0_V_last_V_1_load_B();
    void thread_ethernet_axi_0_V_last_V_1_sel();
    void thread_ethernet_axi_0_V_last_V_1_state_cmp_full();
    void thread_ethernet_axi_0_V_last_V_1_vld_in();
    void thread_ethernet_axi_0_V_last_V_1_vld_out();
    void thread_ethernet_axi_1_TDATA();
    void thread_ethernet_axi_1_TDATA_blk_n();
    void thread_ethernet_axi_1_TKEEP();
    void thread_ethernet_axi_1_TLAST();
    void thread_ethernet_axi_1_TVALID();
    void thread_ethernet_axi_1_V_data_V_1_ack_in();
    void thread_ethernet_axi_1_V_data_V_1_ack_out();
    void thread_ethernet_axi_1_V_data_V_1_data_out();
    void thread_ethernet_axi_1_V_data_V_1_load_A();
    void thread_ethernet_axi_1_V_data_V_1_load_B();
    void thread_ethernet_axi_1_V_data_V_1_sel();
    void thread_ethernet_axi_1_V_data_V_1_state_cmp_full();
    void thread_ethernet_axi_1_V_data_V_1_vld_in();
    void thread_ethernet_axi_1_V_data_V_1_vld_out();
    void thread_ethernet_axi_1_V_keep_V_1_ack_in();
    void thread_ethernet_axi_1_V_keep_V_1_ack_out();
    void thread_ethernet_axi_1_V_keep_V_1_data_out();
    void thread_ethernet_axi_1_V_keep_V_1_load_A();
    void thread_ethernet_axi_1_V_keep_V_1_load_B();
    void thread_ethernet_axi_1_V_keep_V_1_sel();
    void thread_ethernet_axi_1_V_keep_V_1_state_cmp_full();
    void thread_ethernet_axi_1_V_keep_V_1_vld_in();
    void thread_ethernet_axi_1_V_keep_V_1_vld_out();
    void thread_ethernet_axi_1_V_last_V_1_ack_in();
    void thread_ethernet_axi_1_V_last_V_1_ack_out();
    void thread_ethernet_axi_1_V_last_V_1_data_out();
    void thread_ethernet_axi_1_V_last_V_1_load_A();
    void thread_ethernet_axi_1_V_last_V_1_load_B();
    void thread_ethernet_axi_1_V_last_V_1_sel();
    void thread_ethernet_axi_1_V_last_V_1_state_cmp_full();
    void thread_ethernet_axi_1_V_last_V_1_vld_in();
    void thread_ethernet_axi_1_V_last_V_1_vld_out();
    void thread_ethernet_axi_2_TDATA();
    void thread_ethernet_axi_2_TDATA_blk_n();
    void thread_ethernet_axi_2_TKEEP();
    void thread_ethernet_axi_2_TLAST();
    void thread_ethernet_axi_2_TVALID();
    void thread_ethernet_axi_2_V_data_V_1_ack_in();
    void thread_ethernet_axi_2_V_data_V_1_ack_out();
    void thread_ethernet_axi_2_V_data_V_1_data_out();
    void thread_ethernet_axi_2_V_data_V_1_load_A();
    void thread_ethernet_axi_2_V_data_V_1_load_B();
    void thread_ethernet_axi_2_V_data_V_1_sel();
    void thread_ethernet_axi_2_V_data_V_1_state_cmp_full();
    void thread_ethernet_axi_2_V_data_V_1_vld_in();
    void thread_ethernet_axi_2_V_data_V_1_vld_out();
    void thread_ethernet_axi_2_V_keep_V_1_ack_in();
    void thread_ethernet_axi_2_V_keep_V_1_ack_out();
    void thread_ethernet_axi_2_V_keep_V_1_data_out();
    void thread_ethernet_axi_2_V_keep_V_1_load_A();
    void thread_ethernet_axi_2_V_keep_V_1_load_B();
    void thread_ethernet_axi_2_V_keep_V_1_sel();
    void thread_ethernet_axi_2_V_keep_V_1_state_cmp_full();
    void thread_ethernet_axi_2_V_keep_V_1_vld_in();
    void thread_ethernet_axi_2_V_keep_V_1_vld_out();
    void thread_ethernet_axi_2_V_last_V_1_ack_in();
    void thread_ethernet_axi_2_V_last_V_1_ack_out();
    void thread_ethernet_axi_2_V_last_V_1_data_out();
    void thread_ethernet_axi_2_V_last_V_1_load_A();
    void thread_ethernet_axi_2_V_last_V_1_load_B();
    void thread_ethernet_axi_2_V_last_V_1_sel();
    void thread_ethernet_axi_2_V_last_V_1_state_cmp_full();
    void thread_ethernet_axi_2_V_last_V_1_vld_in();
    void thread_ethernet_axi_2_V_last_V_1_vld_out();
    void thread_ethernet_axi_3_TDATA();
    void thread_ethernet_axi_3_TDATA_blk_n();
    void thread_ethernet_axi_3_TKEEP();
    void thread_ethernet_axi_3_TLAST();
    void thread_ethernet_axi_3_TVALID();
    void thread_ethernet_axi_3_V_data_V_1_ack_in();
    void thread_ethernet_axi_3_V_data_V_1_ack_out();
    void thread_ethernet_axi_3_V_data_V_1_data_out();
    void thread_ethernet_axi_3_V_data_V_1_load_A();
    void thread_ethernet_axi_3_V_data_V_1_load_B();
    void thread_ethernet_axi_3_V_data_V_1_sel();
    void thread_ethernet_axi_3_V_data_V_1_state_cmp_full();
    void thread_ethernet_axi_3_V_data_V_1_vld_in();
    void thread_ethernet_axi_3_V_data_V_1_vld_out();
    void thread_ethernet_axi_3_V_keep_V_1_ack_in();
    void thread_ethernet_axi_3_V_keep_V_1_ack_out();
    void thread_ethernet_axi_3_V_keep_V_1_data_out();
    void thread_ethernet_axi_3_V_keep_V_1_load_A();
    void thread_ethernet_axi_3_V_keep_V_1_load_B();
    void thread_ethernet_axi_3_V_keep_V_1_sel();
    void thread_ethernet_axi_3_V_keep_V_1_state_cmp_full();
    void thread_ethernet_axi_3_V_keep_V_1_vld_in();
    void thread_ethernet_axi_3_V_keep_V_1_vld_out();
    void thread_ethernet_axi_3_V_last_V_1_ack_in();
    void thread_ethernet_axi_3_V_last_V_1_ack_out();
    void thread_ethernet_axi_3_V_last_V_1_data_out();
    void thread_ethernet_axi_3_V_last_V_1_load_A();
    void thread_ethernet_axi_3_V_last_V_1_load_B();
    void thread_ethernet_axi_3_V_last_V_1_sel();
    void thread_ethernet_axi_3_V_last_V_1_state_cmp_full();
    void thread_ethernet_axi_3_V_last_V_1_vld_in();
    void thread_ethernet_axi_3_V_last_V_1_vld_out();
    void thread_ethernet_axi_4_TDATA();
    void thread_ethernet_axi_4_TDATA_blk_n();
    void thread_ethernet_axi_4_TKEEP();
    void thread_ethernet_axi_4_TLAST();
    void thread_ethernet_axi_4_TVALID();
    void thread_ethernet_axi_4_V_data_V_1_ack_in();
    void thread_ethernet_axi_4_V_data_V_1_ack_out();
    void thread_ethernet_axi_4_V_data_V_1_data_out();
    void thread_ethernet_axi_4_V_data_V_1_load_A();
    void thread_ethernet_axi_4_V_data_V_1_load_B();
    void thread_ethernet_axi_4_V_data_V_1_sel();
    void thread_ethernet_axi_4_V_data_V_1_state_cmp_full();
    void thread_ethernet_axi_4_V_data_V_1_vld_in();
    void thread_ethernet_axi_4_V_data_V_1_vld_out();
    void thread_ethernet_axi_4_V_keep_V_1_ack_in();
    void thread_ethernet_axi_4_V_keep_V_1_ack_out();
    void thread_ethernet_axi_4_V_keep_V_1_data_out();
    void thread_ethernet_axi_4_V_keep_V_1_load_A();
    void thread_ethernet_axi_4_V_keep_V_1_load_B();
    void thread_ethernet_axi_4_V_keep_V_1_sel();
    void thread_ethernet_axi_4_V_keep_V_1_state_cmp_full();
    void thread_ethernet_axi_4_V_keep_V_1_vld_in();
    void thread_ethernet_axi_4_V_keep_V_1_vld_out();
    void thread_ethernet_axi_4_V_last_V_1_ack_in();
    void thread_ethernet_axi_4_V_last_V_1_ack_out();
    void thread_ethernet_axi_4_V_last_V_1_data_out();
    void thread_ethernet_axi_4_V_last_V_1_load_A();
    void thread_ethernet_axi_4_V_last_V_1_load_B();
    void thread_ethernet_axi_4_V_last_V_1_sel();
    void thread_ethernet_axi_4_V_last_V_1_state_cmp_full();
    void thread_ethernet_axi_4_V_last_V_1_vld_in();
    void thread_ethernet_axi_4_V_last_V_1_vld_out();
    void thread_ethernet_axi_5_TDATA();
    void thread_ethernet_axi_5_TDATA_blk_n();
    void thread_ethernet_axi_5_TKEEP();
    void thread_ethernet_axi_5_TLAST();
    void thread_ethernet_axi_5_TVALID();
    void thread_ethernet_axi_5_V_data_V_1_ack_in();
    void thread_ethernet_axi_5_V_data_V_1_ack_out();
    void thread_ethernet_axi_5_V_data_V_1_data_out();
    void thread_ethernet_axi_5_V_data_V_1_load_A();
    void thread_ethernet_axi_5_V_data_V_1_load_B();
    void thread_ethernet_axi_5_V_data_V_1_sel();
    void thread_ethernet_axi_5_V_data_V_1_state_cmp_full();
    void thread_ethernet_axi_5_V_data_V_1_vld_in();
    void thread_ethernet_axi_5_V_data_V_1_vld_out();
    void thread_ethernet_axi_5_V_keep_V_1_ack_in();
    void thread_ethernet_axi_5_V_keep_V_1_ack_out();
    void thread_ethernet_axi_5_V_keep_V_1_data_out();
    void thread_ethernet_axi_5_V_keep_V_1_load_A();
    void thread_ethernet_axi_5_V_keep_V_1_load_B();
    void thread_ethernet_axi_5_V_keep_V_1_sel();
    void thread_ethernet_axi_5_V_keep_V_1_state_cmp_full();
    void thread_ethernet_axi_5_V_keep_V_1_vld_in();
    void thread_ethernet_axi_5_V_keep_V_1_vld_out();
    void thread_ethernet_axi_5_V_last_V_1_ack_in();
    void thread_ethernet_axi_5_V_last_V_1_ack_out();
    void thread_ethernet_axi_5_V_last_V_1_data_out();
    void thread_ethernet_axi_5_V_last_V_1_load_A();
    void thread_ethernet_axi_5_V_last_V_1_load_B();
    void thread_ethernet_axi_5_V_last_V_1_sel();
    void thread_ethernet_axi_5_V_last_V_1_state_cmp_full();
    void thread_ethernet_axi_5_V_last_V_1_vld_in();
    void thread_ethernet_axi_5_V_last_V_1_vld_out();
    void thread_ethernet_axi_6_TDATA();
    void thread_ethernet_axi_6_TDATA_blk_n();
    void thread_ethernet_axi_6_TKEEP();
    void thread_ethernet_axi_6_TLAST();
    void thread_ethernet_axi_6_TVALID();
    void thread_ethernet_axi_6_V_data_V_1_ack_in();
    void thread_ethernet_axi_6_V_data_V_1_ack_out();
    void thread_ethernet_axi_6_V_data_V_1_data_out();
    void thread_ethernet_axi_6_V_data_V_1_load_A();
    void thread_ethernet_axi_6_V_data_V_1_load_B();
    void thread_ethernet_axi_6_V_data_V_1_sel();
    void thread_ethernet_axi_6_V_data_V_1_state_cmp_full();
    void thread_ethernet_axi_6_V_data_V_1_vld_in();
    void thread_ethernet_axi_6_V_data_V_1_vld_out();
    void thread_ethernet_axi_6_V_keep_V_1_ack_in();
    void thread_ethernet_axi_6_V_keep_V_1_ack_out();
    void thread_ethernet_axi_6_V_keep_V_1_data_out();
    void thread_ethernet_axi_6_V_keep_V_1_load_A();
    void thread_ethernet_axi_6_V_keep_V_1_load_B();
    void thread_ethernet_axi_6_V_keep_V_1_sel();
    void thread_ethernet_axi_6_V_keep_V_1_state_cmp_full();
    void thread_ethernet_axi_6_V_keep_V_1_vld_in();
    void thread_ethernet_axi_6_V_keep_V_1_vld_out();
    void thread_ethernet_axi_6_V_last_V_1_ack_in();
    void thread_ethernet_axi_6_V_last_V_1_ack_out();
    void thread_ethernet_axi_6_V_last_V_1_data_out();
    void thread_ethernet_axi_6_V_last_V_1_load_A();
    void thread_ethernet_axi_6_V_last_V_1_load_B();
    void thread_ethernet_axi_6_V_last_V_1_sel();
    void thread_ethernet_axi_6_V_last_V_1_state_cmp_full();
    void thread_ethernet_axi_6_V_last_V_1_vld_in();
    void thread_ethernet_axi_6_V_last_V_1_vld_out();
    void thread_ethernet_axi_7_TDATA();
    void thread_ethernet_axi_7_TDATA_blk_n();
    void thread_ethernet_axi_7_TKEEP();
    void thread_ethernet_axi_7_TLAST();
    void thread_ethernet_axi_7_TVALID();
    void thread_ethernet_axi_7_V_data_V_1_ack_in();
    void thread_ethernet_axi_7_V_data_V_1_ack_out();
    void thread_ethernet_axi_7_V_data_V_1_data_out();
    void thread_ethernet_axi_7_V_data_V_1_load_A();
    void thread_ethernet_axi_7_V_data_V_1_load_B();
    void thread_ethernet_axi_7_V_data_V_1_sel();
    void thread_ethernet_axi_7_V_data_V_1_state_cmp_full();
    void thread_ethernet_axi_7_V_data_V_1_vld_in();
    void thread_ethernet_axi_7_V_data_V_1_vld_out();
    void thread_ethernet_axi_7_V_keep_V_1_ack_in();
    void thread_ethernet_axi_7_V_keep_V_1_ack_out();
    void thread_ethernet_axi_7_V_keep_V_1_data_out();
    void thread_ethernet_axi_7_V_keep_V_1_load_A();
    void thread_ethernet_axi_7_V_keep_V_1_load_B();
    void thread_ethernet_axi_7_V_keep_V_1_sel();
    void thread_ethernet_axi_7_V_keep_V_1_state_cmp_full();
    void thread_ethernet_axi_7_V_keep_V_1_vld_in();
    void thread_ethernet_axi_7_V_keep_V_1_vld_out();
    void thread_ethernet_axi_7_V_last_V_1_ack_in();
    void thread_ethernet_axi_7_V_last_V_1_ack_out();
    void thread_ethernet_axi_7_V_last_V_1_data_out();
    void thread_ethernet_axi_7_V_last_V_1_load_A();
    void thread_ethernet_axi_7_V_last_V_1_load_B();
    void thread_ethernet_axi_7_V_last_V_1_sel();
    void thread_ethernet_axi_7_V_last_V_1_state_cmp_full();
    void thread_ethernet_axi_7_V_last_V_1_vld_in();
    void thread_ethernet_axi_7_V_last_V_1_vld_out();
    void thread_fsm_state_V_load_load_fu_384_p1();
    void thread_fsm_state_V_load_reg_694_pp0_iter0_reg();
    void thread_or_cond_fu_496_p2();
    void thread_p_Result_3_i_fu_440_p4();
    void thread_p_Result_i_fu_430_p4();
    void thread_storemerge_fu_502_p1();
    void thread_tmp_10_fu_530_p2();
    void thread_tmp_11_fu_620_p2();
    void thread_tmp_12_fu_536_p2();
    void thread_tmp_13_fu_625_p2();
    void thread_tmp_14_fu_542_p2();
    void thread_tmp_15_fu_630_p2();
    void thread_tmp_16_fu_548_p2();
    void thread_tmp_17_fu_635_p2();
    void thread_tmp_18_fu_554_p2();
    void thread_tmp_19_fu_560_p2();
    void thread_tmp_1_fu_610_p2();
    void thread_tmp_20_fu_566_p2();
    void thread_tmp_21_fu_572_p2();
    void thread_tmp_22_fu_578_p2();
    void thread_tmp_23_fu_584_p2();
    void thread_tmp_24_fu_480_p1();
    void thread_tmp_2_fu_590_p2();
    void thread_tmp_3_fu_424_p2();
    void thread_tmp_4_fu_595_p2();
    void thread_tmp_5_fu_615_p2();
    void thread_tmp_6_fu_484_p2();
    void thread_tmp_7_fu_418_p2();
    void thread_tmp_8_fu_605_p2();
    void thread_tmp_9_fu_600_p2();
    void thread_tmp_i_fu_450_p3();
    void thread_tmp_last_V_fu_404_p1();
    void thread_tmp_nbreadreq_fu_164_p5();
    void thread_tmp_reg_720_pp0_iter0_reg();
    void thread_tmp_s_fu_490_p2();
    void thread_ap_NS_iter0_fsm();
    void thread_ap_NS_iter1_fsm();
    void thread_ap_NS_iter2_fsm();
    void thread_ap_NS_iter3_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
