INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/project/project.srcs/sim_1/new/testBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
