#Total number of chips in the system
n_chips = 1

#Total number of tiles in the system
n_tiles = 1

#Total number of blocks in the system
n_blocks = 6

#Number of columns and rows in one block of memory (CRAM)
n_cols = 256
n_rows = 256

#Clock frequency (in Hz)
clock_rate = 900000000

#Name of the file where the results will be logged
result_file = level_4_512_1_0_0.log

#Architecture of the interconnect between various blocks
#Values can be: bus, htree
mem_configuration = bus

#Architecture of the interconnect between various chips
#Values can be: ideal, mesh, dragonfly
net_configuration = ideal

#Bandwidth between various blocks.
#No use of having wordsize_block2block be larger than the number of columns in a RAM
#That's because we can only read 1 row (i.e. number of bits = number of columns in the RAM) at a time
#Meaning, we can only send 1 row at a time from one block to another.
wordsize_block2block = 256

#Bandwidth between various tiles.
#Is there value in having this larger than the row width?
wordsize_tile2tile = 1024

#Bandwidth between a chip (containing CRAMs) and a DRAM
wordsize_dram = 2048

