dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
LUT_Cr.v,verilog,xil_defaultlib,../../../../SR_6.srcs/sources_1/ip/LUT_Cr/sim/LUT_Cr.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
