Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 18 05:20:03 2021
| Host         : DESKTOP-E4FJ2S8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_0_wrapper_timing_summary_routed.rpt -pb CPU_0_wrapper_timing_summary_routed.pb -rpx CPU_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/A_reg/reg[31].reg/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/FSM_onehot_pr_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/FSM_onehot_pr_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/FSM_onehot_pr_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/FSM_onehot_pr_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/FSM_onehot_pr_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/MUL/mulr/FF[0].FF/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/ALUOp_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/ALUOp_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/ALUOp_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/ALUOp_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/ALUOp_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/ALUOp_reg[5]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[10]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[11]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[12]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[13]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[2]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[3]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[4]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[5]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[6]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[7]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[8]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/FSM_onehot_pr_state_reg[9]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/RegDst_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/RegDst_reg[1]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[11].reg/Q_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[12].reg/Q_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[16].reg/Q_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[17].reg/Q_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[18].reg/Q_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/Q_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[26].reg/Q_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[27].reg/Q_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[28].reg/Q_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[29].reg/Q_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[30].reg/Q_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[31].reg/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    167.179        0.000                      0                 4443        0.067        0.000                      0                 4443       99.020        0.000                       0                  2261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        167.179        0.000                      0                 3179        0.067        0.000                      0                 3179       99.020        0.000                       0                  2261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0             182.589        0.000                      0                 1264        0.392        0.000                      0                 1264  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      167.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       99.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             167.179ns  (required time - arrival time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[63].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.845ns  (logic 10.932ns (36.629%)  route 18.913ns (63.371%))
  Logic Levels:           32  (LUT3=1 LUT5=30 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 202.649 - 200.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.641     2.935    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Clock
    SLICE_X37Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456     3.391 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/Q
                         net (fo=4, routed)           1.160     4.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/R[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124     4.675 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/Q_i_2__61/O
                         net (fo=3, routed)           0.622     5.297    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/temp_3
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.116     5.413 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/Q_i_2__60/O
                         net (fo=3, routed)           0.455     5.868    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/temp_5
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.321     6.189 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/Q_i_2__59/O
                         net (fo=3, routed)           0.871     7.060    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/temp_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I2_O)        0.374     7.434 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/Q_i_2__58/O
                         net (fo=3, routed)           1.002     8.436    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/temp_9
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.360     8.796 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/Q_i_2__57/O
                         net (fo=3, routed)           0.472     9.268    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/temp_11
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.321     9.589 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/Q_i_2__56/O
                         net (fo=3, routed)           0.962    10.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/temp_13
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.360    10.911 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/Q_i_2__55/O
                         net (fo=3, routed)           0.280    11.191    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/temp_15
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.325    11.516 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/Q_i_2__54/O
                         net (fo=3, routed)           0.433    11.949    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/temp_17
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.325    12.274 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/Q_i_2__53/O
                         net (fo=3, routed)           0.302    12.576    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/temp_19
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.341    12.917 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/Q_i_2__52/O
                         net (fo=3, routed)           0.759    13.676    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/temp_21
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.357    14.033 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/Q_i_2__51/O
                         net (fo=3, routed)           1.162    15.194    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/temp_23
    SLICE_X49Y72         LUT5 (Prop_lut5_I2_O)        0.360    15.554 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/Q_i_2__50/O
                         net (fo=3, routed)           0.422    15.977    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/temp_25
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.328    16.305 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/Q_i_2__49/O
                         net (fo=3, routed)           0.769    17.074    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/temp_27
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.320    17.394 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/Q_i_2__48/O
                         net (fo=3, routed)           0.886    18.280    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/temp_29
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.341    18.621 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/Q_i_2__47/O
                         net (fo=3, routed)           0.748    19.369    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/temp_31
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.357    19.726 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/Q_i_2__46/O
                         net (fo=3, routed)           0.305    20.030    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/temp_33
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.343    20.373 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/Q_i_2__45/O
                         net (fo=3, routed)           0.770    21.143    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/temp_35
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.381    21.524 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/Q_i_2__44/O
                         net (fo=3, routed)           0.305    21.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/temp_37
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.343    22.172 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/Q_i_2__43/O
                         net (fo=3, routed)           0.433    22.605    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/temp_39
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.350    22.955 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/Q_i_2__42/O
                         net (fo=3, routed)           0.280    23.235    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/temp_41
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.325    23.560 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/Q_i_2__41/O
                         net (fo=3, routed)           0.871    24.431    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/temp_43
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.327    24.758 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/Q_i_2__40/O
                         net (fo=3, routed)           0.280    25.038    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/temp_45
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.325    25.363 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/Q_i_2__39/O
                         net (fo=3, routed)           0.592    25.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/temp_47
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.358    26.313 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/Q_i_2__38/O
                         net (fo=3, routed)           0.280    26.593    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/temp_49
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.325    26.918 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/Q_i_2__37/O
                         net (fo=3, routed)           0.821    27.739    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/temp_51
    SLICE_X32Y74         LUT5 (Prop_lut5_I2_O)        0.325    28.064 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/Q_i_2__36/O
                         net (fo=3, routed)           0.919    28.984    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/temp_53
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.374    29.358 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/Q_i_2__35/O
                         net (fo=3, routed)           0.305    29.662    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/temp_55
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.343    30.005 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/Q_i_2__34/O
                         net (fo=3, routed)           0.569    30.574    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/temp_57
    SLICE_X35Y80         LUT5 (Prop_lut5_I2_O)        0.350    30.924 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/Q_i_2__33/O
                         net (fo=3, routed)           0.280    31.204    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[60].FF/temp_59
    SLICE_X35Y80         LUT5 (Prop_lut5_I2_O)        0.325    31.529 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[60].FF/Q_i_2__32/O
                         net (fo=3, routed)           0.434    31.963    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[61].FF/temp_61
    SLICE_X34Y81         LUT3 (Prop_lut3_I1_O)        0.324    32.287 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[61].FF/Q_i_2__31/O
                         net (fo=1, routed)           0.165    32.452    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[63].FF/temp_62
    SLICE_X34Y81         LUT5 (Prop_lut5_I3_O)        0.328    32.780 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[63].FF/Q_i_1__182/O
                         net (fo=1, routed)           0.000    32.780    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[63].reg/Q_reg_0[0]
    SLICE_X34Y81         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[63].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.470   202.649    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[63].reg/Clock
    SLICE_X34Y81         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[63].reg/Q_reg/C
                         clock pessimism              0.229   202.878    
                         clock uncertainty           -3.000   199.878    
    SLICE_X34Y81         FDCE (Setup_fdce_C_D)        0.081   199.959    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[63].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.959    
                         arrival time                         -32.780    
  -------------------------------------------------------------------
                         slack                                167.179    

Slack (MET) :             167.660ns  (required time - arrival time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[61].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.360ns  (logic 10.612ns (36.144%)  route 18.748ns (63.856%))
  Logic Levels:           31  (LUT3=1 LUT5=29 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 202.649 - 200.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.641     2.935    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Clock
    SLICE_X37Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456     3.391 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/Q
                         net (fo=4, routed)           1.160     4.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/R[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124     4.675 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/Q_i_2__61/O
                         net (fo=3, routed)           0.622     5.297    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/temp_3
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.116     5.413 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/Q_i_2__60/O
                         net (fo=3, routed)           0.455     5.868    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/temp_5
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.321     6.189 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/Q_i_2__59/O
                         net (fo=3, routed)           0.871     7.060    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/temp_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I2_O)        0.374     7.434 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/Q_i_2__58/O
                         net (fo=3, routed)           1.002     8.436    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/temp_9
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.360     8.796 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/Q_i_2__57/O
                         net (fo=3, routed)           0.472     9.268    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/temp_11
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.321     9.589 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/Q_i_2__56/O
                         net (fo=3, routed)           0.962    10.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/temp_13
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.360    10.911 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/Q_i_2__55/O
                         net (fo=3, routed)           0.280    11.191    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/temp_15
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.325    11.516 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/Q_i_2__54/O
                         net (fo=3, routed)           0.433    11.949    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/temp_17
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.325    12.274 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/Q_i_2__53/O
                         net (fo=3, routed)           0.302    12.576    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/temp_19
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.341    12.917 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/Q_i_2__52/O
                         net (fo=3, routed)           0.759    13.676    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/temp_21
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.357    14.033 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/Q_i_2__51/O
                         net (fo=3, routed)           1.162    15.194    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/temp_23
    SLICE_X49Y72         LUT5 (Prop_lut5_I2_O)        0.360    15.554 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/Q_i_2__50/O
                         net (fo=3, routed)           0.422    15.977    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/temp_25
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.328    16.305 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/Q_i_2__49/O
                         net (fo=3, routed)           0.769    17.074    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/temp_27
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.320    17.394 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/Q_i_2__48/O
                         net (fo=3, routed)           0.886    18.280    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/temp_29
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.341    18.621 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/Q_i_2__47/O
                         net (fo=3, routed)           0.748    19.369    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/temp_31
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.357    19.726 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/Q_i_2__46/O
                         net (fo=3, routed)           0.305    20.030    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/temp_33
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.343    20.373 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/Q_i_2__45/O
                         net (fo=3, routed)           0.770    21.143    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/temp_35
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.381    21.524 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/Q_i_2__44/O
                         net (fo=3, routed)           0.305    21.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/temp_37
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.343    22.172 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/Q_i_2__43/O
                         net (fo=3, routed)           0.433    22.605    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/temp_39
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.350    22.955 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/Q_i_2__42/O
                         net (fo=3, routed)           0.280    23.235    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/temp_41
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.325    23.560 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/Q_i_2__41/O
                         net (fo=3, routed)           0.871    24.431    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/temp_43
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.327    24.758 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/Q_i_2__40/O
                         net (fo=3, routed)           0.280    25.038    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/temp_45
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.325    25.363 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/Q_i_2__39/O
                         net (fo=3, routed)           0.592    25.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/temp_47
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.358    26.313 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/Q_i_2__38/O
                         net (fo=3, routed)           0.280    26.593    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/temp_49
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.325    26.918 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/Q_i_2__37/O
                         net (fo=3, routed)           0.821    27.739    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/temp_51
    SLICE_X32Y74         LUT5 (Prop_lut5_I2_O)        0.325    28.064 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/Q_i_2__36/O
                         net (fo=3, routed)           0.919    28.984    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/temp_53
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.374    29.358 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/Q_i_2__35/O
                         net (fo=3, routed)           0.305    29.662    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/temp_55
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.343    30.005 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/Q_i_2__34/O
                         net (fo=3, routed)           0.569    30.574    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/temp_57
    SLICE_X35Y80         LUT5 (Prop_lut5_I2_O)        0.350    30.924 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/Q_i_2__33/O
                         net (fo=3, routed)           0.280    31.204    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[60].FF/temp_59
    SLICE_X35Y80         LUT5 (Prop_lut5_I2_O)        0.325    31.529 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[60].FF/Q_i_2__32/O
                         net (fo=3, routed)           0.434    31.963    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[61].FF/temp_61
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.332    32.295 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[61].FF/Q_i_1__184/O
                         net (fo=1, routed)           0.000    32.295    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[61].reg/Q_reg_0[0]
    SLICE_X34Y81         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[61].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.470   202.649    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[61].reg/Clock
    SLICE_X34Y81         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[61].reg/Q_reg/C
                         clock pessimism              0.229   202.878    
                         clock uncertainty           -3.000   199.878    
    SLICE_X34Y81         FDCE (Setup_fdce_C_D)        0.077   199.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[61].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.955    
                         arrival time                         -32.295    
  -------------------------------------------------------------------
                         slack                                167.660    

Slack (MET) :             167.692ns  (required time - arrival time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[60].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.169ns  (logic 10.287ns (35.267%)  route 18.882ns (64.733%))
  Logic Levels:           30  (LUT5=29 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 202.648 - 200.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.641     2.935    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Clock
    SLICE_X37Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456     3.391 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/Q
                         net (fo=4, routed)           1.160     4.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/R[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124     4.675 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/Q_i_2__61/O
                         net (fo=3, routed)           0.622     5.297    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/temp_3
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.116     5.413 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/Q_i_2__60/O
                         net (fo=3, routed)           0.455     5.868    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/temp_5
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.321     6.189 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/Q_i_2__59/O
                         net (fo=3, routed)           0.871     7.060    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/temp_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I2_O)        0.374     7.434 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/Q_i_2__58/O
                         net (fo=3, routed)           1.002     8.436    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/temp_9
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.360     8.796 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/Q_i_2__57/O
                         net (fo=3, routed)           0.472     9.268    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/temp_11
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.321     9.589 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/Q_i_2__56/O
                         net (fo=3, routed)           0.962    10.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/temp_13
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.360    10.911 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/Q_i_2__55/O
                         net (fo=3, routed)           0.280    11.191    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/temp_15
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.325    11.516 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/Q_i_2__54/O
                         net (fo=3, routed)           0.433    11.949    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/temp_17
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.325    12.274 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/Q_i_2__53/O
                         net (fo=3, routed)           0.302    12.576    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/temp_19
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.341    12.917 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/Q_i_2__52/O
                         net (fo=3, routed)           0.759    13.676    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/temp_21
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.357    14.033 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/Q_i_2__51/O
                         net (fo=3, routed)           1.162    15.194    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/temp_23
    SLICE_X49Y72         LUT5 (Prop_lut5_I2_O)        0.360    15.554 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/Q_i_2__50/O
                         net (fo=3, routed)           0.422    15.977    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/temp_25
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.328    16.305 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/Q_i_2__49/O
                         net (fo=3, routed)           0.769    17.074    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/temp_27
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.320    17.394 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/Q_i_2__48/O
                         net (fo=3, routed)           0.886    18.280    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/temp_29
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.341    18.621 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/Q_i_2__47/O
                         net (fo=3, routed)           0.748    19.369    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/temp_31
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.357    19.726 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/Q_i_2__46/O
                         net (fo=3, routed)           0.305    20.030    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/temp_33
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.343    20.373 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/Q_i_2__45/O
                         net (fo=3, routed)           0.770    21.143    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/temp_35
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.381    21.524 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/Q_i_2__44/O
                         net (fo=3, routed)           0.305    21.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/temp_37
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.343    22.172 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/Q_i_2__43/O
                         net (fo=3, routed)           0.433    22.605    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/temp_39
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.350    22.955 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/Q_i_2__42/O
                         net (fo=3, routed)           0.280    23.235    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/temp_41
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.325    23.560 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/Q_i_2__41/O
                         net (fo=3, routed)           0.871    24.431    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/temp_43
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.327    24.758 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/Q_i_2__40/O
                         net (fo=3, routed)           0.280    25.038    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/temp_45
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.325    25.363 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/Q_i_2__39/O
                         net (fo=3, routed)           0.592    25.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/temp_47
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.358    26.313 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/Q_i_2__38/O
                         net (fo=3, routed)           0.280    26.593    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/temp_49
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.325    26.918 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/Q_i_2__37/O
                         net (fo=3, routed)           0.821    27.739    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/temp_51
    SLICE_X32Y74         LUT5 (Prop_lut5_I2_O)        0.325    28.064 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/Q_i_2__36/O
                         net (fo=3, routed)           0.919    28.984    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/temp_53
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.374    29.358 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/Q_i_2__35/O
                         net (fo=3, routed)           0.305    29.662    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/temp_55
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.343    30.005 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/Q_i_2__34/O
                         net (fo=3, routed)           0.569    30.574    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/temp_57
    SLICE_X35Y80         LUT5 (Prop_lut5_I2_O)        0.350    30.924 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/Q_i_2__33/O
                         net (fo=3, routed)           0.280    31.204    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[60].FF/temp_59
    SLICE_X35Y80         LUT5 (Prop_lut5_I3_O)        0.332    31.536 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[60].FF/Q_i_1__185/O
                         net (fo=1, routed)           0.568    32.104    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[60].reg/Q_reg_0[0]
    SLICE_X35Y80         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[60].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.469   202.648    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[60].reg/Clock
    SLICE_X35Y80         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[60].reg/Q_reg/C
                         clock pessimism              0.229   202.877    
                         clock uncertainty           -3.000   199.877    
    SLICE_X35Y80         FDCE (Setup_fdce_C_D)       -0.081   199.796    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[60].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.796    
                         arrival time                         -32.104    
  -------------------------------------------------------------------
                         slack                                167.692    

Slack (MET) :             167.774ns  (required time - arrival time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[62].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.248ns  (logic 10.612ns (36.283%)  route 18.636ns (63.717%))
  Logic Levels:           31  (LUT5=30 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 202.649 - 200.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.641     2.935    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Clock
    SLICE_X37Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456     3.391 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/Q
                         net (fo=4, routed)           1.160     4.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/R[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124     4.675 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/Q_i_2__61/O
                         net (fo=3, routed)           0.622     5.297    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/temp_3
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.116     5.413 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/Q_i_2__60/O
                         net (fo=3, routed)           0.455     5.868    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/temp_5
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.321     6.189 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/Q_i_2__59/O
                         net (fo=3, routed)           0.871     7.060    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/temp_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I2_O)        0.374     7.434 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/Q_i_2__58/O
                         net (fo=3, routed)           1.002     8.436    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/temp_9
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.360     8.796 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/Q_i_2__57/O
                         net (fo=3, routed)           0.472     9.268    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/temp_11
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.321     9.589 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/Q_i_2__56/O
                         net (fo=3, routed)           0.962    10.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/temp_13
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.360    10.911 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/Q_i_2__55/O
                         net (fo=3, routed)           0.280    11.191    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/temp_15
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.325    11.516 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/Q_i_2__54/O
                         net (fo=3, routed)           0.433    11.949    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/temp_17
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.325    12.274 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/Q_i_2__53/O
                         net (fo=3, routed)           0.302    12.576    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/temp_19
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.341    12.917 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/Q_i_2__52/O
                         net (fo=3, routed)           0.759    13.676    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/temp_21
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.357    14.033 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/Q_i_2__51/O
                         net (fo=3, routed)           1.162    15.194    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/temp_23
    SLICE_X49Y72         LUT5 (Prop_lut5_I2_O)        0.360    15.554 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/Q_i_2__50/O
                         net (fo=3, routed)           0.422    15.977    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/temp_25
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.328    16.305 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/Q_i_2__49/O
                         net (fo=3, routed)           0.769    17.074    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/temp_27
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.320    17.394 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/Q_i_2__48/O
                         net (fo=3, routed)           0.886    18.280    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/temp_29
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.341    18.621 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/Q_i_2__47/O
                         net (fo=3, routed)           0.748    19.369    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/temp_31
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.357    19.726 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/Q_i_2__46/O
                         net (fo=3, routed)           0.305    20.030    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/temp_33
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.343    20.373 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/Q_i_2__45/O
                         net (fo=3, routed)           0.770    21.143    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/temp_35
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.381    21.524 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/Q_i_2__44/O
                         net (fo=3, routed)           0.305    21.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/temp_37
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.343    22.172 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/Q_i_2__43/O
                         net (fo=3, routed)           0.433    22.605    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/temp_39
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.350    22.955 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/Q_i_2__42/O
                         net (fo=3, routed)           0.280    23.235    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/temp_41
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.325    23.560 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/Q_i_2__41/O
                         net (fo=3, routed)           0.871    24.431    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/temp_43
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.327    24.758 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/Q_i_2__40/O
                         net (fo=3, routed)           0.280    25.038    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/temp_45
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.325    25.363 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/Q_i_2__39/O
                         net (fo=3, routed)           0.592    25.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/temp_47
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.358    26.313 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/Q_i_2__38/O
                         net (fo=3, routed)           0.280    26.593    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/temp_49
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.325    26.918 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/Q_i_2__37/O
                         net (fo=3, routed)           0.821    27.739    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/temp_51
    SLICE_X32Y74         LUT5 (Prop_lut5_I2_O)        0.325    28.064 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/Q_i_2__36/O
                         net (fo=3, routed)           0.919    28.984    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/temp_53
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.374    29.358 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/Q_i_2__35/O
                         net (fo=3, routed)           0.305    29.662    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/temp_55
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.343    30.005 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/Q_i_2__34/O
                         net (fo=3, routed)           0.569    30.574    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/temp_57
    SLICE_X35Y80         LUT5 (Prop_lut5_I2_O)        0.350    30.924 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/Q_i_2__33/O
                         net (fo=3, routed)           0.280    31.204    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[60].FF/temp_59
    SLICE_X35Y80         LUT5 (Prop_lut5_I2_O)        0.325    31.529 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[60].FF/Q_i_2__32/O
                         net (fo=3, routed)           0.322    31.851    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[62].FF/temp_61
    SLICE_X34Y81         LUT5 (Prop_lut5_I3_O)        0.332    32.183 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[62].FF/Q_i_1__183/O
                         net (fo=1, routed)           0.000    32.183    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[62].reg/Q_reg_0[0]
    SLICE_X34Y81         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[62].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.470   202.649    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[62].reg/Clock
    SLICE_X34Y81         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[62].reg/Q_reg/C
                         clock pessimism              0.229   202.878    
                         clock uncertainty           -3.000   199.878    
    SLICE_X34Y81         FDCE (Setup_fdce_C_D)        0.079   199.957    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[62].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.957    
                         arrival time                         -32.183    
  -------------------------------------------------------------------
                         slack                                167.774    

Slack (MET) :             168.371ns  (required time - arrival time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[59].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.602ns  (logic 10.287ns (35.966%)  route 18.315ns (64.034%))
  Logic Levels:           30  (LUT3=1 LUT5=28 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 202.648 - 200.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.641     2.935    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Clock
    SLICE_X37Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456     3.391 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/Q
                         net (fo=4, routed)           1.160     4.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/R[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124     4.675 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/Q_i_2__61/O
                         net (fo=3, routed)           0.622     5.297    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/temp_3
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.116     5.413 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/Q_i_2__60/O
                         net (fo=3, routed)           0.455     5.868    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/temp_5
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.321     6.189 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/Q_i_2__59/O
                         net (fo=3, routed)           0.871     7.060    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/temp_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I2_O)        0.374     7.434 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/Q_i_2__58/O
                         net (fo=3, routed)           1.002     8.436    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/temp_9
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.360     8.796 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/Q_i_2__57/O
                         net (fo=3, routed)           0.472     9.268    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/temp_11
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.321     9.589 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/Q_i_2__56/O
                         net (fo=3, routed)           0.962    10.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/temp_13
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.360    10.911 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/Q_i_2__55/O
                         net (fo=3, routed)           0.280    11.191    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/temp_15
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.325    11.516 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/Q_i_2__54/O
                         net (fo=3, routed)           0.433    11.949    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/temp_17
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.325    12.274 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/Q_i_2__53/O
                         net (fo=3, routed)           0.302    12.576    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/temp_19
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.341    12.917 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/Q_i_2__52/O
                         net (fo=3, routed)           0.759    13.676    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/temp_21
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.357    14.033 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/Q_i_2__51/O
                         net (fo=3, routed)           1.162    15.194    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/temp_23
    SLICE_X49Y72         LUT5 (Prop_lut5_I2_O)        0.360    15.554 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/Q_i_2__50/O
                         net (fo=3, routed)           0.422    15.977    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/temp_25
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.328    16.305 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/Q_i_2__49/O
                         net (fo=3, routed)           0.769    17.074    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/temp_27
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.320    17.394 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/Q_i_2__48/O
                         net (fo=3, routed)           0.886    18.280    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/temp_29
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.341    18.621 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/Q_i_2__47/O
                         net (fo=3, routed)           0.748    19.369    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/temp_31
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.357    19.726 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/Q_i_2__46/O
                         net (fo=3, routed)           0.305    20.030    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/temp_33
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.343    20.373 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/Q_i_2__45/O
                         net (fo=3, routed)           0.770    21.143    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/temp_35
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.381    21.524 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/Q_i_2__44/O
                         net (fo=3, routed)           0.305    21.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/temp_37
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.343    22.172 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/Q_i_2__43/O
                         net (fo=3, routed)           0.433    22.605    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/temp_39
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.350    22.955 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/Q_i_2__42/O
                         net (fo=3, routed)           0.280    23.235    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/temp_41
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.325    23.560 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/Q_i_2__41/O
                         net (fo=3, routed)           0.871    24.431    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/temp_43
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.327    24.758 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/Q_i_2__40/O
                         net (fo=3, routed)           0.280    25.038    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/temp_45
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.325    25.363 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/Q_i_2__39/O
                         net (fo=3, routed)           0.592    25.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/temp_47
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.358    26.313 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/Q_i_2__38/O
                         net (fo=3, routed)           0.280    26.593    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/temp_49
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.325    26.918 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/Q_i_2__37/O
                         net (fo=3, routed)           0.821    27.739    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/temp_51
    SLICE_X32Y74         LUT5 (Prop_lut5_I2_O)        0.325    28.064 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/Q_i_2__36/O
                         net (fo=3, routed)           0.919    28.984    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/temp_53
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.374    29.358 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/Q_i_2__35/O
                         net (fo=3, routed)           0.305    29.662    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/temp_55
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.343    30.005 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/Q_i_2__34/O
                         net (fo=3, routed)           0.569    30.574    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/temp_57
    SLICE_X35Y80         LUT5 (Prop_lut5_I2_O)        0.350    30.924 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/Q_i_2__33/O
                         net (fo=3, routed)           0.281    31.205    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[59].FF/temp_59
    SLICE_X35Y80         LUT3 (Prop_lut3_I2_O)        0.332    31.537 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[59].FF/Q_i_1__186/O
                         net (fo=1, routed)           0.000    31.537    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[59].reg/Q_reg_0[0]
    SLICE_X35Y80         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[59].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.469   202.648    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[59].reg/Clock
    SLICE_X35Y80         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[59].reg/Q_reg/C
                         clock pessimism              0.229   202.877    
                         clock uncertainty           -3.000   199.877    
    SLICE_X35Y80         FDCE (Setup_fdce_C_D)        0.031   199.908    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[59].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.908    
                         arrival time                         -31.537    
  -------------------------------------------------------------------
                         slack                                168.371    

Slack (MET) :             168.522ns  (required time - arrival time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[58].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.373ns  (logic 9.960ns (35.104%)  route 18.413ns (64.896%))
  Logic Levels:           29  (LUT5=28 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 202.648 - 200.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.641     2.935    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Clock
    SLICE_X37Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456     3.391 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/Q
                         net (fo=4, routed)           1.160     4.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/R[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124     4.675 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/Q_i_2__61/O
                         net (fo=3, routed)           0.622     5.297    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/temp_3
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.116     5.413 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/Q_i_2__60/O
                         net (fo=3, routed)           0.455     5.868    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/temp_5
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.321     6.189 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/Q_i_2__59/O
                         net (fo=3, routed)           0.871     7.060    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/temp_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I2_O)        0.374     7.434 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/Q_i_2__58/O
                         net (fo=3, routed)           1.002     8.436    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/temp_9
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.360     8.796 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/Q_i_2__57/O
                         net (fo=3, routed)           0.472     9.268    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/temp_11
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.321     9.589 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/Q_i_2__56/O
                         net (fo=3, routed)           0.962    10.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/temp_13
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.360    10.911 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/Q_i_2__55/O
                         net (fo=3, routed)           0.280    11.191    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/temp_15
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.325    11.516 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/Q_i_2__54/O
                         net (fo=3, routed)           0.433    11.949    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/temp_17
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.325    12.274 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/Q_i_2__53/O
                         net (fo=3, routed)           0.302    12.576    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/temp_19
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.341    12.917 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/Q_i_2__52/O
                         net (fo=3, routed)           0.759    13.676    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/temp_21
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.357    14.033 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/Q_i_2__51/O
                         net (fo=3, routed)           1.162    15.194    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/temp_23
    SLICE_X49Y72         LUT5 (Prop_lut5_I2_O)        0.360    15.554 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/Q_i_2__50/O
                         net (fo=3, routed)           0.422    15.977    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/temp_25
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.328    16.305 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/Q_i_2__49/O
                         net (fo=3, routed)           0.769    17.074    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/temp_27
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.320    17.394 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/Q_i_2__48/O
                         net (fo=3, routed)           0.886    18.280    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/temp_29
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.341    18.621 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/Q_i_2__47/O
                         net (fo=3, routed)           0.748    19.369    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/temp_31
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.357    19.726 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/Q_i_2__46/O
                         net (fo=3, routed)           0.305    20.030    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/temp_33
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.343    20.373 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/Q_i_2__45/O
                         net (fo=3, routed)           0.770    21.143    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/temp_35
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.381    21.524 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/Q_i_2__44/O
                         net (fo=3, routed)           0.305    21.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/temp_37
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.343    22.172 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/Q_i_2__43/O
                         net (fo=3, routed)           0.433    22.605    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/temp_39
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.350    22.955 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/Q_i_2__42/O
                         net (fo=3, routed)           0.280    23.235    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/temp_41
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.325    23.560 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/Q_i_2__41/O
                         net (fo=3, routed)           0.871    24.431    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/temp_43
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.327    24.758 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/Q_i_2__40/O
                         net (fo=3, routed)           0.280    25.038    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/temp_45
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.325    25.363 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/Q_i_2__39/O
                         net (fo=3, routed)           0.592    25.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/temp_47
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.358    26.313 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/Q_i_2__38/O
                         net (fo=3, routed)           0.280    26.593    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/temp_49
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.325    26.918 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/Q_i_2__37/O
                         net (fo=3, routed)           0.821    27.739    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/temp_51
    SLICE_X32Y74         LUT5 (Prop_lut5_I2_O)        0.325    28.064 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/Q_i_2__36/O
                         net (fo=3, routed)           0.919    28.984    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/temp_53
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.374    29.358 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/Q_i_2__35/O
                         net (fo=3, routed)           0.305    29.662    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/temp_55
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.343    30.005 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/Q_i_2__34/O
                         net (fo=3, routed)           0.569    30.574    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/temp_57
    SLICE_X35Y80         LUT5 (Prop_lut5_I3_O)        0.355    30.929 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[58].FF/Q_i_1__187/O
                         net (fo=1, routed)           0.379    31.308    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[58].reg/Q_reg_0[0]
    SLICE_X35Y80         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[58].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.469   202.648    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[58].reg/Clock
    SLICE_X35Y80         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[58].reg/Q_reg/C
                         clock pessimism              0.229   202.877    
                         clock uncertainty           -3.000   199.877    
    SLICE_X35Y80         FDCE (Setup_fdce_C_D)       -0.047   199.830    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[58].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.830    
                         arrival time                         -31.308    
  -------------------------------------------------------------------
                         slack                                168.522    

Slack (MET) :             168.983ns  (required time - arrival time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[57].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.988ns  (logic 9.960ns (35.587%)  route 18.028ns (64.413%))
  Logic Levels:           29  (LUT3=1 LUT5=27 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 202.648 - 200.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.641     2.935    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Clock
    SLICE_X37Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456     3.391 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/Q
                         net (fo=4, routed)           1.160     4.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/R[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124     4.675 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/Q_i_2__61/O
                         net (fo=3, routed)           0.622     5.297    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/temp_3
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.116     5.413 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/Q_i_2__60/O
                         net (fo=3, routed)           0.455     5.868    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/temp_5
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.321     6.189 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/Q_i_2__59/O
                         net (fo=3, routed)           0.871     7.060    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/temp_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I2_O)        0.374     7.434 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/Q_i_2__58/O
                         net (fo=3, routed)           1.002     8.436    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/temp_9
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.360     8.796 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/Q_i_2__57/O
                         net (fo=3, routed)           0.472     9.268    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/temp_11
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.321     9.589 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/Q_i_2__56/O
                         net (fo=3, routed)           0.962    10.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/temp_13
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.360    10.911 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/Q_i_2__55/O
                         net (fo=3, routed)           0.280    11.191    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/temp_15
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.325    11.516 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/Q_i_2__54/O
                         net (fo=3, routed)           0.433    11.949    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/temp_17
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.325    12.274 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/Q_i_2__53/O
                         net (fo=3, routed)           0.302    12.576    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/temp_19
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.341    12.917 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/Q_i_2__52/O
                         net (fo=3, routed)           0.759    13.676    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/temp_21
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.357    14.033 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/Q_i_2__51/O
                         net (fo=3, routed)           1.162    15.194    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/temp_23
    SLICE_X49Y72         LUT5 (Prop_lut5_I2_O)        0.360    15.554 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/Q_i_2__50/O
                         net (fo=3, routed)           0.422    15.977    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/temp_25
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.328    16.305 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/Q_i_2__49/O
                         net (fo=3, routed)           0.769    17.074    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/temp_27
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.320    17.394 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/Q_i_2__48/O
                         net (fo=3, routed)           0.886    18.280    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/temp_29
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.341    18.621 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/Q_i_2__47/O
                         net (fo=3, routed)           0.748    19.369    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/temp_31
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.357    19.726 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/Q_i_2__46/O
                         net (fo=3, routed)           0.305    20.030    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/temp_33
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.343    20.373 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/Q_i_2__45/O
                         net (fo=3, routed)           0.770    21.143    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/temp_35
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.381    21.524 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/Q_i_2__44/O
                         net (fo=3, routed)           0.305    21.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/temp_37
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.343    22.172 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/Q_i_2__43/O
                         net (fo=3, routed)           0.433    22.605    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/temp_39
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.350    22.955 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/Q_i_2__42/O
                         net (fo=3, routed)           0.280    23.235    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/temp_41
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.325    23.560 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/Q_i_2__41/O
                         net (fo=3, routed)           0.871    24.431    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/temp_43
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.327    24.758 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/Q_i_2__40/O
                         net (fo=3, routed)           0.280    25.038    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/temp_45
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.325    25.363 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/Q_i_2__39/O
                         net (fo=3, routed)           0.592    25.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/temp_47
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.358    26.313 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/Q_i_2__38/O
                         net (fo=3, routed)           0.280    26.593    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/temp_49
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.325    26.918 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/Q_i_2__37/O
                         net (fo=3, routed)           0.821    27.739    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/temp_51
    SLICE_X32Y74         LUT5 (Prop_lut5_I2_O)        0.325    28.064 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/Q_i_2__36/O
                         net (fo=3, routed)           0.919    28.984    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/temp_53
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.374    29.358 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/Q_i_2__35/O
                         net (fo=3, routed)           0.305    29.662    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/temp_55
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.343    30.005 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/Q_i_2__34/O
                         net (fo=3, routed)           0.563    30.568    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[57].FF/temp_57
    SLICE_X35Y80         LUT3 (Prop_lut3_I2_O)        0.355    30.923 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[57].FF/Q_i_1__188/O
                         net (fo=1, routed)           0.000    30.923    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[57].reg/Q_reg_0[0]
    SLICE_X35Y80         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[57].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.469   202.648    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[57].reg/Clock
    SLICE_X35Y80         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[57].reg/Q_reg/C
                         clock pessimism              0.229   202.877    
                         clock uncertainty           -3.000   199.877    
    SLICE_X35Y80         FDCE (Setup_fdce_C_D)        0.029   199.906    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[57].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.906    
                         arrival time                         -30.923    
  -------------------------------------------------------------------
                         slack                                168.983    

Slack (MET) :             169.487ns  (required time - arrival time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[56].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.407ns  (logic 9.610ns (35.064%)  route 17.797ns (64.936%))
  Logic Levels:           28  (LUT5=27 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 202.645 - 200.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.641     2.935    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Clock
    SLICE_X37Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456     3.391 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/Q
                         net (fo=4, routed)           1.160     4.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/R[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124     4.675 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/Q_i_2__61/O
                         net (fo=3, routed)           0.622     5.297    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/temp_3
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.116     5.413 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/Q_i_2__60/O
                         net (fo=3, routed)           0.455     5.868    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/temp_5
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.321     6.189 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/Q_i_2__59/O
                         net (fo=3, routed)           0.871     7.060    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/temp_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I2_O)        0.374     7.434 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/Q_i_2__58/O
                         net (fo=3, routed)           1.002     8.436    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/temp_9
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.360     8.796 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/Q_i_2__57/O
                         net (fo=3, routed)           0.472     9.268    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/temp_11
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.321     9.589 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/Q_i_2__56/O
                         net (fo=3, routed)           0.962    10.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/temp_13
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.360    10.911 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/Q_i_2__55/O
                         net (fo=3, routed)           0.280    11.191    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/temp_15
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.325    11.516 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/Q_i_2__54/O
                         net (fo=3, routed)           0.433    11.949    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/temp_17
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.325    12.274 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/Q_i_2__53/O
                         net (fo=3, routed)           0.302    12.576    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/temp_19
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.341    12.917 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/Q_i_2__52/O
                         net (fo=3, routed)           0.759    13.676    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/temp_21
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.357    14.033 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/Q_i_2__51/O
                         net (fo=3, routed)           1.162    15.194    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/temp_23
    SLICE_X49Y72         LUT5 (Prop_lut5_I2_O)        0.360    15.554 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/Q_i_2__50/O
                         net (fo=3, routed)           0.422    15.977    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/temp_25
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.328    16.305 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/Q_i_2__49/O
                         net (fo=3, routed)           0.769    17.074    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/temp_27
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.320    17.394 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/Q_i_2__48/O
                         net (fo=3, routed)           0.886    18.280    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/temp_29
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.341    18.621 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/Q_i_2__47/O
                         net (fo=3, routed)           0.748    19.369    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/temp_31
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.357    19.726 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/Q_i_2__46/O
                         net (fo=3, routed)           0.305    20.030    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/temp_33
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.343    20.373 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/Q_i_2__45/O
                         net (fo=3, routed)           0.770    21.143    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/temp_35
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.381    21.524 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/Q_i_2__44/O
                         net (fo=3, routed)           0.305    21.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/temp_37
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.343    22.172 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/Q_i_2__43/O
                         net (fo=3, routed)           0.433    22.605    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/temp_39
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.350    22.955 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/Q_i_2__42/O
                         net (fo=3, routed)           0.280    23.235    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/temp_41
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.325    23.560 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/Q_i_2__41/O
                         net (fo=3, routed)           0.871    24.431    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/temp_43
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.327    24.758 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/Q_i_2__40/O
                         net (fo=3, routed)           0.280    25.038    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/temp_45
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.325    25.363 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/Q_i_2__39/O
                         net (fo=3, routed)           0.592    25.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/temp_47
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.358    26.313 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/Q_i_2__38/O
                         net (fo=3, routed)           0.280    26.593    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/temp_49
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.325    26.918 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/Q_i_2__37/O
                         net (fo=3, routed)           0.821    27.739    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/temp_51
    SLICE_X32Y74         LUT5 (Prop_lut5_I2_O)        0.325    28.064 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/Q_i_2__36/O
                         net (fo=3, routed)           0.919    28.984    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/temp_53
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.374    29.358 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/Q_i_2__35/O
                         net (fo=3, routed)           0.305    29.662    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/temp_55
    SLICE_X34Y77         LUT5 (Prop_lut5_I3_O)        0.348    30.010 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[56].FF/Q_i_1__189/O
                         net (fo=1, routed)           0.332    30.342    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[56].reg/Q_reg_0[0]
    SLICE_X34Y77         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[56].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.466   202.645    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[56].reg/Clock
    SLICE_X34Y77         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[56].reg/Q_reg/C
                         clock pessimism              0.229   202.874    
                         clock uncertainty           -3.000   199.874    
    SLICE_X34Y77         FDCE (Setup_fdce_C_D)       -0.045   199.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[56].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.829    
                         arrival time                         -30.342    
  -------------------------------------------------------------------
                         slack                                169.487    

Slack (MET) :             169.947ns  (required time - arrival time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[55].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.071ns  (logic 9.610ns (35.499%)  route 17.461ns (64.501%))
  Logic Levels:           28  (LUT3=1 LUT5=26 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 202.645 - 200.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.641     2.935    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Clock
    SLICE_X37Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456     3.391 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/Q
                         net (fo=4, routed)           1.160     4.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/R[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124     4.675 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/Q_i_2__61/O
                         net (fo=3, routed)           0.622     5.297    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/temp_3
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.116     5.413 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/Q_i_2__60/O
                         net (fo=3, routed)           0.455     5.868    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/temp_5
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.321     6.189 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/Q_i_2__59/O
                         net (fo=3, routed)           0.871     7.060    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/temp_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I2_O)        0.374     7.434 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/Q_i_2__58/O
                         net (fo=3, routed)           1.002     8.436    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/temp_9
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.360     8.796 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/Q_i_2__57/O
                         net (fo=3, routed)           0.472     9.268    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/temp_11
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.321     9.589 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/Q_i_2__56/O
                         net (fo=3, routed)           0.962    10.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/temp_13
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.360    10.911 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/Q_i_2__55/O
                         net (fo=3, routed)           0.280    11.191    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/temp_15
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.325    11.516 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/Q_i_2__54/O
                         net (fo=3, routed)           0.433    11.949    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/temp_17
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.325    12.274 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/Q_i_2__53/O
                         net (fo=3, routed)           0.302    12.576    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/temp_19
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.341    12.917 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/Q_i_2__52/O
                         net (fo=3, routed)           0.759    13.676    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/temp_21
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.357    14.033 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/Q_i_2__51/O
                         net (fo=3, routed)           1.162    15.194    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/temp_23
    SLICE_X49Y72         LUT5 (Prop_lut5_I2_O)        0.360    15.554 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/Q_i_2__50/O
                         net (fo=3, routed)           0.422    15.977    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/temp_25
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.328    16.305 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/Q_i_2__49/O
                         net (fo=3, routed)           0.769    17.074    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/temp_27
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.320    17.394 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/Q_i_2__48/O
                         net (fo=3, routed)           0.886    18.280    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/temp_29
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.341    18.621 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/Q_i_2__47/O
                         net (fo=3, routed)           0.748    19.369    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/temp_31
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.357    19.726 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/Q_i_2__46/O
                         net (fo=3, routed)           0.305    20.030    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/temp_33
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.343    20.373 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/Q_i_2__45/O
                         net (fo=3, routed)           0.770    21.143    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/temp_35
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.381    21.524 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/Q_i_2__44/O
                         net (fo=3, routed)           0.305    21.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/temp_37
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.343    22.172 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/Q_i_2__43/O
                         net (fo=3, routed)           0.433    22.605    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/temp_39
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.350    22.955 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/Q_i_2__42/O
                         net (fo=3, routed)           0.280    23.235    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/temp_41
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.325    23.560 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/Q_i_2__41/O
                         net (fo=3, routed)           0.871    24.431    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/temp_43
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.327    24.758 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/Q_i_2__40/O
                         net (fo=3, routed)           0.280    25.038    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/temp_45
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.325    25.363 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/Q_i_2__39/O
                         net (fo=3, routed)           0.592    25.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/temp_47
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.358    26.313 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/Q_i_2__38/O
                         net (fo=3, routed)           0.280    26.593    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/temp_49
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.325    26.918 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/Q_i_2__37/O
                         net (fo=3, routed)           0.821    27.739    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/temp_51
    SLICE_X32Y74         LUT5 (Prop_lut5_I2_O)        0.325    28.064 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/Q_i_2__36/O
                         net (fo=3, routed)           0.919    28.984    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/temp_53
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.374    29.358 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/Q_i_2__35/O
                         net (fo=3, routed)           0.301    29.658    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[55].FF/temp_55
    SLICE_X34Y77         LUT3 (Prop_lut3_I2_O)        0.348    30.006 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[55].FF/Q_i_1__190/O
                         net (fo=1, routed)           0.000    30.006    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[55].reg/Q_reg_0[0]
    SLICE_X34Y77         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[55].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.466   202.645    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[55].reg/Clock
    SLICE_X34Y77         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[55].reg/Q_reg/C
                         clock pessimism              0.229   202.874    
                         clock uncertainty           -3.000   199.874    
    SLICE_X34Y77         FDCE (Setup_fdce_C_D)        0.079   199.953    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[55].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.953    
                         arrival time                         -30.006    
  -------------------------------------------------------------------
                         slack                                169.947    

Slack (MET) :             169.958ns  (required time - arrival time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[54].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.965ns  (logic 9.236ns (34.252%)  route 17.729ns (65.748%))
  Logic Levels:           27  (LUT5=26 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 202.645 - 200.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.641     2.935    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Clock
    SLICE_X37Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.456     3.391 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[1].reg/Q_reg/Q
                         net (fo=4, routed)           1.160     4.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/R[1]
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124     4.675 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[2].FF/Q_i_2__61/O
                         net (fo=3, routed)           0.622     5.297    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/temp_3
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.116     5.413 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[4].FF/Q_i_2__60/O
                         net (fo=3, routed)           0.455     5.868    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/temp_5
    SLICE_X38Y68         LUT5 (Prop_lut5_I2_O)        0.321     6.189 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[6].FF/Q_i_2__59/O
                         net (fo=3, routed)           0.871     7.060    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/temp_7
    SLICE_X41Y68         LUT5 (Prop_lut5_I2_O)        0.374     7.434 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[8].FF/Q_i_2__58/O
                         net (fo=3, routed)           1.002     8.436    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/temp_9
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.360     8.796 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[10].FF/Q_i_2__57/O
                         net (fo=3, routed)           0.472     9.268    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/temp_11
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.321     9.589 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[12].FF/Q_i_2__56/O
                         net (fo=3, routed)           0.962    10.551    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/temp_13
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.360    10.911 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[14].FF/Q_i_2__55/O
                         net (fo=3, routed)           0.280    11.191    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/temp_15
    SLICE_X41Y69         LUT5 (Prop_lut5_I2_O)        0.325    11.516 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[16].FF/Q_i_2__54/O
                         net (fo=3, routed)           0.433    11.949    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/temp_17
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.325    12.274 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[18].FF/Q_i_2__53/O
                         net (fo=3, routed)           0.302    12.576    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/temp_19
    SLICE_X42Y69         LUT5 (Prop_lut5_I2_O)        0.341    12.917 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[20].FF/Q_i_2__52/O
                         net (fo=3, routed)           0.759    13.676    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/temp_21
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.357    14.033 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[22].FF/Q_i_2__51/O
                         net (fo=3, routed)           1.162    15.194    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/temp_23
    SLICE_X49Y72         LUT5 (Prop_lut5_I2_O)        0.360    15.554 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[24].FF/Q_i_2__50/O
                         net (fo=3, routed)           0.422    15.977    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/temp_25
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.328    16.305 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[26].FF/Q_i_2__49/O
                         net (fo=3, routed)           0.769    17.074    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/temp_27
    SLICE_X50Y77         LUT5 (Prop_lut5_I2_O)        0.320    17.394 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[28].FF/Q_i_2__48/O
                         net (fo=3, routed)           0.886    18.280    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/temp_29
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.341    18.621 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[30].FF/Q_i_2__47/O
                         net (fo=3, routed)           0.748    19.369    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/temp_31
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.357    19.726 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[32].FF/Q_i_2__46/O
                         net (fo=3, routed)           0.305    20.030    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/temp_33
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.343    20.373 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[34].FF/Q_i_2__45/O
                         net (fo=3, routed)           0.770    21.143    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/temp_35
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.381    21.524 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[36].FF/Q_i_2__44/O
                         net (fo=3, routed)           0.305    21.829    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/temp_37
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.343    22.172 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[38].FF/Q_i_2__43/O
                         net (fo=3, routed)           0.433    22.605    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/temp_39
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.350    22.955 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[40].FF/Q_i_2__42/O
                         net (fo=3, routed)           0.280    23.235    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/temp_41
    SLICE_X33Y69         LUT5 (Prop_lut5_I2_O)        0.325    23.560 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[42].FF/Q_i_2__41/O
                         net (fo=3, routed)           0.871    24.431    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/temp_43
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.327    24.758 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[44].FF/Q_i_2__40/O
                         net (fo=3, routed)           0.280    25.038    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/temp_45
    SLICE_X27Y72         LUT5 (Prop_lut5_I2_O)        0.325    25.363 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[46].FF/Q_i_2__39/O
                         net (fo=3, routed)           0.592    25.955    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/temp_47
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.358    26.313 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[48].FF/Q_i_2__38/O
                         net (fo=3, routed)           0.280    26.593    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/temp_49
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.325    26.918 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[50].FF/Q_i_2__37/O
                         net (fo=3, routed)           0.821    27.739    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/temp_51
    SLICE_X32Y74         LUT5 (Prop_lut5_I2_O)        0.325    28.064 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[52].FF/Q_i_2__36/O
                         net (fo=3, routed)           0.919    28.984    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/temp_53
    SLICE_X34Y77         LUT5 (Prop_lut5_I3_O)        0.348    29.332 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/muld/FF[54].FF/Q_i_1__191/O
                         net (fo=1, routed)           0.568    29.900    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[54].reg/Q_reg_0[0]
    SLICE_X34Y77         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[54].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.466   202.645    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[54].reg/Clock
    SLICE_X34Y77         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[54].reg/Q_reg/C
                         clock pessimism              0.229   202.874    
                         clock uncertainty           -3.000   199.874    
    SLICE_X34Y77         FDCE (Setup_fdce_C_D)       -0.016   199.858    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[54].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.858    
                         arrival time                         -29.900    
  -------------------------------------------------------------------
                         slack                                169.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.574     0.910    CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y88         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.056     1.106    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X30Y88         SRLC32E                                      r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.842     1.208    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/B_reg/reg[30].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.883%)  route 0.281ns (63.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/LAB_CPU/CPU_0/U0/B_reg/reg[30].reg/Clock
    SLICE_X38Y90         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/B_reg/reg[30].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  CPU_0_i/LAB_CPU/CPU_0/U0/B_reg/reg[30].reg/Q_reg/Q
                         net (fo=5, routed)           0.281     1.335    CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[14]
    RAMB36_X2Y17         RAMB36E1                                     r  CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.862     1.228    CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     1.260    CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.371%)  route 0.275ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.559     0.895    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X32Y99         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.275     1.333    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/areset_d1
    SLICE_X32Y102        FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.912     1.278    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y102        FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y102        FDRE (Hold_fdre_C_R)         0.009     1.252    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.016%)  route 0.159ns (52.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.572     0.908    CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.159     1.207    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X26Y86         SRLC32E                                      r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.838     1.204    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.285%)  route 0.321ns (58.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.577     0.913    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.321     1.362    CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X29Y100        LUT4 (Prop_lut4_I3_O)        0.098     1.460 r  CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.460    CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X29Y100        FDRE                                         r  CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.931     1.297    CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y100        FDRE                                         r  CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.554     0.890    CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y86         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.115     1.146    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y87         SRLC32E                                      r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.821     1.187    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.264     0.923    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.032    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[27].reg/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/MUL_LO/reg[27].reg/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.258%)  route 0.276ns (62.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.542     0.878    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[27].reg/Clock
    SLICE_X50Y77         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[27].reg/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.164     1.042 r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[27].reg/Q_reg/Q
                         net (fo=4, routed)           0.276     1.318    CPU_0_i/LAB_CPU/CPU_0/U0/MUL_LO/reg[27].reg/R[0]
    SLICE_X47Y77         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL_LO/reg[27].reg/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.811     1.177    CPU_0_i/LAB_CPU/CPU_0/U0/MUL_LO/reg[27].reg/Clock
    SLICE_X47Y77         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/MUL_LO/reg[27].reg/Q_reg/C
                         clock pessimism             -0.035     1.142    
    SLICE_X47Y77         FDCE (Hold_fdce_C_D)         0.059     1.201    CPU_0_i/LAB_CPU/CPU_0/U0/MUL_LO/reg[27].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.575     0.911    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.107    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X29Y92         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.843     1.209    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.078     0.989    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.576     0.912    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y95         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.108    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X31Y95         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.844     1.210    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y95         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)         0.078     0.990    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.575     0.911    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.107    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X29Y92         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.843     1.209    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.076     0.987    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y17    CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y17    CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16    CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16    CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y72    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[25].reg/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X50Y75    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[26].reg/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X50Y77    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[27].reg/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X50Y77    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[28].reg/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X42Y68    CPU_0_i/LAB_CPU/CPU_0/U0/MUL/prd/reg[29].reg/Q_reg/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X30Y90    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X30Y88    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X26Y88    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X30Y88    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X26Y88    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X26Y88    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X26Y88    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X34Y92    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X30Y90    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X34Y92    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X30Y85    CPU_0_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X34Y87    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X30Y86    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X34Y87    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X30Y86    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X26Y86    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X34Y87    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X26Y86    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X34Y95    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         100.000     99.020     SLICE_X30Y86    CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      182.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             182.589ns  (required time - arrival time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[21].reg/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.827ns  (logic 0.456ns (3.298%)  route 13.371ns (96.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 202.635 - 200.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.648     2.942    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)       13.371    16.769    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[21].reg/Reset
    SLICE_X52Y68         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[21].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.456   202.635    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[21].reg/Clock
    SLICE_X52Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[21].reg/Q_reg/C
                         clock pessimism              0.129   202.764    
                         clock uncertainty           -3.000   199.764    
    SLICE_X52Y68         FDCE (Recov_fdce_C_CLR)     -0.405   199.359    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[21].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.359    
                         arrival time                         -16.769    
  -------------------------------------------------------------------
                         slack                                182.589    

Slack (MET) :             182.589ns  (required time - arrival time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[23].reg/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.827ns  (logic 0.456ns (3.298%)  route 13.371ns (96.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 202.635 - 200.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.648     2.942    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)       13.371    16.769    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[23].reg/Reset
    SLICE_X52Y68         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[23].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.456   202.635    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[23].reg/Clock
    SLICE_X52Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[23].reg/Q_reg/C
                         clock pessimism              0.129   202.764    
                         clock uncertainty           -3.000   199.764    
    SLICE_X52Y68         FDCE (Recov_fdce_C_CLR)     -0.405   199.359    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[23].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.359    
                         arrival time                         -16.769    
  -------------------------------------------------------------------
                         slack                                182.589    

Slack (MET) :             182.589ns  (required time - arrival time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[31].reg/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.827ns  (logic 0.456ns (3.298%)  route 13.371ns (96.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 202.635 - 200.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.648     2.942    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)       13.371    16.769    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[31].reg/Reset
    SLICE_X52Y68         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[31].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.456   202.635    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[31].reg/Clock
    SLICE_X52Y68         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[31].reg/Q_reg/C
                         clock pessimism              0.129   202.764    
                         clock uncertainty           -3.000   199.764    
    SLICE_X52Y68         FDCE (Recov_fdce_C_CLR)     -0.405   199.359    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[31].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.359    
                         arrival time                         -16.769    
  -------------------------------------------------------------------
                         slack                                182.589    

Slack (MET) :             182.735ns  (required time - arrival time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[18].reg/reg[31].reg/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.680ns  (logic 0.456ns (3.333%)  route 13.224ns (96.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 202.634 - 200.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.648     2.942    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)       13.224    16.622    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[18].reg/reg[31].reg/Reset
    SLICE_X52Y69         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[18].reg/reg[31].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.455   202.634    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[18].reg/reg[31].reg/Clock
    SLICE_X52Y69         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[18].reg/reg[31].reg/Q_reg/C
                         clock pessimism              0.129   202.763    
                         clock uncertainty           -3.000   199.762    
    SLICE_X52Y69         FDCE (Recov_fdce_C_CLR)     -0.405   199.357    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[18].reg/reg[31].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.357    
                         arrival time                         -16.622    
  -------------------------------------------------------------------
                         slack                                182.735    

Slack (MET) :             182.740ns  (required time - arrival time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[27].reg/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.676ns  (logic 0.456ns (3.334%)  route 13.220ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 202.634 - 200.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.648     2.942    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)       13.220    16.618    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[27].reg/Reset
    SLICE_X53Y69         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[27].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.455   202.634    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[27].reg/Clock
    SLICE_X53Y69         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[27].reg/Q_reg/C
                         clock pessimism              0.129   202.763    
                         clock uncertainty           -3.000   199.762    
    SLICE_X53Y69         FDCE (Recov_fdce_C_CLR)     -0.405   199.357    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[11].reg/reg[27].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.357    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                                182.740    

Slack (MET) :             182.744ns  (required time - arrival time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[26].reg/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.744ns  (logic 0.456ns (3.318%)  route 13.288ns (96.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 202.707 - 200.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.648     2.942    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)       13.288    16.686    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[26].reg/Reset
    SLICE_X61Y71         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[26].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.528   202.707    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[26].reg/Clock
    SLICE_X61Y71         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[26].reg/Q_reg/C
                         clock pessimism              0.129   202.836    
                         clock uncertainty           -3.000   199.835    
    SLICE_X61Y71         FDCE (Recov_fdce_C_CLR)     -0.405   199.430    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[26].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.430    
                         arrival time                         -16.686    
  -------------------------------------------------------------------
                         slack                                182.744    

Slack (MET) :             182.744ns  (required time - arrival time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[27].reg/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.744ns  (logic 0.456ns (3.318%)  route 13.288ns (96.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 202.707 - 200.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.648     2.942    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)       13.288    16.686    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[27].reg/Reset
    SLICE_X61Y71         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[27].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.528   202.707    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[27].reg/Clock
    SLICE_X61Y71         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[27].reg/Q_reg/C
                         clock pessimism              0.129   202.836    
                         clock uncertainty           -3.000   199.835    
    SLICE_X61Y71         FDCE (Recov_fdce_C_CLR)     -0.405   199.430    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[2].reg/reg[27].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.430    
                         arrival time                         -16.686    
  -------------------------------------------------------------------
                         slack                                182.744    

Slack (MET) :             182.776ns  (required time - arrival time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[26].reg/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.709ns  (logic 0.456ns (3.326%)  route 13.253ns (96.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 202.704 - 200.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.648     2.942    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)       13.253    16.651    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[26].reg/Reset
    SLICE_X59Y71         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[26].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.525   202.704    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[26].reg/Clock
    SLICE_X59Y71         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[26].reg/Q_reg/C
                         clock pessimism              0.129   202.833    
                         clock uncertainty           -3.000   199.833    
    SLICE_X59Y71         FDCE (Recov_fdce_C_CLR)     -0.405   199.428    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[26].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.428    
                         arrival time                         -16.651    
  -------------------------------------------------------------------
                         slack                                182.776    

Slack (MET) :             182.776ns  (required time - arrival time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[27].reg/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.709ns  (logic 0.456ns (3.326%)  route 13.253ns (96.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 202.704 - 200.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.648     2.942    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)       13.253    16.651    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[27].reg/Reset
    SLICE_X59Y71         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[27].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.525   202.704    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[27].reg/Clock
    SLICE_X59Y71         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[27].reg/Q_reg/C
                         clock pessimism              0.129   202.833    
                         clock uncertainty           -3.000   199.833    
    SLICE_X59Y71         FDCE (Recov_fdce_C_CLR)     -0.405   199.428    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[1].reg/reg[27].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.428    
                         arrival time                         -16.651    
  -------------------------------------------------------------------
                         slack                                182.776    

Slack (MET) :             182.784ns  (required time - arrival time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[8].reg/reg[23].reg/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 0.456ns (3.344%)  route 13.182ns (96.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 202.640 - 200.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.648     2.942    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)       13.182    16.580    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[8].reg/reg[23].reg/Reset
    SLICE_X51Y64         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[8].reg/reg[23].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   201.179 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        1.461   202.640    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[8].reg/reg[23].reg/Clock
    SLICE_X51Y64         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[8].reg/reg[23].reg/Q_reg/C
                         clock pessimism              0.129   202.769    
                         clock uncertainty           -3.000   199.768    
    SLICE_X51Y64         FDCE (Recov_fdce_C_CLR)     -0.405   199.363    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[8].reg/reg[23].reg/Q_reg
  -------------------------------------------------------------------
                         required time                        199.363    
                         arrival time                         -16.580    
  -------------------------------------------------------------------
                         slack                                182.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[17].reg/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.750%)  route 0.197ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)        0.197     1.228    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[17].reg/Reset
    SLICE_X32Y87         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[17].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.821     1.187    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[17].reg/Clock
    SLICE_X32Y87         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[17].reg/Q_reg/C
                         clock pessimism             -0.283     0.904    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[17].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.750%)  route 0.197ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)        0.197     1.228    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/Reset
    SLICE_X32Y87         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.821     1.187    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/Clock
    SLICE_X32Y87         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/Q_reg/C
                         clock pessimism             -0.283     0.904    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[23].reg/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.750%)  route 0.197ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)        0.197     1.228    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[23].reg/Reset
    SLICE_X32Y87         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[23].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.821     1.187    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[23].reg/Clock
    SLICE_X32Y87         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[23].reg/Q_reg/C
                         clock pessimism             -0.283     0.904    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[23].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[24].reg/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.750%)  route 0.197ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)        0.197     1.228    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[24].reg/Reset
    SLICE_X32Y87         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[24].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.821     1.187    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[24].reg/Clock
    SLICE_X32Y87         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[24].reg/Q_reg/C
                         clock pessimism             -0.283     0.904    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[24].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[25].reg/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.750%)  route 0.197ns (58.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)        0.197     1.228    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[25].reg/Reset
    SLICE_X32Y87         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[25].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.821     1.187    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[25].reg/Clock
    SLICE_X32Y87         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[25].reg/Q_reg/C
                         clock pessimism             -0.283     0.904    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[25].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[16].reg/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.298%)  route 0.282ns (66.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)        0.282     1.314    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[16].reg/Reset
    SLICE_X32Y84         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[16].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.819     1.185    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[16].reg/Clock
    SLICE_X32Y84         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[16].reg/Q_reg/C
                         clock pessimism             -0.281     0.904    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[16].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[18].reg/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.298%)  route 0.282ns (66.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)        0.282     1.314    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[18].reg/Reset
    SLICE_X32Y84         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[18].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.819     1.185    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[18].reg/Clock
    SLICE_X32Y84         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[18].reg/Q_reg/C
                         clock pessimism             -0.281     0.904    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[18].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.298%)  route 0.282ns (66.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)        0.282     1.314    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Reset
    SLICE_X32Y84         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.819     1.185    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Clock
    SLICE_X32Y84         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg/C
                         clock pessimism             -0.281     0.904    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/A_reg/reg[24].reg/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.428%)  route 0.294ns (67.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)        0.294     1.325    CPU_0_i/LAB_CPU/CPU_0/U0/A_reg/reg[24].reg/Reset
    SLICE_X32Y83         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/A_reg/reg[24].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.818     1.184    CPU_0_i/LAB_CPU/CPU_0/U0/A_reg/reg[24].reg/Clock
    SLICE_X32Y83         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/A_reg/reg[24].reg/Q_reg/C
                         clock pessimism             -0.281     0.903    
    SLICE_X32Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.836    CPU_0_i/LAB_CPU/CPU_0/U0/A_reg/reg[24].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[6].reg/reg[24].reg/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.732%)  route 0.367ns (72.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.555     0.891    CPU_0_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y87         FDRE                                         r  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  CPU_0_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1267, routed)        0.367     1.399    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[6].reg/reg[24].reg/Reset
    SLICE_X32Y82         FDCE                                         f  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[6].reg/reg[24].reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CPU_0_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CPU_0_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CPU_0_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2261, routed)        0.817     1.183    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[6].reg/reg[24].reg/Clock
    SLICE_X32Y82         FDCE                                         r  CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[6].reg/reg[24].reg/Q_reg/C
                         clock pessimism             -0.281     0.902    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.835    CPU_0_i/LAB_CPU/CPU_0/U0/reg_file/reg[6].reg/reg[24].reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.564    





