m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/scfifo/prj/simulation/questa
T_opt
!s110 1725002055
VfR6HgVfWPQz@LMNGhfQk;2
04 16 4 work ip_scfifo_top_tb fast 0
=4-00d861e3bc76-66d17146-282-7c48
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vip_scfifo
Z2 !s110 1725002037
!i10b 1
!s100 GJlhT@:kd5]FaNfFB<1QY0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IK?aVZZ7ZF:m<90IB8PhYH3
R0
w1724982585
8D:/git-repository/fpga_training/scfifo/prj/ip_scfifo.v
FD:/git-repository/fpga_training/scfifo/prj/ip_scfifo.v
!i122 8
L0 40 66
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1725002037.000000
!s107 D:/git-repository/fpga_training/scfifo/prj/ip_scfifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/scfifo/prj|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/scfifo/prj/ip_scfifo.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/scfifo/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vip_scfifo_top_tb
R2
!i10b 1
!s100 d?:e_9kkf2?WjYA[aT:?H0
R3
ImNbBQBWl`<ETk^f3L=K_J2
R0
w1724985436
8D:/git-repository/fpga_training/scfifo/sim/ip_scfifo_top_tb.v
FD:/git-repository/fpga_training/scfifo/sim/ip_scfifo_top_tb.v
!i122 7
L0 3 20
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/scfifo/sim/ip_scfifo_top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/scfifo/prj/../sim|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/scfifo/sim/ip_scfifo_top_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/scfifo/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vscfifo_ctrl
R2
!i10b 1
!s100 b[W>a22ejP[5nIaf]a8>`2
R3
IZ1lI9>mbRSWzZS?PYMA`=2
R0
w1724985945
8D:/git-repository/fpga_training/scfifo/rtl/scfifo_ctrl.v
FD:/git-repository/fpga_training/scfifo/rtl/scfifo_ctrl.v
!i122 6
L0 1 53
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/scfifo/rtl/scfifo_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/scfifo/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/scfifo/rtl/scfifo_ctrl.v|
!i113 0
R7
Z8 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/scfifo/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vscfifo_top
!s110 1725002036
!i10b 1
!s100 1Dk8f6A`4eWoGH_4[Xk[20
R3
Ib8Y0M@FTC9[VbSUROk0zV2
R0
w1724985769
8D:/git-repository/fpga_training/scfifo/rtl/scfifo_top.v
FD:/git-repository/fpga_training/scfifo/rtl/scfifo_top.v
!i122 5
L0 1 38
R4
R5
r1
!s85 0
31
!s108 1725002036.000000
!s107 D:/git-repository/fpga_training/scfifo/rtl/scfifo_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/scfifo/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/scfifo/rtl/scfifo_top.v|
!i113 0
R7
R8
R1
