{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625676518882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625676518899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 01:48:38 2021 " "Processing started: Thu Jul 08 01:48:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625676518899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625676518899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fa_assign -c fa_assign " "Command: quartus_map --read_settings_files=on --write_settings_files=off fa_assign -c fa_assign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625676518900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625676520961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625676520961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_assign.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_assign.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_assign " "Found entity 1: fa_assign" {  } { { "fa_assign.v" "" { Text "C:/intelFPGA_lite/17.1/fa_assign/fa_assign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625676539667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625676539667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/intelFPGA_lite/17.1/fa_assign/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625676539700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625676539700 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "tmp test.v(8) " "Verilog HDL error at test.v(8): object \"tmp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "test.v" "" { Text "C:/intelFPGA_lite/17.1/fa_assign/test.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1625676539700 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "tmp test.v(9) " "Verilog HDL error at test.v(9): object \"tmp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "test.v" "" { Text "C:/intelFPGA_lite/17.1/fa_assign/test.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1625676539700 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "tmp test.v(11) " "Verilog HDL error at test.v(11): object \"tmp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "test.v" "" { Text "C:/intelFPGA_lite/17.1/fa_assign/test.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1625676539700 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "tmp test.v(12) " "Verilog HDL error at test.v(12): object \"tmp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "test.v" "" { Text "C:/intelFPGA_lite/17.1/fa_assign/test.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1625676539703 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "tmp test.v(13) " "Verilog HDL error at test.v(13): object \"tmp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "test.v" "" { Text "C:/intelFPGA_lite/17.1/fa_assign/test.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1625676539703 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625676539777 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 08 01:48:59 2021 " "Processing ended: Thu Jul 08 01:48:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625676539777 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625676539777 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625676539777 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625676539777 ""}
