$date
	Wed Nov 19 23:59:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata1 [31:0] $end
$var wire 32 " instr_rdata [31:0] $end
$var wire 32 # instr_addr1 [31:0] $end
$var wire 32 $ instr_addr [31:0] $end
$var wire 4 % data_we [3:0] $end
$var wire 32 & data_wdata [31:0] $end
$var wire 1 ' data_re $end
$var wire 32 ( data_rdata [31:0] $end
$var wire 32 ) data_addr [31:0] $end
$var reg 1 * clk $end
$var reg 1 + rst $end
$var integer 32 , cycle_count [31:0] $end
$var integer 32 - max_cycles [31:0] $end
$var integer 32 . trace_fd [31:0] $end
$scope module dut $end
$var wire 1 / branch_taken_e $end
$var wire 1 0 bubble_ex $end
$var wire 1 * clk $end
$var wire 32 1 data_addr [31:0] $end
$var wire 32 2 data_wdata [31:0] $end
$var wire 1 3 dbg_branch_taken $end
$var wire 1 4 dbg_bubble_ex $end
$var wire 32 5 dbg_busy_vec [31:0] $end
$var wire 1 6 dbg_fwd_rs1 $end
$var wire 1 7 dbg_fwd_rs2 $end
$var wire 32 8 dbg_instr_d [31:0] $end
$var wire 32 9 dbg_instr_e [31:0] $end
$var wire 32 : dbg_instr_f [31:0] $end
$var wire 32 ; dbg_pc_f [31:0] $end
$var wire 32 < dbg_result_e [31:0] $end
$var wire 1 = dbg_stall $end
$var wire 32 > instr0_f [31:0] $end
$var wire 32 ? instr1_f [31:0] $end
$var wire 32 @ instr_addr [31:0] $end
$var wire 1 A is_load_ex $end
$var wire 1 B issue_slot0 $end
$var wire 1 C issue_slot1 $end
$var wire 1 + rst $end
$var wire 1 D use_rs2_d $end
$var wire 1 E use_rs2_1_d $end
$var wire 1 F use_rs1_d $end
$var wire 1 G use_rs1_1_d $end
$var wire 1 H stall_if_id $end
$var wire 1 I slot1_valid $end
$var wire 1 J slot0_valid $end
$var wire 32 K rs2_val_d_fwd [31:0] $end
$var wire 32 L rs2_val_d [31:0] $end
$var wire 32 M rs2_val1_d [31:0] $end
$var wire 5 N rs2_d [4:0] $end
$var wire 5 O rs2_1_d [4:0] $end
$var wire 32 P rs1_val_d_fwd [31:0] $end
$var wire 32 Q rs1_val_d [31:0] $end
$var wire 32 R rs1_val1_d [31:0] $end
$var wire 5 S rs1_d [4:0] $end
$var wire 5 T rs1_1_d [4:0] $end
$var wire 5 U rd_d [4:0] $end
$var wire 5 V rd1_d [4:0] $end
$var wire 1 W prod_is_load_rs2 $end
$var wire 1 X prod_is_load_rs1 $end
$var wire 32 Y pc_plus8_f [31:0] $end
$var wire 32 Z pc_plus4_f [31:0] $end
$var wire 32 [ pc_next [31:0] $end
$var wire 32 \ load_pending_vec [31:0] $end
$var wire 1 ] issue_slot1_raw $end
$var wire 1 ^ issue_slot0_raw $end
$var wire 32 _ instr_rdata1 [31:0] $end
$var wire 32 ` instr_rdata [31:0] $end
$var wire 32 a instr_addr1 [31:0] $end
$var wire 32 b imm_d [31:0] $end
$var wire 32 c imm1_d [31:0] $end
$var wire 1 d hazard_rs2 $end
$var wire 1 e hazard_rs1 $end
$var wire 1 f fwd_rs2_en $end
$var wire 1 g fwd_rs1_en $end
$var wire 4 h data_we [3:0] $end
$var wire 1 ' data_re $end
$var wire 32 i data_rdata [31:0] $end
$var wire 26 j ctrl_d [25:0] $end
$var wire 26 k ctrl1_d [25:0] $end
$var wire 32 l busy_vec [31:0] $end
$var wire 1 m branch_cond_e $end
$var wire 32 n alu_result_e1 [31:0] $end
$var wire 32 o alu_result_e0 [31:0] $end
$var wire 32 p addr_e0 [31:0] $end
$var parameter 32 q NOP $end
$var reg 4 r be_e [3:0] $end
$var reg 32 s branch_target_e [31:0] $end
$var reg 26 t de1_ctrl [25:0] $end
$var reg 32 u de1_imm [31:0] $end
$var reg 32 v de1_instr [31:0] $end
$var reg 32 w de1_pc [31:0] $end
$var reg 5 x de1_rd [4:0] $end
$var reg 5 y de1_rs1 [4:0] $end
$var reg 32 z de1_rs1_val [31:0] $end
$var reg 5 { de1_rs2 [4:0] $end
$var reg 32 | de1_rs2_val [31:0] $end
$var reg 26 } de_ctrl [25:0] $end
$var reg 32 ~ de_imm [31:0] $end
$var reg 32 !" de_instr [31:0] $end
$var reg 32 "" de_pc [31:0] $end
$var reg 5 #" de_rd [4:0] $end
$var reg 5 $" de_rs1 [4:0] $end
$var reg 32 %" de_rs1_val [31:0] $end
$var reg 5 &" de_rs2 [4:0] $end
$var reg 32 '" de_rs2_val [31:0] $end
$var reg 32 (" fd_instr [31:0] $end
$var reg 32 )" fd_instr1 [31:0] $end
$var reg 32 *" fd_pc [31:0] $end
$var reg 32 +" load_data_e0 [31:0] $end
$var reg 32 ," op1_e0 [31:0] $end
$var reg 32 -" op1_e1 [31:0] $end
$var reg 32 ." op2_e0 [31:0] $end
$var reg 32 /" op2_e1 [31:0] $end
$var reg 32 0" pc_f [31:0] $end
$var reg 32 1" wb_data_e0 [31:0] $end
$var reg 32 2" wb_data_e1 [31:0] $end
$var reg 32 3" wdata_e [31:0] $end
$scope module u_alu0 $end
$var wire 4 4" alu_op [3:0] $end
$var wire 32 5" op_a [31:0] $end
$var wire 32 6" op_b [31:0] $end
$var reg 32 7" result [31:0] $end
$upscope $end
$scope module u_alu1 $end
$var wire 4 8" alu_op [3:0] $end
$var wire 32 9" op_a [31:0] $end
$var wire 32 :" op_b [31:0] $end
$var reg 32 ;" result [31:0] $end
$upscope $end
$scope module u_branch_unit $end
$var wire 3 <" branch_type [2:0] $end
$var wire 32 =" rs1_val [31:0] $end
$var wire 32 >" rs2_val [31:0] $end
$var reg 1 m take_branch $end
$upscope $end
$scope module u_decoder $end
$var wire 32 ?" instr [31:0] $end
$var wire 5 @" rs2 [4:0] $end
$var wire 5 A" rs1 [4:0] $end
$var wire 5 B" rd [4:0] $end
$var wire 7 C" opcode [6:0] $end
$var wire 7 D" funct7 [6:0] $end
$var wire 3 E" funct3 [2:0] $end
$var reg 26 F" ctrl [25:0] $end
$var reg 1 F use_rs1 $end
$var reg 1 D use_rs2 $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 G" instr [31:0] $end
$var wire 5 H" rs2 [4:0] $end
$var wire 5 I" rs1 [4:0] $end
$var wire 5 J" rd [4:0] $end
$var wire 7 K" opcode [6:0] $end
$var wire 7 L" funct7 [6:0] $end
$var wire 3 M" funct3 [2:0] $end
$var reg 26 N" ctrl [25:0] $end
$var reg 1 G use_rs1 $end
$var reg 1 E use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 O" ex_result [31:0] $end
$var wire 1 A is_load_ex $end
$var wire 5 P" rd_ex [4:0] $end
$var wire 1 Q" reg_write_ex $end
$var wire 5 R" rs1_id [4:0] $end
$var wire 5 S" rs2_id [4:0] $end
$var wire 32 T" rs2_data_id [31:0] $end
$var wire 32 U" rs1_data_id [31:0] $end
$var reg 32 V" fwd_rs1 [31:0] $end
$var reg 1 g fwd_rs1_en $end
$var reg 32 W" fwd_rs2 [31:0] $end
$var reg 1 f fwd_rs2_en $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 X" imm_sel [2:0] $end
$var wire 32 Y" instr [31:0] $end
$var reg 32 Z" imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 3 [" imm_sel [2:0] $end
$var wire 32 \" instr [31:0] $end
$var reg 32 ]" imm [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var wire 26 ^" ctrl0 [25:0] $end
$var wire 26 _" ctrl1 [25:0] $end
$var wire 5 `" rd_0 [4:0] $end
$var wire 5 a" rd_1 [4:0] $end
$var wire 5 b" rs1_0 [4:0] $end
$var wire 5 c" rs1_1 [4:0] $end
$var wire 5 d" rs2_0 [4:0] $end
$var wire 5 e" rs2_1 [4:0] $end
$var wire 1 F use_rs1_0 $end
$var wire 1 G use_rs1_1 $end
$var wire 1 D use_rs2_0 $end
$var wire 1 E use_rs2_1 $end
$var wire 32 f" load_pending_vec [31:0] $end
$var wire 32 g" busy_vec [31:0] $end
$var reg 1 h" branch0 $end
$var reg 1 i" branch1 $end
$var reg 1 j" branch1_conflict $end
$var reg 1 k" hazard1 $end
$var reg 1 ^ issue_slot0 $end
$var reg 1 ] issue_slot1 $end
$var reg 1 l" load0 $end
$var reg 1 m" load_use0 $end
$var reg 1 n" load_use_same_cycle $end
$var reg 1 o" mem0 $end
$var reg 1 p" mem1 $end
$var reg 1 q" mem_conflict $end
$var reg 1 r" raw10 $end
$var reg 1 s" rs1_0_valid $end
$var reg 1 t" rs1_1_valid $end
$var reg 1 u" rs2_0_valid $end
$var reg 1 v" rs2_1_valid $end
$var reg 1 w" sb_load_use1 $end
$var reg 1 x" sb_raw1 $end
$var reg 1 y" sb_waw1 $end
$var reg 1 H stall_if $end
$var reg 1 z" war10 $end
$var reg 1 {" waw10 $end
$var reg 1 |" write0 $end
$var reg 1 }" write1 $end
$scope function is_busy $end
$upscope $end
$scope function is_load_pending $end
$upscope $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 * clk $end
$var wire 1 A is_load0_ex $end
$var wire 1 ~" is_load1_ex $end
$var wire 5 !# rd0_ex [4:0] $end
$var wire 1 "# rd0_write_en_ex $end
$var wire 5 ## rd1_ex [4:0] $end
$var wire 1 $# rd1_write_en_ex $end
$var wire 5 %# rs1_id [4:0] $end
$var wire 5 &# rs2_id [4:0] $end
$var wire 1 + rst $end
$var wire 1 F use_rs1_id $end
$var wire 1 D use_rs2_id $end
$var reg 32 '# busy_vec [31:0] $end
$var reg 1 e hazard_rs1 $end
$var reg 1 d hazard_rs2 $end
$var reg 32 (# load_pending_vec [31:0] $end
$var reg 1 X producer_is_load_rs1 $end
$var reg 1 W producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 )# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 *# j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 * clk $end
$var wire 5 +# raddr0_1 [4:0] $end
$var wire 5 ,# raddr0_2 [4:0] $end
$var wire 5 -# raddr1_1 [4:0] $end
$var wire 5 .# raddr1_2 [4:0] $end
$var wire 1 + rst $end
$var wire 5 /# waddr0 [4:0] $end
$var wire 5 0# waddr1 [4:0] $end
$var wire 32 1# wdata0 [31:0] $end
$var wire 32 2# wdata1 [31:0] $end
$var wire 1 3# we0 $end
$var wire 1 4# we1 $end
$var wire 32 5# rdata1_2 [31:0] $end
$var wire 32 6# rdata1_1 [31:0] $end
$var wire 32 7# rdata0_2 [31:0] $end
$var wire 32 8# rdata0_1 [31:0] $end
$var integer 32 9# i [31:0] $end
$upscope $end
$scope begin $unm_blk_48 $end
$var reg 8 :# b [7:0] $end
$upscope $end
$scope begin $unm_blk_49 $end
$var reg 8 ;# b [7:0] $end
$upscope $end
$scope begin $unm_blk_50 $end
$var reg 16 <# h [15:0] $end
$upscope $end
$scope begin $unm_blk_51 $end
$var reg 16 =# h [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 * clk $end
$var wire 32 ># data_addr [31:0] $end
$var wire 1 ' data_re $end
$var wire 32 ?# data_wdata [31:0] $end
$var wire 4 @# data_we [3:0] $end
$var wire 32 A# instr_addr [31:0] $end
$var wire 32 B# instr_addr1 [31:0] $end
$var wire 32 C# instr_rdata [31:0] $end
$var wire 32 D# instr_rdata1 [31:0] $end
$var parameter 32 E# MEM_WORDS $end
$var reg 32 F# data_rdata [31:0] $end
$var integer 32 G# i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 E#
b10011 q
$end
#0
$dumpvars
b100000000000 G#
b0 F#
bx D#
bx C#
bx B#
bx A#
b0 @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
04#
x3#
b0 2#
b0 1#
b0 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
b100000 *#
b100000 )#
b0 (#
b0 '#
bx &#
bx %#
0$#
b0 ##
x"#
bx !#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
xt"
xs"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
b0 g"
b0 f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
b10000000000000000000 _"
b10000000000000000000 ^"
bx ]"
bx \"
b0 ["
bx Z"
bx Y"
b0 X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
xQ"
bx P"
b0 O"
b10000000000000000000 N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
b10000000000000000000 F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
b0 ;"
bx :"
bx 9"
bx 8"
b0 7"
bx 6"
bx 5"
bx 4"
bx 3"
b0 2"
b0 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
b0 +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
b0 r
bx p
b0 o
b0 n
0m
b0 l
b10000000000000000000 k
b10000000000000000000 j
b0 i
b0 h
0g
0f
xe
0d
bx c
bx b
bx a
bx `
bx _
1^
1]
b0 \
bx [
bx Z
bx Y
xX
0W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
xJ
xI
0H
1G
1F
0E
0D
xC
1B
xA
bx @
bx ?
bx >
0=
b0 <
bx ;
bx :
bx 9
bx 8
07
06
b0 5
04
x3
bx 2
bx 1
00
x/
b10000000000000000000000000000011 .
b101000 -
b0 ,
1+
0*
bx )
b0 (
x'
bx &
b0 %
bx $
bx #
bx "
bx !
$end
#5000
b0 K
b0 W"
b0 P
b0 V"
b10000000000000010000 k
b10000000000000010000 N"
b10000000000000010000 _"
b0 R
b0 6#
b0 M
b0 5#
b10000000000000010000 j
b10000000000000010000 F"
b10000000000000010000 ^"
b0 Q
b0 U"
b0 8#
b0 L
b0 T"
b0 7#
0X
0e
0t"
0s"
1]
0A
03
0/
b100 [
0C
b10011 K"
b0 M"
b0 L"
b0 T
b0 I"
b0 c"
b0 -#
b0 O
b0 H"
b0 e"
b0 .#
b0 V
b0 J"
b0 a"
b0 c
b0 ]"
b10011 C"
b0 E"
b0 D"
b0 S
b0 A"
b0 R"
b0 b"
b0 %#
b0 +#
b0 N
b0 @"
b0 S"
b0 d"
b0 &#
b0 ,#
b0 U
b0 B"
b0 `"
b0 b
b0 Z"
b100001000000100110011 ?
b100001000000100110011 !
b100001000000100110011 _
b100001000000100110011 D#
b10100000000000010010011 :
b10100000000000010010011 >
b10100000000000010010011 "
b10100000000000010010011 `
b10100000000000010010011 C#
b0 /"
b0 :"
b0 8"
b0 -"
b0 9"
1m
b100000 *#
b100000 )#
b0 :#
b0 &
b0 2
b0 ?#
b0 3"
b0 ."
b0 6"
03#
0"#
0Q"
b0 4"
b0 <"
0'
b0 s
b0 ,"
b0 5"
0I
b10011 )"
b10011 G"
b10011 \"
0J
b10011 8
b10011 ("
b10011 ?"
b10011 Y"
b0 *"
b100 #
b100 a
b100 B#
b100 Z
b1000 Y
b0 ;
b0 $
b0 @
b0 A#
b0 0"
b0 u
b0 |
b0 z
b0 x
b0 {
b0 y
b0 t
b10011 v
b0 w
b0 )
b0 1
b0 >#
b0 p
b0 ~
b0 '"
b0 >"
b0 %"
b0 ="
b0 #"
b0 P"
b0 !#
b0 /#
b0 &"
b0 $"
b0 }
b10011 9
b10011 !"
b0 ""
b100000 9#
1*
#10000
0*
#15000
b100000 9#
1*
#20000
0*
#25000
b100000 9#
1*
#30000
0*
#35000
b100000 9#
1*
#40000
0*
#45000
1v"
1E
b10000 k
b10000 N"
b10000 _"
1k"
1r"
1t"
1}"
1|"
0]
b1000 [
b100000 *#
b100000 )#
0C
b110011 K"
b1 T
b1 I"
b1 c"
b1 -#
b1 O
b1 H"
b1 e"
b1 .#
b10 V
b10 J"
b10 a"
b1 c
b1 ]"
b101 N
b101 @"
b101 S"
b101 d"
b101 &#
b101 ,#
b1 U
b1 B"
b1 `"
b101 b
b101 Z"
b100010000000110110011 ?
b100010000000110110011 !
b100010000000110110011 _
b100010000000110110011 D#
b100001000000100110011 :
b100001000000100110011 >
b100001000000100110011 "
b100001000000100110011 `
b100001000000100110011 C#
13#
1"#
1Q"
1I
b100001000000100110011 )"
b100001000000100110011 G"
b100001000000100110011 \"
1J
b10100000000000010010011 8
b10100000000000010010011 ("
b10100000000000010010011 ?"
b10100000000000010010011 Y"
b1000 #
b1000 a
b1000 B#
b1000 Z
b1100 Y
b100 ;
b100 $
b100 @
b100 A#
b100 0"
b10000000000000010000 }
0+
1*
#50000
0*
#55000
b101 K
b101 W"
b101 P
b101 V"
b101 <
b101 1"
b101 O"
b101 1#
1d
1u"
b101 o
b101 7"
1D
b10000 j
b10000 F"
b10000 ^"
1x"
1r"
1s"
b1100 [
b101 ."
b101 6"
17
1f
16
1g
b10 5
b10 l
b10 g"
b10 '#
b100000 *#
1e
b100000 )#
b101 s
b10 T
b10 I"
b10 c"
b10 -#
b11 V
b11 J"
b11 a"
b110011 C"
b1 S
b1 A"
b1 R"
b1 b"
b1 %#
b1 +#
b1 N
b1 @"
b1 S"
b1 d"
b1 &#
b1 ,#
b10 U
b10 B"
b10 `"
b1 b
b1 Z"
b1100010000001001100011 ?
b1100010000001001100011 !
b1100010000001001100011 _
b1100010000001001100011 D#
b100010000000110110011 :
b100010000000110110011 >
b100010000000110110011 "
b100010000000110110011 `
b100010000000110110011 C#
b101 )
b101 1
b101 >#
b101 p
b101 ~
b1 #"
b1 P"
b1 !#
b1 /#
b101 &"
b10100000000000010010011 9
b10100000000000010010011 !"
b100010000000110110011 )"
b100010000000110110011 G"
b100010000000110110011 \"
b100001000000100110011 8
b100001000000100110011 ("
b100001000000100110011 ?"
b100001000000100110011 Y"
b100 *"
b1100 #
b1100 a
b1100 B#
b1100 Z
b10000 Y
b1000 ;
b1000 $
b1000 @
b1000 A#
b1000 0"
b1 ,
1*
#60000
0*
#65000
b10 ["
1j"
0}"
1i"
b1010 <
b1010 1"
b1010 O"
b1010 1#
1E
b1000000000000100000000000 k
b1000000000000100000000000 N"
b1000000000000100000000000 _"
b10000 [
1x"
1r"
b1010 o
b1010 7"
b101 L
b101 T"
b101 7#
b1100011 K"
b11 O
b11 H"
b11 e"
b11 .#
b100 V
b100 J"
b100 a"
b100 c
b100 ]"
b10 S
b10 A"
b10 R"
b10 b"
b10 %#
b10 +#
b11 U
b11 B"
b11 `"
b10010000010000011 ?
b10010000010000011 !
b10010000010000011 _
b10010000010000011 D#
b1100010000001001100011 :
b1100010000001001100011 >
b1100010000001001100011 "
b1100010000001001100011 `
b1100010000001001100011 C#
07
0f
16
1g
b101 K
b101 W"
b1010 P
b1010 V"
b100 5
b100 l
b100 g"
b100 '#
b100000 *#
0d
1e
b100000 )#
b101 &
b101 2
b101 ?#
b101 3"
b101 ,"
b101 5"
b1100010000001001100011 )"
b1100010000001001100011 G"
b1100010000001001100011 \"
b100010000000110110011 8
b100010000000110110011 ("
b100010000000110110011 ?"
b100010000000110110011 Y"
b1000 *"
b10000 #
b10000 a
b10000 B#
b10000 Z
b10100 Y
b1100 ;
b1100 $
b1100 @
b1100 A#
b1100 0"
b1 ~
b101 '"
b101 >"
b110 )
b110 1
b110 >#
b110 p
b101 %"
b101 ="
b10 #"
b10 P"
b10 !#
b10 /#
b1 &"
b1 $"
b10000 }
b100001000000100110011 9
b100001000000100110011 !"
b100 ""
b10 ,
1*
#70000
0*
#75000
b1111 <
b1111 1"
b1111 O"
b1111 1#
b0 ["
b10 X"
1k"
0j"
1}"
0|"
0i"
1h"
1p"
b1111 o
b1111 7"
0E
b10000000001001010100 k
b10000000001001010100 N"
b10000000001001010100 _"
1D
b1000000000000100000000000 j
b1000000000000100000000000 F"
b1000000000000100000000000 ^"
b0 L
b0 T"
b0 7#
0x"
0r"
0v"
b10100 [
0m
17
1f
b1111 K
b1111 W"
06
0g
b1000 5
b1000 l
b1000 g"
b1000 '#
b100000 *#
1d
0e
b100000 )#
b1001 s
b1010 ,"
b1010 5"
b11 K"
b10 M"
b0 O
b0 H"
b0 e"
b0 .#
b1 V
b1 J"
b1 a"
b0 c
b0 ]"
b1100011 C"
b11 N
b11 @"
b11 S"
b11 d"
b11 &#
b11 ,#
b100 U
b100 B"
b100 `"
b100 b
b100 Z"
b100100000001010110011 ?
b100100000001010110011 !
b100100000001010110011 _
b100100000001010110011 D#
b10010000010000011 :
b10010000010000011 >
b10010000010000011 "
b10010000010000011 `
b10010000010000011 C#
b1010 Q
b1010 U"
b1010 8#
b1010 R
b1010 6#
b1011 )
b1011 1
b1011 >#
b1011 p
b1010 %"
b1010 ="
b11 #"
b11 P"
b11 !#
b11 /#
b10 $"
b100010000000110110011 9
b100010000000110110011 !"
b1000 ""
b10010000010000011 )"
b10010000010000011 G"
b10010000010000011 \"
b1100010000001001100011 8
b1100010000001001100011 ("
b1100010000001001100011 ?"
b1100010000001001100011 Y"
b1100 *"
b10100 #
b10100 a
b10100 B#
b10100 Z
b11000 Y
b10000 ;
b10000 $
b10000 @
b10000 A#
b10000 0"
b11 ,
1*
#80000
0*
#85000
1n"
1r"
1l"
1v"
1|"
0h"
0p"
1o"
b0 X"
b11001 <
b11001 1"
b11001 O"
b11001 1#
1E
b10000 k
b10000 N"
b10000 _"
b0 R
b0 6#
b101 M
b101 5#
0D
b10000000001001010100 j
b10000000001001010100 F"
b10000000001001010100 ^"
b11000 [
1k"
0u"
b11001 o
b11001 7"
b110011 K"
b0 M"
b100 T
b100 I"
b100 c"
b100 -#
b1 O
b1 H"
b1 e"
b1 .#
b101 V
b101 J"
b101 a"
b1 c
b1 ]"
b11 C"
b10 E"
b0 N
b0 @"
b0 S"
b0 d"
b0 &#
b0 ,#
b1 U
b1 B"
b1 `"
b0 b
b0 Z"
b1100101000001100110011 ?
b1100101000001100110011 !
b1100101000001100110011 _
b1100101000001100110011 D#
b100100000001010110011 :
b100100000001010110011 >
b100100000001010110011 "
b100100000001010110011 `
b100100000001010110011 C#
07
0f
b0 K
b0 W"
b0 5
b0 l
b0 g"
b0 '#
b100000 *#
0d
b100000 )#
b1111 &
b1111 2
b1111 ?#
b1111 3"
b1111 ."
b1111 6"
03#
0"#
0Q"
b10000 s
b100100000001010110011 )"
b100100000001010110011 G"
b100100000001010110011 \"
b10010000010000011 8
b10010000010000011 ("
b10010000010000011 ?"
b10010000010000011 Y"
b10000 *"
b11000 #
b11000 a
b11000 B#
b11000 Z
b11100 Y
b10100 ;
b10100 $
b10100 @
b10100 A#
b10100 0"
b1110 )
b1110 1
b1110 >#
b1110 p
b100 ~
b1111 '"
b1111 >"
b100 #"
b100 P"
b100 !#
b100 /#
b11 &"
b1000000000000100000000000 }
b1100010000001001100011 9
b1100010000001001100011 !"
b1100 ""
b100 ,
1*
#90000
0*
#95000
0B
1=
14
10
1H
1m"
b10 \
b10 f"
b10 (#
1W
1d
0l"
1u"
0o"
b101 K
b101 W"
b0 P
b0 V"
b100010000000110110011 +"
b1010 o
b1010 7"
1A
b1111 M
b1111 5#
1D
b10000 j
b10000 F"
b10000 ^"
b0 Q
b0 U"
b0 8#
b101 L
b101 T"
b101 7#
0n"
1r"
b11100 [
b100010000000110110011 (
b100010000000110110011 i
b100010000000110110011 F#
07
0f
b10 5
b10 l
b10 g"
b10 '#
b100000 *#
b100000 )#
b0 &
b0 2
b0 ?#
b0 3"
b0 ."
b0 6"
13#
1"#
1Q"
1'
b100010000000110110011 <
b100010000000110110011 1"
b100010000000110110011 O"
b100010000000110110011 1#
b101 T
b101 I"
b101 c"
b101 -#
b11 O
b11 H"
b11 e"
b11 .#
b110 V
b110 J"
b110 a"
b11 c
b11 ]"
b110011 C"
b0 E"
b100 S
b100 A"
b100 R"
b100 b"
b100 %#
b100 +#
b1 N
b1 @"
b1 S"
b1 d"
b1 &#
b1 ,#
b101 U
b101 B"
b101 `"
b1 b
b1 Z"
b100110000001110010011 ?
b100110000001110010011 !
b100110000001110010011 _
b100110000001110010011 D#
b1100101000001100110011 :
b1100101000001100110011 >
b1100101000001100110011 "
b1100101000001100110011 `
b1100101000001100110011 C#
b1010 )
b1010 1
b1010 >#
b1010 p
b0 ~
b0 '"
b0 >"
b1 #"
b1 P"
b1 !#
b1 /#
b0 &"
b10000000001001010100 }
b10010000010000011 9
b10010000010000011 !"
b10000 ""
b1100101000001100110011 )"
b1100101000001100110011 G"
b1100101000001100110011 \"
b100100000001010110011 8
b100100000001010110011 ("
b100100000001010110011 ?"
b100100000001010110011 Y"
b10100 *"
b11100 #
b11100 a
b11100 B#
b11100 Z
b100000 Y
b11000 ;
b11000 $
b11000 @
b11000 A#
b11000 0"
b101 ,
1*
#100000
0*
#105000
1B
b100010000000110110011 K
b100010000000110110011 W"
1r"
0m"
0=
04
00
0H
0A
b0 o
b0 7"
b100010000000110110011 L
b100010000000110110011 T"
b100010000000110110011 7#
b0 (
b0 i
b0 F#
1m
b0 \
b0 f"
b0 (#
b0 5
b0 l
b0 g"
b0 '#
b100000 *#
0W
0d
b100000 )#
b0 +"
b0 :#
03#
0"#
0Q"
0'
b0 <
b0 1"
b0 O"
b0 1#
b0 s
b0 ,"
b0 5"
b0 )
b0 1
b0 >#
b0 p
b0 %"
b0 ="
b0 #"
b0 P"
b0 !#
b0 /#
b0 $"
b0 }
b10011 9
b10011 !"
b0 ""
b110 ,
1*
#110000
0*
#115000
b100010000000110110011 P
b100010000000110110011 V"
b100010000000110110011 <
b100010000000110110011 1"
b100010000000110110011 O"
b100010000000110110011 1#
0v"
b1111 K
b1111 W"
b100010000000110110011 o
b100010000000110110011 7"
0E
b10000000000000010000 k
b10000000000000010000 N"
b10000000000000010000 _"
b100010000000110110011 M
b100010000000110110011 5#
b1111 L
b1111 T"
b1111 7#
1r"
b100000 [
0m
16
1g
b100000 5
b100000 l
b100000 g"
b100000 '#
b100000 *#
1e
b100000 )#
b100010000000110110011 &
b100010000000110110011 2
b100010000000110110011 ?#
b100010000000110110011 3"
b100010000000110110011 ."
b100010000000110110011 6"
13#
1"#
1Q"
b10101 s
b10011 K"
b110 T
b110 I"
b110 c"
b110 -#
b1 O
b1 H"
b1 e"
b1 .#
b111 V
b111 J"
b111 a"
b1 c
b1 ]"
b101 S
b101 A"
b101 R"
b101 b"
b101 %#
b101 +#
b11 N
b11 @"
b11 S"
b11 d"
b11 &#
b11 ,#
b110 U
b110 B"
b110 `"
b11 b
b11 Z"
b100000000000001110011 ?
b100000000000001110011 !
b100000000000001110011 _
b100000000000001110011 D#
b100110000001110010011 :
b100110000001110010011 >
b100110000001110010011 "
b100110000001110010011 `
b100110000001110010011 C#
b1 )
b1 1
b1 >#
b1 p
b1 ~
b100010000000110110011 '"
b100010000000110110011 >"
b101 #"
b101 P"
b101 !#
b101 /#
b1 &"
b100 $"
b10000 }
b100100000001010110011 9
b100100000001010110011 !"
b10100 ""
b100110000001110010011 )"
b100110000001110010011 G"
b100110000001110010011 \"
b1100101000001100110011 8
b1100101000001100110011 ("
b1100101000001100110011 ?"
b1100101000001100110011 Y"
b11000 *"
b100000 #
b100000 a
b100000 B#
b100000 Z
b100100 Y
b11100 ;
b11100 $
b11100 @
b11100 A#
b11100 0"
b111 ,
1*
#120000
0*
#125000
1C
0u"
b100010000000110110011 K
b100010000000110110011 W"
b100010000000111000010 <
b100010000000111000010 1"
b100010000000111000010 O"
b100010000000111000010 1#
b10000000000000000000 k
b10000000000000000000 N"
b10000000000000000000 _"
0D
b10000000000000010000 j
b10000000000000010000 F"
b10000000000000010000 ^"
b100010000000110110011 L
b100010000000110110011 T"
b100010000000110110011 7#
b101000 [
1]
0k"
0r"
0t"
0}"
b100010000000111000010 o
b100010000000111000010 7"
b1110011 K"
b0 T
b0 I"
b0 c"
b0 -#
b0 V
b0 J"
b0 a"
b10011 C"
b110 S
b110 A"
b110 R"
b110 b"
b110 %#
b110 +#
b1 N
b1 @"
b1 S"
b1 d"
b1 &#
b1 ,#
b111 U
b111 B"
b111 `"
b1 b
b1 Z"
b0 ?
b0 !
b0 _
b0 D#
b100000000000001110011 :
b100000000000001110011 >
b100000000000001110011 "
b100000000000001110011 `
b100000000000001110011 C#
b1111 ."
b1111 6"
b1111 &
b1111 2
b1111 ?#
b1111 3"
16
1g
b100010000000111000010 P
b100010000000111000010 V"
b1000000 5
b1000000 l
b1000000 g"
b1000000 '#
b100000 *#
1e
b100000 )#
b11011 s
b100010000000110110011 ,"
b100010000000110110011 5"
b100000000000001110011 )"
b100000000000001110011 G"
b100000000000001110011 \"
b100110000001110010011 8
b100110000001110010011 ("
b100110000001110010011 ?"
b100110000001110010011 Y"
b11100 *"
b100100 #
b100100 a
b100100 B#
b100100 Z
b101000 Y
b100000 ;
b100000 $
b100000 @
b100000 A#
b100000 0"
b11 ~
b1111 '"
b1111 >"
b100010000000110110110 )
b100010000000110110110 1
b100010000000110110110 >#
b100010000000110110110 p
b100010000000110110011 %"
b100010000000110110011 ="
b110 #"
b110 P"
b110 !#
b110 /#
b11 &"
b101 $"
b1100101000001100110011 9
b1100101000001100110011 !"
b11000 ""
b1000 ,
1*
#130000
0*
#135000
b1 2"
b100010000000111000011 <
b100010000000111000011 1"
b100010000000111000011 O"
b100010000000111000011 1#
b0 P
b0 V"
b1 n
b1 ;"
b100010000000111000011 o
b100010000000111000011 7"
b0 M
b0 5#
b10000000000000000000 j
b10000000000000000000 F"
b10000000000000000000 ^"
0s"
0|"
1]
b110000 [
b1 /"
b1 :"
06
0g
b10000000 5
b10000000 l
b10000000 g"
b10000000 '#
b100000 *#
0e
b100000 )#
b100010000000110110011 &
b100010000000110110011 2
b100010000000110110011 ?#
b100010000000110110011 3"
b1 ."
b1 6"
b11101 s
b100010000000111000010 ,"
b100010000000111000010 5"
b0 K"
b0 O
b0 H"
b0 e"
b0 .#
b0 c
b0 ]"
b1110011 C"
b0 S
b0 A"
b0 R"
b0 b"
b0 %#
b0 +#
b0 U
b0 B"
b0 `"
b0 :
b0 >
b0 "
b0 `
b0 C#
b0 Q
b0 U"
b0 8#
b1 u
b100010000000110110011 |
b1 {
b10000000000000000000 t
b100000000000001110011 v
b100000 w
b1 ~
b100010000000110110011 '"
b100010000000110110011 >"
b100010000000111000011 )
b100010000000111000011 1
b100010000000111000011 >#
b100010000000111000011 p
b100010000000111000010 %"
b100010000000111000010 ="
b111 #"
b111 P"
b111 !#
b111 /#
b1 &"
b110 $"
b10000000000000010000 }
b100110000001110010011 9
b100110000001110010011 !"
b11100 ""
b0 )"
b0 G"
b0 \"
b100000000000001110011 8
b100000000000001110011 ("
b100000000000001110011 ?"
b100000000000001110011 Y"
b100000 *"
b101100 #
b101100 a
b101100 B#
b101100 Z
b110000 Y
b101000 ;
b101000 $
b101000 @
b101000 A#
b101000 0"
b1001 ,
1*
#140000
0*
#145000
b0 K
b0 W"
b0 2"
b1 <
b1 1"
b1 O"
b1 1#
b0 L
b0 T"
b0 7#
b111000 [
b0 n
b0 ;"
1]
b1 o
b1 7"
b0 C"
b0 N
b0 @"
b0 S"
b0 d"
b0 &#
b0 ,#
b0 b
b0 Z"
b0 /"
b0 :"
b0 5
b0 l
b0 g"
b0 '#
b100000 *#
b100000 )#
03#
0"#
0Q"
b100001 s
b0 ,"
b0 5"
b0 8
b0 ("
b0 ?"
b0 Y"
b101000 *"
b110100 #
b110100 a
b110100 B#
b110100 Z
b111000 Y
b110000 ;
b110000 $
b110000 @
b110000 A#
b110000 0"
b0 u
b0 |
b0 {
b0 v
b100100 w
b1 )
b1 1
b1 >#
b1 p
b0 %"
b0 ="
b0 #"
b0 P"
b0 !#
b0 /#
b0 $"
b10000000000000000000 }
b100000000000001110011 9
b100000000000001110011 !"
b100000 ""
b1010 ,
1*
#150000
0*
#155000
b0 <
b0 1"
b0 O"
b0 1#
b0 o
b0 7"
b1000000 [
1m
b0 ."
b0 6"
b0 &
b0 2
b0 ?#
b0 3"
b101000 s
b101100 w
b0 )
b0 1
b0 >#
b0 p
b0 ~
b0 '"
b0 >"
b0 &"
b0 9
b0 !"
b101000 ""
b110000 *"
b111100 #
b111100 a
b111100 B#
b111100 Z
b1000000 Y
b111000 ;
b111000 $
b111000 @
b111000 A#
b111000 0"
b1011 ,
1*
