VERILOG_SOURCES += $(SPINALROOT)/WhenTester.v
TOPLEVEL=WhenTester
MODULE=WhenTester

include ../common/Makefile.sim