h1 Multi-Cycle MIPS Processor
h2 The vhdl design in this repository describes the following MIPS architecture:
![architecture](https://github.com/RonBenGal/Multi-Cycle-MIPS-Processor/blob/master/MIPS_Architecture.png)
