<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='artec_dongle_ii_fpga.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: artec_dongle_ii_fpga
    <br/>
    Created: Nov  4, 2008
    <br/>
    Updated: Mar  5, 2012
    <br/>
    SVN Updated: Mar  5, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Prototype board
    
    <br/>
    Language:
    
     Other
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Planned Features">
    <h2>
     
     
     Planned Features
    </h2>
    <p id="p_Planned Features">
     - LPC ROM(RAM?)
     <br/>
     - Flash regions Memory read, Firmware hub read, (IO read and write)
     <br/>
     - PSRAM regions Memory read and write, Firmware hub read, (IO read and write)
     <br/>
     - SPI ROM
     <br/>
     - Flash regions read
     <br/>
     - PSRAM regions read
     <br/>
     - 8 bit ROM
     <br/>
     - read (with standard CS, OE, WE, DATA, ADDR interface on the 32 extension pins)
     <br/>
     - Post code trace
     <br/>
     - Boot trace (list all memory cycles possible at least on LPC)
     <br/>
     - Simple Logic Analyzer with 32 pins and 32 pin GPIO python module support
     <br/>
     - VHDL Firmware update trough USB data cable
     <br/>
    </p>
   </div>
   <div id="d_IMAGE: Dongle_II_board_small.JPG">
    <h2>
     
     
     IMAGE: Dongle_II_board_small.JPG
    </h2>
    <p id="p_IMAGE: Dongle_II_board_small.JPG">
     FILE: Dongle_II_board_small.JPG
     <br/>
     DESCRIPTION: board image
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     DONE
     <br/>
     - code transfer from Dongle I
     <br/>
     - PSRAM support added to memory interface and USB interface (4MB write time is 4 sec under Linux read is 10 sec)
     <br/>
     - New jumper block with LED indicators
     <br/>
     - dongle.py updated for initial features
     <br/>
     - dev_present signal switching from PC by default is low (has strong pull down 330 ohm for backward compatibility)
     <br/>
     - removed the need for reset after programming to free memory bus lock (lock is now controlled by the dongle.py software)
     <br/>
     - Added UART 16550 support over LPC with selectable base addresses
     <br/>
     TODO
     <br/>
     - Write multi-clock domain scalable memory bus arbiter (firmware)
     <br/>
     - SPI boot support (firmware)
     <br/>
     - 8 bit parallel ROM support code (firmware)
     <br/>
     - write GPIO support (firmware) and supporting Python module (software)
     <br/>
     - boot trace feature (save all accessed addresses and data and send to PC) (firmware)
     <br/>
     - write new update.py to work trough FTDI D2xx bit bang feature (software)
     <br/>
     - write 16 bit to 8 bit FIFO bridge to further speed up USB transfer on PSRAM regions (firmware)
     <br/>
     - try to rewrite Uspp read() in linux implementation to support more than word read at a time from OS (software)
     <br/>
     - write EPROM support code (firmware)
     <br/>
     - write software jumper support with settings stored/restored from EPROM (firmware)
     <br/>
     - write or port Analyzer code (firmware)
    </p>
   </div>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Project to create generic emulator/debugger/analyzer with
     <br/>
     on-the-fly reprogrammable firmware on Artec Dongle II board (containing Altera Cyclone III, Flash 16MB, PSRAM 16MB (UltraCap for image retention), FTDI usb, 32 GPIO pins, 4 segment LED, 8 green LEDs, 1 green/red LED, 8 pins for LPC/SPI bus, 6 pin extension header, EPROM 1024 bytes).
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
