read -sv run_verilog_mid/adder_32b_23_52_376101bda7a4562817f708340424db2c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_23_52_376101bda7a4562817f708340424db2c_yosys.v
