# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" \
"../../../../project_1.srcs/sources_1/new/averager_50.vhd" \
"../../../../project_1.srcs/sim_1/new/averager_50_tb.vhd" \

# Do not sort compile order
nosort
