{
  "queries_used": [
    "LLHD Sig2Reg combinational loop",
    "LLHD",
    "LLHD Sig2RegPass"
  ],
  "potential_duplicates": [
    {
      "number": 9467,
      "title": "[circt-verilog][arcilator] `arcilator` fails to lower `llhd.constant_time` generated from simple SV delay (`#1`)",
      "url": "https://github.com/llvm/circt/issues/9467",
      "labels": [
        "LLHD",
        "Arc"
      ],
      "created_at": "2026-01-17T18:13:38Z",
      "similarity_score": 3.5
    },
    {
      "number": 8825,
      "title": "[LLHD] Switch from hw.inout to a custom signal reference type",
      "url": "https://github.com/llvm/circt/issues/8825",
      "labels": [
        "LLHD"
      ],
      "created_at": "2025-08-06T04:38:33Z",
      "similarity_score": 3.5
    },
    {
      "number": 8013,
      "title": "[LLHD] Canonicalizer for processes produced by always @(*)",
      "url": "https://github.com/llvm/circt/issues/8013",
      "labels": [
        "LLHD"
      ],
      "created_at": "2024-12-22T12:56:02Z",
      "similarity_score": 3.5
    },
    {
      "number": 5253,
      "title": "[CI][FIRRTL][LLHD] valgrind failures on nightly (GCC, asserts=ON, shared=OFF)",
      "url": "https://github.com/llvm/circt/issues/5253",
      "labels": [
        "FIRRTL",
        "LLHD"
      ],
      "created_at": "2023-05-24T16:21:16Z",
      "similarity_score": 3.5
    },
    {
      "number": 1009,
      "title": "[LLHD] Add an SSA-style value-to-signal conversion operation",
      "url": "https://github.com/llvm/circt/issues/1009",
      "labels": [
        "LLHD"
      ],
      "created_at": "2021-05-05T05:30:51Z",
      "similarity_score": 3.5
    },
    {
      "number": 1011,
      "title": "[LLHD] Add a oneway connect operation",
      "url": "https://github.com/llvm/circt/issues/1011",
      "labels": [
        "LLHD"
      ],
      "created_at": "2021-05-05T07:07:42Z",
      "similarity_score": 3.5
    },
    {
      "number": 1010,
      "title": "[LLHD] Flesh out zero-delay semantics",
      "url": "https://github.com/llvm/circt/issues/1010",
      "labels": [
        "LLHD"
      ],
      "created_at": "2021-05-05T06:40:43Z",
      "similarity_score": 3.5
    },
    {
      "number": 7665,
      "title": "[LLHD][ProcessLowering] Incorrectly inlines aliasing drives",
      "url": "https://github.com/llvm/circt/issues/7665",
      "labels": [
        "bug",
        "LLHD"
      ],
      "created_at": "2024-10-04T10:44:00Z",
      "similarity_score": 3.5
    },
    {
      "number": 8845,
      "title": "[circt-verilog] `circt-verilog` produces non `comb`/`seq` dialects including `cf` and `llhd`",
      "url": "https://github.com/llvm/circt/issues/8845",
      "labels": [
        "LLHD",
        "Verilog/SystemVerilog",
        "ImportVerilog"
      ],
      "created_at": "2025-08-12T14:08:45Z",
      "similarity_score": 3.5
    },
    {
      "number": 8693,
      "title": "[Mem2Reg] Local signal does not dominate final drive",
      "url": "https://github.com/llvm/circt/issues/8693",
      "labels": [
        "LLHD"
      ],
      "created_at": "2025-07-11T20:11:54Z",
      "similarity_score": 2.5
    }
  ],
  "high_similarity": [],
  "recommendation": "likely_new",
  "recommendation_reason": "Found 10 potentially related issue(s), but none with high similarity. Likely a new issue."
}