# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 2 2 2 5
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 0
# CONTEXT CPU 0 3
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 2
UNBLOCK 4 0
CPU 4 4 0
# CONTEXT CPU 1 4
# CONTEXT CPU 2 4
# CONTEXT CPU 3 4
UNBLOCK 5 2
CPU 5 4 0
CPU 5 5 1
CPU 5 6 2
CPU 5 7 3
BLOCK 6 7
CPU 6 4 0
CPU 6 5 1
# CONTEXT CPU 2 6
# CONTEXT CPU 3 6
UNBLOCK 7 7
CPU 7 4 0
CPU 7 5 1
CPU 7 8 2
CPU 7 9 3
BLOCK 8 8
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
# CONTEXT CPU 2 8
CPU 8 9 3
UNBLOCK 9 8
CPU 9 10 0
CPU 9 11 1
CPU 9 12 2
CPU 9 9 3
BLOCK 10 12
CPU 10 10 0
CPU 10 11 1
# CONTEXT CPU 2 10
# CONTEXT CPU 3 10
UNBLOCK 11 12
CPU 11 10 0
CPU 11 11 1
CPU 11 13 2
CPU 11 14 3
BLOCK 12 10
BLOCK 12 13
BLOCK 12 14
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
# CONTEXT CPU 3 12
UNBLOCK 13 10
UNBLOCK 13 13
UNBLOCK 13 14
CPU 13 0 0
CPU 13 1 1
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
CPU 14 0 0
CPU 14 1 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
CPU 15 0 0
CPU 15 1 1
CPU 15 3 2
CPU 15 2 3
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 3 2
CPU 16 2 3
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
CPU 17 3 2
CPU 17 2 3
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
# CONTEXT CPU 3 18
CPU 19 6 0
CPU 19 7 1
# CONTEXT CPU 2 19
# CONTEXT CPU 3 19
CPU 20 6 0
CPU 20 7 1
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
CPU 21 6 0
CPU 21 7 1
CPU 21 4 2
CPU 21 5 3
BLOCK 22 5
CPU 22 6 0
# CONTEXT CPU 1 22
CPU 22 4 2
# CONTEXT CPU 3 22
UNBLOCK 23 5
CPU 23 6 0
# CONTEXT CPU 1 23
CPU 23 4 2
CPU 23 9 3
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 9 3
# CONTEXT CPU 0 25
CPU 25 8 1
# CONTEXT CPU 2 25
CPU 25 9 3
BLOCK 26 9
# CONTEXT CPU 0 26
CPU 26 8 1
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
UNBLOCK 27 9
CPU 27 12 0
CPU 27 8 1
CPU 27 11 2
# CONTEXT CPU 3 27
BLOCK 28 12
BLOCK 28 11
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
UNBLOCK 29 11
UNBLOCK 29 12
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
CPU 29 10 3
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
CPU 31 13 0
CPU 31 14 1
CPU 31 0 2
# CONTEXT CPU 3 31
BLOCK 32 13
BLOCK 32 14
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 32 0 2
# CONTEXT CPU 3 32
UNBLOCK 33 13
UNBLOCK 33 14
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
CPU 33 0 2
CPU 33 1 3
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 1 3
BLOCK 35 1
CPU 35 3 0
CPU 35 2 1
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
BLOCK 36 3
UNBLOCK 36 1
# CONTEXT CPU 0 36
CPU 36 2 1
# CONTEXT CPU 2 36
CPU 36 5 3
UNBLOCK 37 3
CPU 37 6 0
CPU 37 2 1
CPU 37 7 2
CPU 37 5 3
BLOCK 38 6
EXIT 38 2 1
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
CPU 38 7 2
# CONTEXT CPU 3 38
UNBLOCK 39 6
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
CPU 39 7 2
# CONTEXT CPU 3 39
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
# CONTEXT CPU 3 40
CPU 41 4 0
CPU 41 9 1
CPU 41 11 2
CPU 41 8 3
BLOCK 42 4
# CONTEXT CPU 0 42
CPU 42 9 1
CPU 42 11 2
CPU 42 8 3
BLOCK 43 9
UNBLOCK 43 4
CPU 43 12 0
# CONTEXT CPU 1 43
CPU 43 11 2
CPU 43 8 3
BLOCK 44 12
BLOCK 44 8
UNBLOCK 44 9
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
UNBLOCK 45 8
UNBLOCK 45 12
CPU 45 13 0
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
CPU 46 13 0
CPU 46 10 1
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
BLOCK 47 10
CPU 47 13 0
# CONTEXT CPU 1 47
CPU 47 14 2
CPU 47 0 3
BLOCK 48 14
EXIT 48 0 3
UNBLOCK 48 10
CPU 48 13 0
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
BLOCK 49 13
UNBLOCK 49 14
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
CPU 49 5 3
UNBLOCK 50 13
CPU 50 6 0
CPU 50 1 1
# CONTEXT CPU 2 50
CPU 50 5 3
EXIT 51 1 1
CPU 51 6 0
# CONTEXT CPU 1 51
CPU 51 3 2
CPU 51 5 3
EXIT 52 6 0
EXIT 52 5 3
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52 3 2
# CONTEXT CPU 3 52
EXIT 53 3 2
CPU 53 4 0
# CONTEXT CPU 1 53
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
EXIT 54 4 0
# CONTEXT CPU 0 54
CPU 54 7 1
CPU 54 11 2
# CONTEXT CPU 3 54
BLOCK 55 11
# CONTEXT CPU 0 55
CPU 55 7 1
# CONTEXT CPU 2 55
CPU 55 9 3
EXIT 56 7 1
EXIT 56 9 3
UNBLOCK 56 11
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
# CONTEXT CPU 3 56
CPU 57 8 0
CPU 57 10 1
# CONTEXT CPU 2 57
# CONTEXT CPU 3 57
CPU 58 8 0
CPU 58 10 1
CPU 58 12 2
# CONTEXT CPU 3 58
EXIT 59 8 0
# CONTEXT CPU 0 59
CPU 59 10 1
CPU 59 12 2
CPU 59 14 3
BLOCK 60 12
BLOCK 60 14
CPU 60 13 0
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
CPU 60 -1 3
UNBLOCK 61 12
UNBLOCK 61 14
CPU 61 13 0
# CONTEXT CPU 1 61
# CONTEXT CPU 2 61
# CONTEXT CPU 3 61
BLOCK 62 13
# CONTEXT CPU 0 62
# CONTEXT CPU 1 62
# CONTEXT CPU 2 62
# CONTEXT CPU 3 62
UNBLOCK 63 13
# CONTEXT CPU 0 63
CPU 63 11 1
CPU 63 10 2
# CONTEXT CPU 3 63
EXIT 64 11 1
EXIT 64 10 2
# CONTEXT CPU 0 64
# CONTEXT CPU 1 64
CPU 64 -1 2
CPU 64 12 3
CPU 65 14 0
# CONTEXT CPU 1 65
CPU 65 -1 2
CPU 65 12 3
BLOCK 66 14
CPU 66 -1 0
# CONTEXT CPU 1 66
CPU 66 -1 2
CPU 66 12 3
UNBLOCK 67 14
# CONTEXT CPU 0 67
CPU 67 13 1
CPU 67 -1 2
CPU 67 12 3
EXIT 68 13 1
EXIT 68 12 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72 14
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
BLOCK 75 14
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
UNBLOCK 76 14
# CONTEXT CPU 0 76
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
CPU 77 14 0
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
EXIT 78 14 0
CPU 78 -1 0
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
