// Seed: 2805637142
module module_0 (
    input id_0,
    output id_1,
    output reg id_2
);
  type_5(
      1'b0, id_1, 1
  );
  reg id_3;
  always @(id_3 or 1) id_2 <= id_3;
endmodule
