# Router_1_X_3
Design and verification files for an 8-bit Router 1x3, routing data to three output channels based on control signals. The project includes RTL design, a UVM-based testbench, and comprehensive functional verification, ensuring data routing accuracy. Tools used include SystemVerilog and Synopsys VCS.
