

================================================================
== Synthesis Summary Report of 'applyConvolution'
================================================================
+ General Information: 
    * Date:           Fri May 24 11:24:40 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        Convolutie
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |                     Modules                    |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |                     & Loops                    |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ applyConvolution                              |  Timing|  -0.47|        -|       -|         -|        -|     -|        no|     -|  9 (4%)|  2716 (2%)|  3525 (6%)|    -|
    | o VITIS_LOOP_24_1_VITIS_LOOP_25_2              |       -|   5.84|        -|       -|         -|        -|     -|        no|     -|       -|          -|          -|    -|
    |  + applyConvolution_Pipeline_1                 |       -|   0.80|        5|  40.000|         -|        5|     -|        no|     -|       -|  100 (~0%)|   76 (~0%)|    -|
    |   o Loop 1                                     |       -|   5.84|        3|  24.000|         1|        1|     3|       yes|     -|       -|          -|          -|    -|
    |  + applyConvolution_Pipeline_VITIS_LOOP_41_6   |  Timing|  -0.34|        -|       -|         -|        -|     -|        no|     -|       -|  393 (~0%)|   973 (1%)|    -|
    |   o VITIS_LOOP_41_6                            |       -|   5.84|        -|       -|         4|        1|     -|       yes|     -|       -|          -|          -|    -|
    |  o VITIS_LOOP_27_3_VITIS_LOOP_28_4             |       -|   5.84|        -|       -|         -|        -|     -|        no|     -|       -|          -|          -|    -|
    |   + applyConvolution_Pipeline_VITIS_LOOP_33_5  |  Timing|  -0.47|        -|       -|         -|        -|     -|        no|     -|  5 (2%)|  938 (~0%)|  1225 (2%)|    -|
    |    o VITIS_LOOP_33_5                           |      II|   5.84|        -|       -|        22|        9|     -|       yes|     -|       -|          -|          -|    -|
    +------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 6             | 16     | 0        |
| s_axi_control_r | 32         | 4             |        |          |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | height   | 0x10   | 32    | W      | Data signal of height            |                                                                      |
| s_axi_control   | width    | 0x18   | 32    | W      | Data signal of width             |                                                                      |
| s_axi_control   | channels | 0x20   | 32    | W      | Data signal of channels          |                                                                      |
| s_axi_control_r | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control_r | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control_r | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control_r | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| image_r   | in        | both          | 32    | 1      | 1      |
| output_r  | out       | both          | 32    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| image    | in        | int*     |
| output   | out       | int*     |
| height   | in        | int      |
| width    | in        | int      |
| channels | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                            |
+----------+---------------+-----------+------------------------------------+
| image    | image_r       | interface |                                    |
| output   | output_r      | interface |                                    |
| height   | s_axi_control | register  | name=height offset=0x10 range=32   |
| width    | s_axi_control | register  | name=width offset=0x18 range=32    |
| channels | s_axi_control | register  | name=channels offset=0x20 range=32 |
+----------+---------------+-----------+------------------------------------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+------------------------+------+---------+---------+
| Name                                         | DSP | Pragma | Variable               | Op   | Impl    | Latency |
+----------------------------------------------+-----+--------+------------------------+------+---------+---------+
| + applyConvolution                           | 9   |        |                        |      |         |         |
|   mul_32ns_32ns_64_3_1_U31                   | 4   |        | mul_ln6                | mul  | auto    | 2       |
|   add_ln24_1_fu_365_p2                       |     |        | add_ln24_1             | add  | fabric  | 0       |
|   add_ln24_fu_386_p2                         |     |        | add_ln24               | add  | fabric  | 0       |
|   empty_fu_426_p2                            |     |        | empty                  | add  | fabric  | 0       |
|   add_ln27_fu_460_p2                         |     |        | add_ln27               | add  | fabric  | 0       |
|   indvars_iv_next2514_fu_480_p2              |     |        | indvars_iv_next2514    | add  | fabric  | 0       |
|   p_mid1_fu_490_p2                           |     |        | p_mid1                 | add  | fabric  | 0       |
|   indvars_iv_next25_mid1_fu_495_p2           |     |        | indvars_iv_next25_mid1 | add  | fabric  | 0       |
|   add_ln29_fu_525_p2                         |     |        | add_ln29               | add  | fabric  | 0       |
|   add_ln28_fu_530_p2                         |     |        | add_ln28               | add  | fabric  | 0       |
|   add_ln25_fu_536_p2                         |     |        | add_ln25               | add  | fabric  | 0       |
|  + applyConvolution_Pipeline_1               | 0   |        |                        |      |         |         |
|    empty_fu_122_p2                           |     |        | empty                  | add  | fabric  | 0       |
|  + applyConvolution_Pipeline_VITIS_LOOP_33_5 | 5   |        |                        |      |         |         |
|    add_ln33_fu_181_p2                        |     |        | add_ln33               | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8          | 3   |        | mul                    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_8_full_dsp_1_U7         | 2   |        | sum_2_4                | fadd | fulldsp | 7       |
|  + applyConvolution_Pipeline_VITIS_LOOP_41_6 | 0   |        |                        |      |         |         |
|    add_ln41_fu_145_p2                        |     |        | add_ln41               | add  | fabric  | 0       |
|    add_ln317_fu_203_p2                       |     |        | add_ln317              | add  | fabric  | 0       |
|    sub_ln18_fu_217_p2                        |     |        | sub_ln18               | sub  | fabric  | 0       |
|    result_2_fu_299_p2                        |     |        | result_2               | sub  | fabric  | 0       |
+----------------------------------------------+-----+--------+------------------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |           |           |      |      |        |          |      |         | Banks            |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + applyConvolution  |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U   | interface | s_axilite |      |      |        |          |      |         |                  |
|   control_r_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   kernel_U          | rom_1p    |           |      |      |        | kernel   | auto | 1       | 32, 9, 1         |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------+-------------------------------------------------------------------+
| Type      | Options                                | Location                                                          |
+-----------+----------------------------------------+-------------------------------------------------------------------+
| interface | axis port = image                      | Convolutie/source/Convolutie.c:8 in applyconvolution              |
| interface | axis port = output                     | Convolutie/source/Convolutie.c:9 in applyconvolution              |
| interface | s_axilite port=width bundle=control    | Convolutie/source/Convolutie.c:12 in applyconvolution, width      |
| interface | s_axilite port=height bundle=control   | Convolutie/source/Convolutie.c:13 in applyconvolution, height     |
| interface | s_axilite port=channels bundle=control | Convolutie/source/Convolutie.c:14 in applyconvolution, channels   |
| interface | s_axilite port=return                  | Convolutie/solution1/directives.tcl:7 in applyconvolution, return |
+-----------+----------------------------------------+-------------------------------------------------------------------+


