
SW_Controller_DIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c98  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08007f30  08007f30  00008f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007fb4  08007fb4  00008fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007fbc  08007fbc  00008fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007fc0  08007fc0  00008fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  08007fc4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000024c  24000010  08007fd4  00009010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400025c  08007fd4  0000925c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001744a  00000000  00000000  0000903e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000256c  00000000  00000000  00020488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001198  00000000  00000000  000229f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000da3  00000000  00000000  00023b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003921c  00000000  00000000  00024933  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015004  00000000  00000000  0005db4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00177c5a  00000000  00000000  00072b53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001ea7ad  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004cf8  00000000  00000000  001ea7f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006f  00000000  00000000  001ef4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007f18 	.word	0x08007f18

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08007f18 	.word	0x08007f18

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000608:	f000 fb08 	bl	8000c1c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f000 fe5e 	bl	80012cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f80c 	bl	800062c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 f9fc 	bl	8000a10 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000618:	f000 f87e 	bl	8000718 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 800061c:	f000 f8f8 	bl	8000810 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 8000620:	f000 f95a 	bl	80008d8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000624:	f000 f9a4 	bl	8000970 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <main+0x24>

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b09c      	sub	sp, #112	@ 0x70
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000636:	224c      	movs	r2, #76	@ 0x4c
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f007 fc32 	bl	8007ea4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000640:	1d3b      	adds	r3, r7, #4
 8000642:	2220      	movs	r2, #32
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f007 fc2c 	bl	8007ea4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800064c:	2002      	movs	r0, #2
 800064e:	f002 fdc5 	bl	80031dc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000652:	2300      	movs	r3, #0
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	4b2d      	ldr	r3, [pc, #180]	@ (800070c <SystemClock_Config+0xe0>)
 8000658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800065a:	4a2c      	ldr	r2, [pc, #176]	@ (800070c <SystemClock_Config+0xe0>)
 800065c:	f023 0301 	bic.w	r3, r3, #1
 8000660:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000662:	4b2a      	ldr	r3, [pc, #168]	@ (800070c <SystemClock_Config+0xe0>)
 8000664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	603b      	str	r3, [r7, #0]
 800066c:	4b28      	ldr	r3, [pc, #160]	@ (8000710 <SystemClock_Config+0xe4>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000674:	4a26      	ldr	r2, [pc, #152]	@ (8000710 <SystemClock_Config+0xe4>)
 8000676:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800067a:	6193      	str	r3, [r2, #24]
 800067c:	4b24      	ldr	r3, [pc, #144]	@ (8000710 <SystemClock_Config+0xe4>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000684:	603b      	str	r3, [r7, #0]
 8000686:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000688:	bf00      	nop
 800068a:	4b21      	ldr	r3, [pc, #132]	@ (8000710 <SystemClock_Config+0xe4>)
 800068c:	699b      	ldr	r3, [r3, #24]
 800068e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000692:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000696:	d1f8      	bne.n	800068a <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000698:	4b1e      	ldr	r3, [pc, #120]	@ (8000714 <SystemClock_Config+0xe8>)
 800069a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800069c:	4a1d      	ldr	r2, [pc, #116]	@ (8000714 <SystemClock_Config+0xe8>)
 800069e:	f023 0303 	bic.w	r3, r3, #3
 80006a2:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80006a4:	2303      	movs	r3, #3
 80006a6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006ae:	2301      	movs	r3, #1
 80006b0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b2:	2340      	movs	r3, #64	@ 0x40
 80006b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006b6:	2300      	movs	r3, #0
 80006b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006be:	4618      	mov	r0, r3
 80006c0:	f002 fdc6 	bl	8003250 <HAL_RCC_OscConfig>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80006ca:	f000 fad3 	bl	8000c74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ce:	233f      	movs	r3, #63	@ 0x3f
 80006d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006d2:	2300      	movs	r3, #0
 80006d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006d6:	2300      	movs	r3, #0
 80006d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006da:	2300      	movs	r3, #0
 80006dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80006de:	2300      	movs	r3, #0
 80006e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80006e2:	2340      	movs	r3, #64	@ 0x40
 80006e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80006e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006ea:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80006ec:	2340      	movs	r3, #64	@ 0x40
 80006ee:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	2101      	movs	r1, #1
 80006f4:	4618      	mov	r0, r3
 80006f6:	f003 fa05 	bl	8003b04 <HAL_RCC_ClockConfig>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000700:	f000 fab8 	bl	8000c74 <Error_Handler>
  }
}
 8000704:	bf00      	nop
 8000706:	3770      	adds	r7, #112	@ 0x70
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	58000400 	.word	0x58000400
 8000710:	58024800 	.word	0x58024800
 8000714:	58024400 	.word	0x58024400

08000718 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	@ 0x28
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800072a:	463b      	mov	r3, r7
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]
 8000738:	615a      	str	r2, [r3, #20]
 800073a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800073c:	4b31      	ldr	r3, [pc, #196]	@ (8000804 <MX_ADC1_Init+0xec>)
 800073e:	4a32      	ldr	r2, [pc, #200]	@ (8000808 <MX_ADC1_Init+0xf0>)
 8000740:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000742:	4b30      	ldr	r3, [pc, #192]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000744:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000748:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800074a:	4b2e      	ldr	r3, [pc, #184]	@ (8000804 <MX_ADC1_Init+0xec>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000750:	4b2c      	ldr	r3, [pc, #176]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000756:	4b2b      	ldr	r3, [pc, #172]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000758:	2204      	movs	r2, #4
 800075a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800075c:	4b29      	ldr	r3, [pc, #164]	@ (8000804 <MX_ADC1_Init+0xec>)
 800075e:	2200      	movs	r2, #0
 8000760:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000762:	4b28      	ldr	r3, [pc, #160]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000764:	2200      	movs	r2, #0
 8000766:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000768:	4b26      	ldr	r3, [pc, #152]	@ (8000804 <MX_ADC1_Init+0xec>)
 800076a:	2201      	movs	r2, #1
 800076c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800076e:	4b25      	ldr	r3, [pc, #148]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000770:	2200      	movs	r2, #0
 8000772:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000774:	4b23      	ldr	r3, [pc, #140]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000776:	2200      	movs	r2, #0
 8000778:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800077a:	4b22      	ldr	r3, [pc, #136]	@ (8000804 <MX_ADC1_Init+0xec>)
 800077c:	2200      	movs	r2, #0
 800077e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000780:	4b20      	ldr	r3, [pc, #128]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000782:	2200      	movs	r2, #0
 8000784:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000788:	2200      	movs	r2, #0
 800078a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800078c:	4b1d      	ldr	r3, [pc, #116]	@ (8000804 <MX_ADC1_Init+0xec>)
 800078e:	2200      	movs	r2, #0
 8000790:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000792:	4b1c      	ldr	r3, [pc, #112]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000794:	2200      	movs	r2, #0
 8000796:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 800079a:	4b1a      	ldr	r3, [pc, #104]	@ (8000804 <MX_ADC1_Init+0xec>)
 800079c:	2201      	movs	r2, #1
 800079e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007a0:	4818      	ldr	r0, [pc, #96]	@ (8000804 <MX_ADC1_Init+0xec>)
 80007a2:	f000 ffef 	bl	8001784 <HAL_ADC_Init>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80007ac:	f000 fa62 	bl	8000c74 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007b4:	f107 031c 	add.w	r3, r7, #28
 80007b8:	4619      	mov	r1, r3
 80007ba:	4812      	ldr	r0, [pc, #72]	@ (8000804 <MX_ADC1_Init+0xec>)
 80007bc:	f001 fda6 	bl	800230c <HAL_ADCEx_MultiModeConfigChannel>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80007c6:	f000 fa55 	bl	8000c74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80007ca:	4b10      	ldr	r3, [pc, #64]	@ (800080c <MX_ADC1_Init+0xf4>)
 80007cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ce:	2306      	movs	r3, #6
 80007d0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007d6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80007da:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007dc:	2304      	movs	r3, #4
 80007de:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80007e4:	2300      	movs	r3, #0
 80007e6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e8:	463b      	mov	r3, r7
 80007ea:	4619      	mov	r1, r3
 80007ec:	4805      	ldr	r0, [pc, #20]	@ (8000804 <MX_ADC1_Init+0xec>)
 80007ee:	f001 f96b 	bl	8001ac8 <HAL_ADC_ConfigChannel>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80007f8:	f000 fa3c 	bl	8000c74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007fc:	bf00      	nop
 80007fe:	3728      	adds	r7, #40	@ 0x28
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	2400002c 	.word	0x2400002c
 8000808:	40022000 	.word	0x40022000
 800080c:	08600004 	.word	0x08600004

08000810 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000814:	4b2e      	ldr	r3, [pc, #184]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000816:	4a2f      	ldr	r2, [pc, #188]	@ (80008d4 <MX_FDCAN1_Init+0xc4>)
 8000818:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800081a:	4b2d      	ldr	r3, [pc, #180]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000820:	4b2b      	ldr	r3, [pc, #172]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000826:	4b2a      	ldr	r3, [pc, #168]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000828:	2200      	movs	r2, #0
 800082a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800082c:	4b28      	ldr	r3, [pc, #160]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 800082e:	2200      	movs	r2, #0
 8000830:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000832:	4b27      	ldr	r3, [pc, #156]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000834:	2200      	movs	r2, #0
 8000836:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000838:	4b25      	ldr	r3, [pc, #148]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 800083a:	2210      	movs	r2, #16
 800083c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800083e:	4b24      	ldr	r3, [pc, #144]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000840:	2201      	movs	r2, #1
 8000842:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000844:	4b22      	ldr	r3, [pc, #136]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000846:	2201      	movs	r2, #1
 8000848:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 800084a:	4b21      	ldr	r3, [pc, #132]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 800084c:	2201      	movs	r2, #1
 800084e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000850:	4b1f      	ldr	r3, [pc, #124]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000852:	2201      	movs	r2, #1
 8000854:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000856:	4b1e      	ldr	r3, [pc, #120]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000858:	2201      	movs	r2, #1
 800085a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800085c:	4b1c      	ldr	r3, [pc, #112]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 800085e:	2201      	movs	r2, #1
 8000860:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000862:	4b1b      	ldr	r3, [pc, #108]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000864:	2201      	movs	r2, #1
 8000866:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000868:	4b19      	ldr	r3, [pc, #100]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 800086a:	2200      	movs	r2, #0
 800086c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 800086e:	4b18      	ldr	r3, [pc, #96]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000870:	2200      	movs	r2, #0
 8000872:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000874:	4b16      	ldr	r3, [pc, #88]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000876:	2200      	movs	r2, #0
 8000878:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 800087a:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 800087c:	2200      	movs	r2, #0
 800087e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000880:	4b13      	ldr	r3, [pc, #76]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000882:	2204      	movs	r2, #4
 8000884:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000886:	4b12      	ldr	r3, [pc, #72]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000888:	2200      	movs	r2, #0
 800088a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800088c:	4b10      	ldr	r3, [pc, #64]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 800088e:	2204      	movs	r2, #4
 8000890:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000892:	4b0f      	ldr	r3, [pc, #60]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 8000894:	2200      	movs	r2, #0
 8000896:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000898:	4b0d      	ldr	r3, [pc, #52]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 800089a:	2204      	movs	r2, #4
 800089c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800089e:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80008a4:	4b0a      	ldr	r3, [pc, #40]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 80008aa:	4b09      	ldr	r3, [pc, #36]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80008b0:	4b07      	ldr	r3, [pc, #28]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80008b6:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 80008b8:	2204      	movs	r2, #4
 80008ba:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80008bc:	4804      	ldr	r0, [pc, #16]	@ (80008d0 <MX_FDCAN1_Init+0xc0>)
 80008be:	f001 ff5f 	bl	8002780 <HAL_FDCAN_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 80008c8:	f000 f9d4 	bl	8000c74 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80008cc:	bf00      	nop
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	24000090 	.word	0x24000090
 80008d4:	4000a000 	.word	0x4000a000

080008d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008dc:	4b22      	ldr	r3, [pc, #136]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 80008de:	4a23      	ldr	r2, [pc, #140]	@ (800096c <MX_USART1_UART_Init+0x94>)
 80008e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008e2:	4b21      	ldr	r3, [pc, #132]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 80008e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008fc:	4b1a      	ldr	r3, [pc, #104]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 80008fe:	220c      	movs	r2, #12
 8000900:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000902:	4b19      	ldr	r3, [pc, #100]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000908:	4b17      	ldr	r3, [pc, #92]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800090e:	4b16      	ldr	r3, [pc, #88]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000914:	4b14      	ldr	r3, [pc, #80]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 8000916:	2200      	movs	r2, #0
 8000918:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800091a:	4b13      	ldr	r3, [pc, #76]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000920:	4811      	ldr	r0, [pc, #68]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 8000922:	f006 f979 	bl	8006c18 <HAL_UART_Init>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800092c:	f000 f9a2 	bl	8000c74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000930:	2100      	movs	r1, #0
 8000932:	480d      	ldr	r0, [pc, #52]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 8000934:	f007 f9eb 	bl	8007d0e <HAL_UARTEx_SetTxFifoThreshold>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800093e:	f000 f999 	bl	8000c74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000942:	2100      	movs	r1, #0
 8000944:	4808      	ldr	r0, [pc, #32]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 8000946:	f007 fa20 	bl	8007d8a <HAL_UARTEx_SetRxFifoThreshold>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000950:	f000 f990 	bl	8000c74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000954:	4804      	ldr	r0, [pc, #16]	@ (8000968 <MX_USART1_UART_Init+0x90>)
 8000956:	f007 f9a1 	bl	8007c9c <HAL_UARTEx_DisableFifoMode>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000960:	f000 f988 	bl	8000c74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}
 8000968:	24000130 	.word	0x24000130
 800096c:	40011000 	.word	0x40011000

08000970 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000974:	4b24      	ldr	r3, [pc, #144]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 8000976:	4a25      	ldr	r2, [pc, #148]	@ (8000a0c <MX_USART2_UART_Init+0x9c>)
 8000978:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800097a:	4b23      	ldr	r3, [pc, #140]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 800097c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000980:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000982:	4b21      	ldr	r3, [pc, #132]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000988:	4b1f      	ldr	r3, [pc, #124]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 800098a:	2200      	movs	r2, #0
 800098c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800098e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000994:	4b1c      	ldr	r3, [pc, #112]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 8000996:	220c      	movs	r2, #12
 8000998:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800099a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 800099c:	2200      	movs	r2, #0
 800099e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a0:	4b19      	ldr	r3, [pc, #100]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009a6:	4b18      	ldr	r3, [pc, #96]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009ac:	4b16      	ldr	r3, [pc, #88]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009b2:	4b15      	ldr	r3, [pc, #84]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80009b8:	2300      	movs	r3, #0
 80009ba:	2200      	movs	r2, #0
 80009bc:	2100      	movs	r1, #0
 80009be:	4812      	ldr	r0, [pc, #72]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 80009c0:	f007 f902 	bl	8007bc8 <HAL_RS485Ex_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_USART2_UART_Init+0x5e>
  {
    Error_Handler();
 80009ca:	f000 f953 	bl	8000c74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ce:	2100      	movs	r1, #0
 80009d0:	480d      	ldr	r0, [pc, #52]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 80009d2:	f007 f99c 	bl	8007d0e <HAL_UARTEx_SetTxFifoThreshold>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_USART2_UART_Init+0x70>
  {
    Error_Handler();
 80009dc:	f000 f94a 	bl	8000c74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009e0:	2100      	movs	r1, #0
 80009e2:	4809      	ldr	r0, [pc, #36]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 80009e4:	f007 f9d1 	bl	8007d8a <HAL_UARTEx_SetRxFifoThreshold>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_USART2_UART_Init+0x82>
  {
    Error_Handler();
 80009ee:	f000 f941 	bl	8000c74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80009f2:	4805      	ldr	r0, [pc, #20]	@ (8000a08 <MX_USART2_UART_Init+0x98>)
 80009f4:	f007 f952 	bl	8007c9c <HAL_UARTEx_DisableFifoMode>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_USART2_UART_Init+0x92>
  {
    Error_Handler();
 80009fe:	f000 f939 	bl	8000c74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	240001c4 	.word	0x240001c4
 8000a0c:	40004400 	.word	0x40004400

08000a10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08e      	sub	sp, #56	@ 0x38
 8000a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
 8000a1e:	605a      	str	r2, [r3, #4]
 8000a20:	609a      	str	r2, [r3, #8]
 8000a22:	60da      	str	r2, [r3, #12]
 8000a24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a26:	4b75      	ldr	r3, [pc, #468]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a2c:	4a73      	ldr	r2, [pc, #460]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a2e:	f043 0304 	orr.w	r3, r3, #4
 8000a32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a36:	4b71      	ldr	r3, [pc, #452]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a3c:	f003 0304 	and.w	r3, r3, #4
 8000a40:	623b      	str	r3, [r7, #32]
 8000a42:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a44:	4b6d      	ldr	r3, [pc, #436]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a4a:	4a6c      	ldr	r2, [pc, #432]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a54:	4b69      	ldr	r3, [pc, #420]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a5e:	61fb      	str	r3, [r7, #28]
 8000a60:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	4b66      	ldr	r3, [pc, #408]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a68:	4a64      	ldr	r2, [pc, #400]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a6a:	f043 0301 	orr.w	r3, r3, #1
 8000a6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a72:	4b62      	ldr	r3, [pc, #392]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a78:	f003 0301 	and.w	r3, r3, #1
 8000a7c:	61bb      	str	r3, [r7, #24]
 8000a7e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a80:	4b5e      	ldr	r3, [pc, #376]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a86:	4a5d      	ldr	r2, [pc, #372]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a88:	f043 0302 	orr.w	r3, r3, #2
 8000a8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a90:	4b5a      	ldr	r3, [pc, #360]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000a92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a96:	f003 0302 	and.w	r3, r3, #2
 8000a9a:	617b      	str	r3, [r7, #20]
 8000a9c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a9e:	4b57      	ldr	r3, [pc, #348]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000aa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa4:	4a55      	ldr	r2, [pc, #340]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000aa6:	f043 0320 	orr.w	r3, r3, #32
 8000aaa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aae:	4b53      	ldr	r3, [pc, #332]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000ab0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab4:	f003 0320 	and.w	r3, r3, #32
 8000ab8:	613b      	str	r3, [r7, #16]
 8000aba:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000abc:	4b4f      	ldr	r3, [pc, #316]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac2:	4a4e      	ldr	r2, [pc, #312]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ac8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000acc:	4b4b      	ldr	r3, [pc, #300]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000ace:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ada:	4b48      	ldr	r3, [pc, #288]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000adc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae0:	4a46      	ldr	r2, [pc, #280]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000ae2:	f043 0310 	orr.w	r3, r3, #16
 8000ae6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aea:	4b44      	ldr	r3, [pc, #272]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000aec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000af0:	f003 0310 	and.w	r3, r3, #16
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000af8:	4b40      	ldr	r3, [pc, #256]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000afa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000afe:	4a3f      	ldr	r2, [pc, #252]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000b00:	f043 0308 	orr.w	r3, r3, #8
 8000b04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b08:	4b3c      	ldr	r3, [pc, #240]	@ (8000bfc <MX_GPIO_Init+0x1ec>)
 8000b0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b0e:	f003 0308 	and.w	r3, r3, #8
 8000b12:	607b      	str	r3, [r7, #4]
 8000b14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000b16:	2200      	movs	r2, #0
 8000b18:	2106      	movs	r1, #6
 8000b1a:	4839      	ldr	r0, [pc, #228]	@ (8000c00 <MX_GPIO_Init+0x1f0>)
 8000b1c:	f002 fb44 	bl	80031a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF12 PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000b20:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000b24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b32:	4619      	mov	r1, r3
 8000b34:	4833      	ldr	r0, [pc, #204]	@ (8000c04 <MX_GPIO_Init+0x1f4>)
 8000b36:	f002 f987 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG5 PG6 PG7
                           PG8 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000b3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b3e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b40:	2300      	movs	r3, #0
 8000b42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	482e      	ldr	r0, [pc, #184]	@ (8000c08 <MX_GPIO_Init+0x1f8>)
 8000b50:	f002 f97a 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000b54:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8000b58:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b66:	4619      	mov	r1, r3
 8000b68:	4828      	ldr	r0, [pc, #160]	@ (8000c0c <MX_GPIO_Init+0x1fc>)
 8000b6a:	f002 f96d 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000b6e:	f643 4318 	movw	r3, #15384	@ 0x3c18
 8000b72:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_3|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b74:	2300      	movs	r3, #0
 8000b76:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b80:	4619      	mov	r1, r3
 8000b82:	4823      	ldr	r0, [pc, #140]	@ (8000c10 <MX_GPIO_Init+0x200>)
 8000b84:	f002 f960 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD3 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000b88:	f64f 7389 	movw	r3, #65417	@ 0xff89
 8000b8c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4818      	ldr	r0, [pc, #96]	@ (8000c00 <MX_GPIO_Init+0x1f0>)
 8000b9e:	f002 f953 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000ba2:	f44f 53fe 	mov.w	r3, #8128	@ 0x1fc0
 8000ba6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4817      	ldr	r0, [pc, #92]	@ (8000c14 <MX_GPIO_Init+0x204>)
 8000bb8:	f002 f946 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_15;
 8000bbc:	f44f 4303 	mov.w	r3, #33536	@ 0x8300
 8000bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4811      	ldr	r0, [pc, #68]	@ (8000c18 <MX_GPIO_Init+0x208>)
 8000bd2:	f002 f939 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD1 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000bd6:	2306      	movs	r3, #6
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2300      	movs	r3, #0
 8000be4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bea:	4619      	mov	r1, r3
 8000bec:	4804      	ldr	r0, [pc, #16]	@ (8000c00 <MX_GPIO_Init+0x1f0>)
 8000bee:	f002 f92b 	bl	8002e48 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bf2:	bf00      	nop
 8000bf4:	3738      	adds	r7, #56	@ 0x38
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	58024400 	.word	0x58024400
 8000c00:	58020c00 	.word	0x58020c00
 8000c04:	58021400 	.word	0x58021400
 8000c08:	58021800 	.word	0x58021800
 8000c0c:	58021000 	.word	0x58021000
 8000c10:	58020400 	.word	0x58020400
 8000c14:	58020800 	.word	0x58020800
 8000c18:	58020000 	.word	0x58020000

08000c1c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c22:	463b      	mov	r3, r7
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c2e:	f001 fd2f 	bl	8002690 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c32:	2301      	movs	r3, #1
 8000c34:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c3e:	231f      	movs	r3, #31
 8000c40:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000c42:	2387      	movs	r3, #135	@ 0x87
 8000c44:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c46:	2300      	movs	r3, #0
 8000c48:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c52:	2301      	movs	r3, #1
 8000c54:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c5e:	463b      	mov	r3, r7
 8000c60:	4618      	mov	r0, r3
 8000c62:	f001 fd4d 	bl	8002700 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c66:	2004      	movs	r0, #4
 8000c68:	f001 fd2a 	bl	80026c0 <HAL_MPU_Enable>

}
 8000c6c:	bf00      	nop
 8000c6e:	3710      	adds	r7, #16
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c78:	b672      	cpsid	i
}
 8000c7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <Error_Handler+0x8>

08000c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c86:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb0 <HAL_MspInit+0x30>)
 8000c88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c8c:	4a08      	ldr	r2, [pc, #32]	@ (8000cb0 <HAL_MspInit+0x30>)
 8000c8e:	f043 0302 	orr.w	r3, r3, #2
 8000c92:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c96:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <HAL_MspInit+0x30>)
 8000c98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c9c:	f003 0302 	and.w	r3, r3, #2
 8000ca0:	607b      	str	r3, [r7, #4]
 8000ca2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	370c      	adds	r7, #12
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr
 8000cb0:	58024400 	.word	0x58024400

08000cb4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b0be      	sub	sp, #248	@ 0xf8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cbc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]
 8000cc6:	609a      	str	r2, [r3, #8]
 8000cc8:	60da      	str	r2, [r3, #12]
 8000cca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ccc:	f107 0320 	add.w	r3, r7, #32
 8000cd0:	22c0      	movs	r2, #192	@ 0xc0
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f007 f8e5 	bl	8007ea4 <memset>
  if(hadc->Instance==ADC1)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a59      	ldr	r2, [pc, #356]	@ (8000e44 <HAL_ADC_MspInit+0x190>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	f040 80ab 	bne.w	8000e3c <HAL_ADC_MspInit+0x188>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ce6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000cea:	f04f 0300 	mov.w	r3, #0
 8000cee:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8000cf2:	2304      	movs	r3, #4
 8000cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 8000cf6:	230a      	movs	r3, #10
 8000cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000d02:	2302      	movs	r3, #2
 8000d04:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000d06:	23c0      	movs	r3, #192	@ 0xc0
 8000d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000d0a:	2320      	movs	r3, #32
 8000d0c:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000d12:	2300      	movs	r3, #0
 8000d14:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d18:	f107 0320 	add.w	r3, r7, #32
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f003 fa7d 	bl	800421c <HAL_RCCEx_PeriphCLKConfig>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000d28:	f7ff ffa4 	bl	8000c74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d2c:	4b46      	ldr	r3, [pc, #280]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d32:	4a45      	ldr	r2, [pc, #276]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d34:	f043 0320 	orr.w	r3, r3, #32
 8000d38:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d3c:	4b42      	ldr	r3, [pc, #264]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d3e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d42:	f003 0320 	and.w	r3, r3, #32
 8000d46:	61fb      	str	r3, [r7, #28]
 8000d48:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4a:	4b3f      	ldr	r3, [pc, #252]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d50:	4a3d      	ldr	r2, [pc, #244]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d5a:	4b3b      	ldr	r3, [pc, #236]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d60:	f003 0301 	and.w	r3, r3, #1
 8000d64:	61bb      	str	r3, [r7, #24]
 8000d66:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d68:	4b37      	ldr	r3, [pc, #220]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6e:	4a36      	ldr	r2, [pc, #216]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d70:	f043 0304 	orr.w	r3, r3, #4
 8000d74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d78:	4b33      	ldr	r3, [pc, #204]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d7e:	f003 0304 	and.w	r3, r3, #4
 8000d82:	617b      	str	r3, [r7, #20]
 8000d84:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d86:	4b30      	ldr	r3, [pc, #192]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d8c:	4a2e      	ldr	r2, [pc, #184]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d8e:	f043 0302 	orr.w	r3, r3, #2
 8000d92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d96:	4b2c      	ldr	r3, [pc, #176]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000d98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d9c:	f003 0302 	and.w	r3, r3, #2
 8000da0:	613b      	str	r3, [r7, #16]
 8000da2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000da4:	4b28      	ldr	r3, [pc, #160]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000da6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000daa:	4a27      	ldr	r2, [pc, #156]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000dac:	f043 0320 	orr.w	r3, r3, #32
 8000db0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000db4:	4b24      	ldr	r3, [pc, #144]	@ (8000e48 <HAL_ADC_MspInit+0x194>)
 8000db6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dba:	f003 0320 	and.w	r3, r3, #32
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_INP3
    PC4     ------> ADC1_INP4
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000dc2:	2340      	movs	r3, #64	@ 0x40
 8000dc4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000dd8:	4619      	mov	r1, r3
 8000dda:	481c      	ldr	r0, [pc, #112]	@ (8000e4c <HAL_ADC_MspInit+0x198>)
 8000ddc:	f002 f834 	bl	8002e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000de0:	2310      	movs	r3, #16
 8000de2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000de6:	2303      	movs	r3, #3
 8000de8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000df2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000df6:	4619      	mov	r1, r3
 8000df8:	4815      	ldr	r0, [pc, #84]	@ (8000e50 <HAL_ADC_MspInit+0x19c>)
 8000dfa:	f002 f825 	bl	8002e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e04:	2303      	movs	r3, #3
 8000e06:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e10:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000e14:	4619      	mov	r1, r3
 8000e16:	480f      	ldr	r0, [pc, #60]	@ (8000e54 <HAL_ADC_MspInit+0x1a0>)
 8000e18:	f002 f816 	bl	8002e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000e1c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e20:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e24:	2303      	movs	r3, #3
 8000e26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e30:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000e34:	4619      	mov	r1, r3
 8000e36:	4808      	ldr	r0, [pc, #32]	@ (8000e58 <HAL_ADC_MspInit+0x1a4>)
 8000e38:	f002 f806 	bl	8002e48 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000e3c:	bf00      	nop
 8000e3e:	37f8      	adds	r7, #248	@ 0xf8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40022000 	.word	0x40022000
 8000e48:	58024400 	.word	0x58024400
 8000e4c:	58020000 	.word	0x58020000
 8000e50:	58020800 	.word	0x58020800
 8000e54:	58020400 	.word	0x58020400
 8000e58:	58021400 	.word	0x58021400

08000e5c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b0ba      	sub	sp, #232	@ 0xe8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e64:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e74:	f107 0310 	add.w	r3, r7, #16
 8000e78:	22c0      	movs	r2, #192	@ 0xc0
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f007 f811 	bl	8007ea4 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a27      	ldr	r2, [pc, #156]	@ (8000f24 <HAL_FDCAN_MspInit+0xc8>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d146      	bne.n	8000f1a <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000e8c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e90:	f04f 0300 	mov.w	r3, #0
 8000e94:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e9e:	f107 0310 	add.w	r3, r7, #16
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f003 f9ba 	bl	800421c <HAL_RCCEx_PeriphCLKConfig>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000eae:	f7ff fee1 	bl	8000c74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000eb2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f28 <HAL_FDCAN_MspInit+0xcc>)
 8000eb4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8000f28 <HAL_FDCAN_MspInit+0xcc>)
 8000eba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ebe:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000ec2:	4b19      	ldr	r3, [pc, #100]	@ (8000f28 <HAL_FDCAN_MspInit+0xcc>)
 8000ec4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed0:	4b15      	ldr	r3, [pc, #84]	@ (8000f28 <HAL_FDCAN_MspInit+0xcc>)
 8000ed2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed6:	4a14      	ldr	r2, [pc, #80]	@ (8000f28 <HAL_FDCAN_MspInit+0xcc>)
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee0:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <HAL_FDCAN_MspInit+0xcc>)
 8000ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	60bb      	str	r3, [r7, #8]
 8000eec:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000eee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000ef2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2300      	movs	r3, #0
 8000f04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000f08:	2309      	movs	r3, #9
 8000f0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f12:	4619      	mov	r1, r3
 8000f14:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <HAL_FDCAN_MspInit+0xd0>)
 8000f16:	f001 ff97 	bl	8002e48 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000f1a:	bf00      	nop
 8000f1c:	37e8      	adds	r7, #232	@ 0xe8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	4000a000 	.word	0x4000a000
 8000f28:	58024400 	.word	0x58024400
 8000f2c:	58020000 	.word	0x58020000

08000f30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b0bc      	sub	sp, #240	@ 0xf0
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f38:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]
 8000f44:	60da      	str	r2, [r3, #12]
 8000f46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f48:	f107 0318 	add.w	r3, r7, #24
 8000f4c:	22c0      	movs	r2, #192	@ 0xc0
 8000f4e:	2100      	movs	r1, #0
 8000f50:	4618      	mov	r0, r3
 8000f52:	f006 ffa7 	bl	8007ea4 <memset>
  if(huart->Instance==USART1)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a4d      	ldr	r2, [pc, #308]	@ (8001090 <HAL_UART_MspInit+0x160>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d147      	bne.n	8000ff0 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000f60:	f04f 0201 	mov.w	r2, #1
 8000f64:	f04f 0300 	mov.w	r3, #0
 8000f68:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f72:	f107 0318 	add.w	r3, r7, #24
 8000f76:	4618      	mov	r0, r3
 8000f78:	f003 f950 	bl	800421c <HAL_RCCEx_PeriphCLKConfig>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000f82:	f7ff fe77 	bl	8000c74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f86:	4b43      	ldr	r3, [pc, #268]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8000f88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f8c:	4a41      	ldr	r2, [pc, #260]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8000f8e:	f043 0310 	orr.w	r3, r3, #16
 8000f92:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000f96:	4b3f      	ldr	r3, [pc, #252]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8000f98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f9c:	f003 0310 	and.w	r3, r3, #16
 8000fa0:	617b      	str	r3, [r7, #20]
 8000fa2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa4:	4b3b      	ldr	r3, [pc, #236]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8000fa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000faa:	4a3a      	ldr	r2, [pc, #232]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8000fac:	f043 0302 	orr.w	r3, r3, #2
 8000fb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fb4:	4b37      	ldr	r3, [pc, #220]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8000fb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	613b      	str	r3, [r7, #16]
 8000fc0:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000fc2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000fc6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000fdc:	2304      	movs	r3, #4
 8000fde:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	482b      	ldr	r0, [pc, #172]	@ (8001098 <HAL_UART_MspInit+0x168>)
 8000fea:	f001 ff2d 	bl	8002e48 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fee:	e04a      	b.n	8001086 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART2)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a29      	ldr	r2, [pc, #164]	@ (800109c <HAL_UART_MspInit+0x16c>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d145      	bne.n	8001086 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ffa:	f04f 0202 	mov.w	r2, #2
 8000ffe:	f04f 0300 	mov.w	r3, #0
 8001002:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001006:	2300      	movs	r3, #0
 8001008:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800100c:	f107 0318 	add.w	r3, r7, #24
 8001010:	4618      	mov	r0, r3
 8001012:	f003 f903 	bl	800421c <HAL_RCCEx_PeriphCLKConfig>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 800101c:	f7ff fe2a 	bl	8000c74 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001020:	4b1c      	ldr	r3, [pc, #112]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8001022:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001026:	4a1b      	ldr	r2, [pc, #108]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8001028:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800102c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001030:	4b18      	ldr	r3, [pc, #96]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8001032:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800103e:	4b15      	ldr	r3, [pc, #84]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8001040:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001044:	4a13      	ldr	r2, [pc, #76]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800104e:	4b11      	ldr	r3, [pc, #68]	@ (8001094 <HAL_UART_MspInit+0x164>)
 8001050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001054:	f003 0308 	and.w	r3, r3, #8
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800105c:	2370      	movs	r3, #112	@ 0x70
 800105e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001062:	2302      	movs	r3, #2
 8001064:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106e:	2300      	movs	r3, #0
 8001070:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001074:	2307      	movs	r3, #7
 8001076:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800107a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800107e:	4619      	mov	r1, r3
 8001080:	4807      	ldr	r0, [pc, #28]	@ (80010a0 <HAL_UART_MspInit+0x170>)
 8001082:	f001 fee1 	bl	8002e48 <HAL_GPIO_Init>
}
 8001086:	bf00      	nop
 8001088:	37f0      	adds	r7, #240	@ 0xf0
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40011000 	.word	0x40011000
 8001094:	58024400 	.word	0x58024400
 8001098:	58020400 	.word	0x58020400
 800109c:	40004400 	.word	0x40004400
 80010a0:	58020c00 	.word	0x58020c00

080010a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <NMI_Handler+0x4>

080010ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <HardFault_Handler+0x4>

080010b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <MemManage_Handler+0x4>

080010bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <BusFault_Handler+0x4>

080010c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <UsageFault_Handler+0x4>

080010cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr

080010da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010fa:	f000 f959 	bl	80013b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001108:	4b43      	ldr	r3, [pc, #268]	@ (8001218 <SystemInit+0x114>)
 800110a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800110e:	4a42      	ldr	r2, [pc, #264]	@ (8001218 <SystemInit+0x114>)
 8001110:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001114:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001118:	4b40      	ldr	r3, [pc, #256]	@ (800121c <SystemInit+0x118>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 030f 	and.w	r3, r3, #15
 8001120:	2b06      	cmp	r3, #6
 8001122:	d807      	bhi.n	8001134 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001124:	4b3d      	ldr	r3, [pc, #244]	@ (800121c <SystemInit+0x118>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f023 030f 	bic.w	r3, r3, #15
 800112c:	4a3b      	ldr	r2, [pc, #236]	@ (800121c <SystemInit+0x118>)
 800112e:	f043 0307 	orr.w	r3, r3, #7
 8001132:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001134:	4b3a      	ldr	r3, [pc, #232]	@ (8001220 <SystemInit+0x11c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a39      	ldr	r2, [pc, #228]	@ (8001220 <SystemInit+0x11c>)
 800113a:	f043 0301 	orr.w	r3, r3, #1
 800113e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001140:	4b37      	ldr	r3, [pc, #220]	@ (8001220 <SystemInit+0x11c>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001146:	4b36      	ldr	r3, [pc, #216]	@ (8001220 <SystemInit+0x11c>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	4935      	ldr	r1, [pc, #212]	@ (8001220 <SystemInit+0x11c>)
 800114c:	4b35      	ldr	r3, [pc, #212]	@ (8001224 <SystemInit+0x120>)
 800114e:	4013      	ands	r3, r2
 8001150:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001152:	4b32      	ldr	r3, [pc, #200]	@ (800121c <SystemInit+0x118>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0308 	and.w	r3, r3, #8
 800115a:	2b00      	cmp	r3, #0
 800115c:	d007      	beq.n	800116e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800115e:	4b2f      	ldr	r3, [pc, #188]	@ (800121c <SystemInit+0x118>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f023 030f 	bic.w	r3, r3, #15
 8001166:	4a2d      	ldr	r2, [pc, #180]	@ (800121c <SystemInit+0x118>)
 8001168:	f043 0307 	orr.w	r3, r3, #7
 800116c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800116e:	4b2c      	ldr	r3, [pc, #176]	@ (8001220 <SystemInit+0x11c>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001174:	4b2a      	ldr	r3, [pc, #168]	@ (8001220 <SystemInit+0x11c>)
 8001176:	2200      	movs	r2, #0
 8001178:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800117a:	4b29      	ldr	r3, [pc, #164]	@ (8001220 <SystemInit+0x11c>)
 800117c:	2200      	movs	r2, #0
 800117e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001180:	4b27      	ldr	r3, [pc, #156]	@ (8001220 <SystemInit+0x11c>)
 8001182:	4a29      	ldr	r2, [pc, #164]	@ (8001228 <SystemInit+0x124>)
 8001184:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001186:	4b26      	ldr	r3, [pc, #152]	@ (8001220 <SystemInit+0x11c>)
 8001188:	4a28      	ldr	r2, [pc, #160]	@ (800122c <SystemInit+0x128>)
 800118a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800118c:	4b24      	ldr	r3, [pc, #144]	@ (8001220 <SystemInit+0x11c>)
 800118e:	4a28      	ldr	r2, [pc, #160]	@ (8001230 <SystemInit+0x12c>)
 8001190:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001192:	4b23      	ldr	r3, [pc, #140]	@ (8001220 <SystemInit+0x11c>)
 8001194:	2200      	movs	r2, #0
 8001196:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001198:	4b21      	ldr	r3, [pc, #132]	@ (8001220 <SystemInit+0x11c>)
 800119a:	4a25      	ldr	r2, [pc, #148]	@ (8001230 <SystemInit+0x12c>)
 800119c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800119e:	4b20      	ldr	r3, [pc, #128]	@ (8001220 <SystemInit+0x11c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80011a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001220 <SystemInit+0x11c>)
 80011a6:	4a22      	ldr	r2, [pc, #136]	@ (8001230 <SystemInit+0x12c>)
 80011a8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80011aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001220 <SystemInit+0x11c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001220 <SystemInit+0x11c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a1a      	ldr	r2, [pc, #104]	@ (8001220 <SystemInit+0x11c>)
 80011b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80011bc:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <SystemInit+0x11c>)
 80011be:	2200      	movs	r2, #0
 80011c0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80011c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001234 <SystemInit+0x130>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001238 <SystemInit+0x134>)
 80011c8:	4013      	ands	r3, r2
 80011ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80011ce:	d202      	bcs.n	80011d6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80011d0:	4b1a      	ldr	r3, [pc, #104]	@ (800123c <SystemInit+0x138>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80011d6:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <SystemInit+0x11c>)
 80011d8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d113      	bne.n	800120c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001220 <SystemInit+0x11c>)
 80011e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011ea:	4a0d      	ldr	r2, [pc, #52]	@ (8001220 <SystemInit+0x11c>)
 80011ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011f0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80011f4:	4b12      	ldr	r3, [pc, #72]	@ (8001240 <SystemInit+0x13c>)
 80011f6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80011fa:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011fc:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <SystemInit+0x11c>)
 80011fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001202:	4a07      	ldr	r2, [pc, #28]	@ (8001220 <SystemInit+0x11c>)
 8001204:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001208:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	e000ed00 	.word	0xe000ed00
 800121c:	52002000 	.word	0x52002000
 8001220:	58024400 	.word	0x58024400
 8001224:	eaf6ed7f 	.word	0xeaf6ed7f
 8001228:	02020200 	.word	0x02020200
 800122c:	01ff0000 	.word	0x01ff0000
 8001230:	01010280 	.word	0x01010280
 8001234:	5c001000 	.word	0x5c001000
 8001238:	ffff0000 	.word	0xffff0000
 800123c:	51008108 	.word	0x51008108
 8001240:	52004000 	.word	0x52004000

08001244 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001248:	4b09      	ldr	r3, [pc, #36]	@ (8001270 <ExitRun0Mode+0x2c>)
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	4a08      	ldr	r2, [pc, #32]	@ (8001270 <ExitRun0Mode+0x2c>)
 800124e:	f043 0302 	orr.w	r3, r3, #2
 8001252:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001254:	bf00      	nop
 8001256:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <ExitRun0Mode+0x2c>)
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d0f9      	beq.n	8001256 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001262:	bf00      	nop
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	58024800 	.word	0x58024800

08001274 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001274:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80012b0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001278:	f7ff ffe4 	bl	8001244 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800127c:	f7ff ff42 	bl	8001104 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001280:	480c      	ldr	r0, [pc, #48]	@ (80012b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001282:	490d      	ldr	r1, [pc, #52]	@ (80012b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001284:	4a0d      	ldr	r2, [pc, #52]	@ (80012bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001288:	e002      	b.n	8001290 <LoopCopyDataInit>

0800128a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800128a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800128c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800128e:	3304      	adds	r3, #4

08001290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001294:	d3f9      	bcc.n	800128a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001296:	4a0a      	ldr	r2, [pc, #40]	@ (80012c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001298:	4c0a      	ldr	r4, [pc, #40]	@ (80012c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800129a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800129c:	e001      	b.n	80012a2 <LoopFillZerobss>

0800129e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800129e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012a0:	3204      	adds	r2, #4

080012a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a4:	d3fb      	bcc.n	800129e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012a6:	f006 fe05 	bl	8007eb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012aa:	f7ff f9ab 	bl	8000604 <main>
  bx  lr
 80012ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012b0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80012b4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012b8:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80012bc:	08007fc4 	.word	0x08007fc4
  ldr r2, =_sbss
 80012c0:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80012c4:	2400025c 	.word	0x2400025c

080012c8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012c8:	e7fe      	b.n	80012c8 <ADC3_IRQHandler>
	...

080012cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012d2:	2003      	movs	r0, #3
 80012d4:	f001 f9aa 	bl	800262c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80012d8:	f002 fdca 	bl	8003e70 <HAL_RCC_GetSysClockFreq>
 80012dc:	4602      	mov	r2, r0
 80012de:	4b15      	ldr	r3, [pc, #84]	@ (8001334 <HAL_Init+0x68>)
 80012e0:	699b      	ldr	r3, [r3, #24]
 80012e2:	0a1b      	lsrs	r3, r3, #8
 80012e4:	f003 030f 	and.w	r3, r3, #15
 80012e8:	4913      	ldr	r1, [pc, #76]	@ (8001338 <HAL_Init+0x6c>)
 80012ea:	5ccb      	ldrb	r3, [r1, r3]
 80012ec:	f003 031f 	and.w	r3, r3, #31
 80012f0:	fa22 f303 	lsr.w	r3, r2, r3
 80012f4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001334 <HAL_Init+0x68>)
 80012f8:	699b      	ldr	r3, [r3, #24]
 80012fa:	f003 030f 	and.w	r3, r3, #15
 80012fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001338 <HAL_Init+0x6c>)
 8001300:	5cd3      	ldrb	r3, [r2, r3]
 8001302:	f003 031f 	and.w	r3, r3, #31
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	fa22 f303 	lsr.w	r3, r2, r3
 800130c:	4a0b      	ldr	r2, [pc, #44]	@ (800133c <HAL_Init+0x70>)
 800130e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001310:	4a0b      	ldr	r2, [pc, #44]	@ (8001340 <HAL_Init+0x74>)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001316:	200f      	movs	r0, #15
 8001318:	f000 f814 	bl	8001344 <HAL_InitTick>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e002      	b.n	800132c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001326:	f7ff fcab 	bl	8000c80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800132a:	2300      	movs	r3, #0
}
 800132c:	4618      	mov	r0, r3
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	58024400 	.word	0x58024400
 8001338:	08007f7c 	.word	0x08007f7c
 800133c:	24000004 	.word	0x24000004
 8001340:	24000000 	.word	0x24000000

08001344 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800134c:	4b15      	ldr	r3, [pc, #84]	@ (80013a4 <HAL_InitTick+0x60>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d101      	bne.n	8001358 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	e021      	b.n	800139c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001358:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <HAL_InitTick+0x64>)
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <HAL_InitTick+0x60>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	4619      	mov	r1, r3
 8001362:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001366:	fbb3 f3f1 	udiv	r3, r3, r1
 800136a:	fbb2 f3f3 	udiv	r3, r2, r3
 800136e:	4618      	mov	r0, r3
 8001370:	f001 f981 	bl	8002676 <HAL_SYSTICK_Config>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e00e      	b.n	800139c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2b0f      	cmp	r3, #15
 8001382:	d80a      	bhi.n	800139a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001384:	2200      	movs	r2, #0
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	f04f 30ff 	mov.w	r0, #4294967295
 800138c:	f001 f959 	bl	8002642 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001390:	4a06      	ldr	r2, [pc, #24]	@ (80013ac <HAL_InitTick+0x68>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001396:	2300      	movs	r3, #0
 8001398:	e000      	b.n	800139c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
}
 800139c:	4618      	mov	r0, r3
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	2400000c 	.word	0x2400000c
 80013a8:	24000000 	.word	0x24000000
 80013ac:	24000008 	.word	0x24000008

080013b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013b4:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <HAL_IncTick+0x20>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <HAL_IncTick+0x24>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4413      	add	r3, r2
 80013c0:	4a04      	ldr	r2, [pc, #16]	@ (80013d4 <HAL_IncTick+0x24>)
 80013c2:	6013      	str	r3, [r2, #0]
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	2400000c 	.word	0x2400000c
 80013d4:	24000258 	.word	0x24000258

080013d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  return uwTick;
 80013dc:	4b03      	ldr	r3, [pc, #12]	@ (80013ec <HAL_GetTick+0x14>)
 80013de:	681b      	ldr	r3, [r3, #0]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	24000258 	.word	0x24000258

080013f0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80013f4:	4b03      	ldr	r3, [pc, #12]	@ (8001404 <HAL_GetREVID+0x14>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	0c1b      	lsrs	r3, r3, #16
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	5c001000 	.word	0x5c001000

08001408 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	431a      	orrs	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	609a      	str	r2, [r3, #8]
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800142e:	b480      	push	{r7}
 8001430:	b083      	sub	sp, #12
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
 8001436:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	431a      	orrs	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	609a      	str	r2, [r3, #8]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001470:	b480      	push	{r7}
 8001472:	b087      	sub	sp, #28
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001480:	2b00      	cmp	r3, #0
 8001482:	d107      	bne.n	8001494 <LL_ADC_SetChannelPreselection+0x24>
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	0e9b      	lsrs	r3, r3, #26
 8001488:	f003 031f 	and.w	r3, r3, #31
 800148c:	2201      	movs	r2, #1
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	e015      	b.n	80014c0 <LL_ADC_SetChannelPreselection+0x50>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	fa93 f3a3 	rbit	r3, r3
 800149e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80014aa:	2320      	movs	r3, #32
 80014ac:	e003      	b.n	80014b6 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	fab3 f383 	clz	r3, r3
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	f003 031f 	and.w	r3, r3, #31
 80014ba:	2201      	movs	r2, #1
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	69d2      	ldr	r2, [r2, #28]
 80014c4:	431a      	orrs	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80014ca:	bf00      	nop
 80014cc:	371c      	adds	r7, #28
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014d6:	b480      	push	{r7}
 80014d8:	b087      	sub	sp, #28
 80014da:	af00      	add	r7, sp, #0
 80014dc:	60f8      	str	r0, [r7, #12]
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
 80014e2:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	3360      	adds	r3, #96	@ 0x60
 80014e8:	461a      	mov	r2, r3
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	4413      	add	r3, r2
 80014f0:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	430b      	orrs	r3, r1
 8001504:	431a      	orrs	r2, r3
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800150a:	bf00      	nop
 800150c:	371c      	adds	r7, #28
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001516:	b480      	push	{r7}
 8001518:	b085      	sub	sp, #20
 800151a:	af00      	add	r7, sp, #0
 800151c:	60f8      	str	r0, [r7, #12]
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	691b      	ldr	r3, [r3, #16]
 8001526:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	f003 031f 	and.w	r3, r3, #31
 8001530:	6879      	ldr	r1, [r7, #4]
 8001532:	fa01 f303 	lsl.w	r3, r1, r3
 8001536:	431a      	orrs	r2, r3
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	611a      	str	r2, [r3, #16]
}
 800153c:	bf00      	nop
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001548:	b480      	push	{r7}
 800154a:	b087      	sub	sp, #28
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	3360      	adds	r3, #96	@ 0x60
 8001558:	461a      	mov	r2, r3
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	4413      	add	r3, r2
 8001560:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	431a      	orrs	r2, r3
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	601a      	str	r2, [r3, #0]
  }
}
 8001572:	bf00      	nop
 8001574:	371c      	adds	r7, #28
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr

0800157e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800157e:	b480      	push	{r7}
 8001580:	b087      	sub	sp, #28
 8001582:	af00      	add	r7, sp, #0
 8001584:	60f8      	str	r0, [r7, #12]
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	3330      	adds	r3, #48	@ 0x30
 800158e:	461a      	mov	r2, r3
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	0a1b      	lsrs	r3, r3, #8
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	f003 030c 	and.w	r3, r3, #12
 800159a:	4413      	add	r3, r2
 800159c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	f003 031f 	and.w	r3, r3, #31
 80015a8:	211f      	movs	r1, #31
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	43db      	mvns	r3, r3
 80015b0:	401a      	ands	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	0e9b      	lsrs	r3, r3, #26
 80015b6:	f003 011f 	and.w	r1, r3, #31
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	f003 031f 	and.w	r3, r3, #31
 80015c0:	fa01 f303 	lsl.w	r3, r1, r3
 80015c4:	431a      	orrs	r2, r3
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80015ca:	bf00      	nop
 80015cc:	371c      	adds	r7, #28
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr

080015d6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80015d6:	b480      	push	{r7}
 80015d8:	b087      	sub	sp, #28
 80015da:	af00      	add	r7, sp, #0
 80015dc:	60f8      	str	r0, [r7, #12]
 80015de:	60b9      	str	r1, [r7, #8]
 80015e0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	3314      	adds	r3, #20
 80015e6:	461a      	mov	r2, r3
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	0e5b      	lsrs	r3, r3, #25
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	f003 0304 	and.w	r3, r3, #4
 80015f2:	4413      	add	r3, r2
 80015f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	0d1b      	lsrs	r3, r3, #20
 80015fe:	f003 031f 	and.w	r3, r3, #31
 8001602:	2107      	movs	r1, #7
 8001604:	fa01 f303 	lsl.w	r3, r1, r3
 8001608:	43db      	mvns	r3, r3
 800160a:	401a      	ands	r2, r3
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	0d1b      	lsrs	r3, r3, #20
 8001610:	f003 031f 	and.w	r3, r3, #31
 8001614:	6879      	ldr	r1, [r7, #4]
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	431a      	orrs	r2, r3
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001620:	bf00      	nop
 8001622:	371c      	adds	r7, #28
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001644:	43db      	mvns	r3, r3
 8001646:	401a      	ands	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f003 0318 	and.w	r3, r3, #24
 800164e:	4908      	ldr	r1, [pc, #32]	@ (8001670 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001650:	40d9      	lsrs	r1, r3
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	400b      	ands	r3, r1
 8001656:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800165a:	431a      	orrs	r2, r3
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001662:	bf00      	nop
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	000fffff 	.word	0x000fffff

08001674 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	4b04      	ldr	r3, [pc, #16]	@ (8001694 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001682:	4013      	ands	r3, r2
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	6093      	str	r3, [r2, #8]
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	5fffffc0 	.word	0x5fffffc0

08001698 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80016ac:	d101      	bne.n	80016b2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80016ae:	2301      	movs	r3, #1
 80016b0:	e000      	b.n	80016b4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	4b05      	ldr	r3, [pc, #20]	@ (80016e4 <LL_ADC_EnableInternalRegulator+0x24>)
 80016ce:	4013      	ands	r3, r2
 80016d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	6fffffc0 	.word	0x6fffffc0

080016e8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80016fc:	d101      	bne.n	8001702 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80016fe:	2301      	movs	r3, #1
 8001700:	e000      	b.n	8001704 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 0301 	and.w	r3, r3, #1
 8001720:	2b01      	cmp	r3, #1
 8001722:	d101      	bne.n	8001728 <LL_ADC_IsEnabled+0x18>
 8001724:	2301      	movs	r3, #1
 8001726:	e000      	b.n	800172a <LL_ADC_IsEnabled+0x1a>
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	f003 0304 	and.w	r3, r3, #4
 8001746:	2b04      	cmp	r3, #4
 8001748:	d101      	bne.n	800174e <LL_ADC_REG_IsConversionOngoing+0x18>
 800174a:	2301      	movs	r3, #1
 800174c:	e000      	b.n	8001750 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800174e:	2300      	movs	r3, #0
}
 8001750:	4618      	mov	r0, r3
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f003 0308 	and.w	r3, r3, #8
 800176c:	2b08      	cmp	r3, #8
 800176e:	d101      	bne.n	8001774 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001770:	2301      	movs	r3, #1
 8001772:	e000      	b.n	8001776 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
	...

08001784 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001784:	b590      	push	{r4, r7, lr}
 8001786:	b089      	sub	sp, #36	@ 0x24
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800178c:	2300      	movs	r3, #0
 800178e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001790:	2300      	movs	r3, #0
 8001792:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d101      	bne.n	800179e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e18f      	b.n	8001abe <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d109      	bne.n	80017c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff fa81 	bl	8000cb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2200      	movs	r2, #0
 80017bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff ff67 	bl	8001698 <LL_ADC_IsDeepPowerDownEnabled>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d004      	beq.n	80017da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ff4d 	bl	8001674 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff ff82 	bl	80016e8 <LL_ADC_IsInternalRegulatorEnabled>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d114      	bne.n	8001814 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7ff ff66 	bl	80016c0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017f4:	4b87      	ldr	r3, [pc, #540]	@ (8001a14 <HAL_ADC_Init+0x290>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	099b      	lsrs	r3, r3, #6
 80017fa:	4a87      	ldr	r2, [pc, #540]	@ (8001a18 <HAL_ADC_Init+0x294>)
 80017fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001800:	099b      	lsrs	r3, r3, #6
 8001802:	3301      	adds	r3, #1
 8001804:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001806:	e002      	b.n	800180e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	3b01      	subs	r3, #1
 800180c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d1f9      	bne.n	8001808 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff ff65 	bl	80016e8 <LL_ADC_IsInternalRegulatorEnabled>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d10d      	bne.n	8001840 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001828:	f043 0210 	orr.w	r2, r3, #16
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001834:	f043 0201 	orr.w	r2, r3, #1
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff ff76 	bl	8001736 <LL_ADC_REG_IsConversionOngoing>
 800184a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001850:	f003 0310 	and.w	r3, r3, #16
 8001854:	2b00      	cmp	r3, #0
 8001856:	f040 8129 	bne.w	8001aac <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	2b00      	cmp	r3, #0
 800185e:	f040 8125 	bne.w	8001aac <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001866:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800186a:	f043 0202 	orr.w	r2, r3, #2
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff ff4a 	bl	8001710 <LL_ADC_IsEnabled>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d136      	bne.n	80018f0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a65      	ldr	r2, [pc, #404]	@ (8001a1c <HAL_ADC_Init+0x298>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d004      	beq.n	8001896 <HAL_ADC_Init+0x112>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a63      	ldr	r2, [pc, #396]	@ (8001a20 <HAL_ADC_Init+0x29c>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d10e      	bne.n	80018b4 <HAL_ADC_Init+0x130>
 8001896:	4861      	ldr	r0, [pc, #388]	@ (8001a1c <HAL_ADC_Init+0x298>)
 8001898:	f7ff ff3a 	bl	8001710 <LL_ADC_IsEnabled>
 800189c:	4604      	mov	r4, r0
 800189e:	4860      	ldr	r0, [pc, #384]	@ (8001a20 <HAL_ADC_Init+0x29c>)
 80018a0:	f7ff ff36 	bl	8001710 <LL_ADC_IsEnabled>
 80018a4:	4603      	mov	r3, r0
 80018a6:	4323      	orrs	r3, r4
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	bf0c      	ite	eq
 80018ac:	2301      	moveq	r3, #1
 80018ae:	2300      	movne	r3, #0
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	e008      	b.n	80018c6 <HAL_ADC_Init+0x142>
 80018b4:	485b      	ldr	r0, [pc, #364]	@ (8001a24 <HAL_ADC_Init+0x2a0>)
 80018b6:	f7ff ff2b 	bl	8001710 <LL_ADC_IsEnabled>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	bf0c      	ite	eq
 80018c0:	2301      	moveq	r3, #1
 80018c2:	2300      	movne	r3, #0
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d012      	beq.n	80018f0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a53      	ldr	r2, [pc, #332]	@ (8001a1c <HAL_ADC_Init+0x298>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d004      	beq.n	80018de <HAL_ADC_Init+0x15a>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a51      	ldr	r2, [pc, #324]	@ (8001a20 <HAL_ADC_Init+0x29c>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d101      	bne.n	80018e2 <HAL_ADC_Init+0x15e>
 80018de:	4a52      	ldr	r2, [pc, #328]	@ (8001a28 <HAL_ADC_Init+0x2a4>)
 80018e0:	e000      	b.n	80018e4 <HAL_ADC_Init+0x160>
 80018e2:	4a52      	ldr	r2, [pc, #328]	@ (8001a2c <HAL_ADC_Init+0x2a8>)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	4619      	mov	r1, r3
 80018ea:	4610      	mov	r0, r2
 80018ec:	f7ff fd8c 	bl	8001408 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80018f0:	f7ff fd7e 	bl	80013f0 <HAL_GetREVID>
 80018f4:	4603      	mov	r3, r0
 80018f6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d914      	bls.n	8001928 <HAL_ADC_Init+0x1a4>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	2b10      	cmp	r3, #16
 8001904:	d110      	bne.n	8001928 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	7d5b      	ldrb	r3, [r3, #21]
 800190a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001910:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001916:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	7f1b      	ldrb	r3, [r3, #28]
 800191c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800191e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001920:	f043 030c 	orr.w	r3, r3, #12
 8001924:	61bb      	str	r3, [r7, #24]
 8001926:	e00d      	b.n	8001944 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	7d5b      	ldrb	r3, [r3, #21]
 800192c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001932:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001938:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	7f1b      	ldrb	r3, [r3, #28]
 800193e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001940:	4313      	orrs	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	7f1b      	ldrb	r3, [r3, #28]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d106      	bne.n	800195a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a1b      	ldr	r3, [r3, #32]
 8001950:	3b01      	subs	r3, #1
 8001952:	045b      	lsls	r3, r3, #17
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	4313      	orrs	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800195e:	2b00      	cmp	r3, #0
 8001960:	d009      	beq.n	8001976 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001966:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	4313      	orrs	r3, r2
 8001974:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68da      	ldr	r2, [r3, #12]
 800197c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a30 <HAL_ADC_Init+0x2ac>)
 800197e:	4013      	ands	r3, r2
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	6812      	ldr	r2, [r2, #0]
 8001984:	69b9      	ldr	r1, [r7, #24]
 8001986:	430b      	orrs	r3, r1
 8001988:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff fed1 	bl	8001736 <LL_ADC_REG_IsConversionOngoing>
 8001994:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff fede 	bl	800175c <LL_ADC_INJ_IsConversionOngoing>
 80019a0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d15f      	bne.n	8001a68 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d15c      	bne.n	8001a68 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	7d1b      	ldrb	r3, [r3, #20]
 80019b2:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80019b8:	4313      	orrs	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	68da      	ldr	r2, [r3, #12]
 80019c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a34 <HAL_ADC_Init+0x2b0>)
 80019c4:	4013      	ands	r3, r2
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	69b9      	ldr	r1, [r7, #24]
 80019cc:	430b      	orrs	r3, r1
 80019ce:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d130      	bne.n	8001a3c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019de:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	691a      	ldr	r2, [r3, #16]
 80019e6:	4b14      	ldr	r3, [pc, #80]	@ (8001a38 <HAL_ADC_Init+0x2b4>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80019ee:	3a01      	subs	r2, #1
 80019f0:	0411      	lsls	r1, r2, #16
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80019f6:	4311      	orrs	r1, r2
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80019fc:	4311      	orrs	r1, r2
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001a02:	430a      	orrs	r2, r1
 8001a04:	431a      	orrs	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f042 0201 	orr.w	r2, r2, #1
 8001a0e:	611a      	str	r2, [r3, #16]
 8001a10:	e01c      	b.n	8001a4c <HAL_ADC_Init+0x2c8>
 8001a12:	bf00      	nop
 8001a14:	24000000 	.word	0x24000000
 8001a18:	053e2d63 	.word	0x053e2d63
 8001a1c:	40022000 	.word	0x40022000
 8001a20:	40022100 	.word	0x40022100
 8001a24:	58026000 	.word	0x58026000
 8001a28:	40022300 	.word	0x40022300
 8001a2c:	58026300 	.word	0x58026300
 8001a30:	fff0c003 	.word	0xfff0c003
 8001a34:	ffffbffc 	.word	0xffffbffc
 8001a38:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	691a      	ldr	r2, [r3, #16]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f022 0201 	bic.w	r2, r2, #1
 8001a4a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	430a      	orrs	r2, r1
 8001a60:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f000 fb20 	bl	80020a8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d10c      	bne.n	8001a8a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	f023 010f 	bic.w	r1, r3, #15
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	1e5a      	subs	r2, r3, #1
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	430a      	orrs	r2, r1
 8001a86:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a88:	e007      	b.n	8001a9a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f022 020f 	bic.w	r2, r2, #15
 8001a98:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a9e:	f023 0303 	bic.w	r3, r3, #3
 8001aa2:	f043 0201 	orr.w	r2, r3, #1
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	655a      	str	r2, [r3, #84]	@ 0x54
 8001aaa:	e007      	b.n	8001abc <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ab0:	f043 0210 	orr.w	r2, r3, #16
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001abc:	7ffb      	ldrb	r3, [r7, #31]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3724      	adds	r7, #36	@ 0x24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd90      	pop	{r4, r7, pc}
 8001ac6:	bf00      	nop

08001ac8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001ac8:	b590      	push	{r4, r7, lr}
 8001aca:	b08d      	sub	sp, #52	@ 0x34
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	4a65      	ldr	r2, [pc, #404]	@ (8001c78 <HAL_ADC_ConfigChannel+0x1b0>)
 8001ae2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d101      	bne.n	8001af2 <HAL_ADC_ConfigChannel+0x2a>
 8001aee:	2302      	movs	r3, #2
 8001af0:	e2c7      	b.n	8002082 <HAL_ADC_ConfigChannel+0x5ba>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2201      	movs	r2, #1
 8001af6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fe19 	bl	8001736 <LL_ADC_REG_IsConversionOngoing>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f040 82ac 	bne.w	8002064 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	db2c      	blt.n	8001b6e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d108      	bne.n	8001b32 <HAL_ADC_ConfigChannel+0x6a>
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	0e9b      	lsrs	r3, r3, #26
 8001b26:	f003 031f 	and.w	r3, r3, #31
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	e016      	b.n	8001b60 <HAL_ADC_ConfigChannel+0x98>
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	fa93 f3a3 	rbit	r3, r3
 8001b3e:	613b      	str	r3, [r7, #16]
  return result;
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001b4a:	2320      	movs	r3, #32
 8001b4c:	e003      	b.n	8001b56 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	fab3 f383 	clz	r3, r3
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	f003 031f 	and.w	r3, r3, #31
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	6812      	ldr	r2, [r2, #0]
 8001b64:	69d1      	ldr	r1, [r2, #28]
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	6812      	ldr	r2, [r2, #0]
 8001b6a:	430b      	orrs	r3, r1
 8001b6c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6818      	ldr	r0, [r3, #0]
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	6859      	ldr	r1, [r3, #4]
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	f7ff fcff 	bl	800157e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff fdd6 	bl	8001736 <LL_ADC_REG_IsConversionOngoing>
 8001b8a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff fde3 	bl	800175c <LL_ADC_INJ_IsConversionOngoing>
 8001b96:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f040 80b8 	bne.w	8001d10 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f040 80b4 	bne.w	8001d10 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6818      	ldr	r0, [r3, #0]
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	6819      	ldr	r1, [r3, #0]
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	f7ff fd0e 	bl	80015d6 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001bba:	4b30      	ldr	r3, [pc, #192]	@ (8001c7c <HAL_ADC_ConfigChannel+0x1b4>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001bc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001bc6:	d10b      	bne.n	8001be0 <HAL_ADC_ConfigChannel+0x118>
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	695a      	ldr	r2, [r3, #20]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	089b      	lsrs	r3, r3, #2
 8001bd4:	f003 0307 	and.w	r3, r3, #7
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	e01d      	b.n	8001c1c <HAL_ADC_ConfigChannel+0x154>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	f003 0310 	and.w	r3, r3, #16
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d10b      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x13e>
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	695a      	ldr	r2, [r3, #20]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	089b      	lsrs	r3, r3, #2
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	e00a      	b.n	8001c1c <HAL_ADC_ConfigChannel+0x154>
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	695a      	ldr	r2, [r3, #20]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	089b      	lsrs	r3, r3, #2
 8001c12:	f003 0304 	and.w	r3, r3, #4
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	691b      	ldr	r3, [r3, #16]
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	d02c      	beq.n	8001c80 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6818      	ldr	r0, [r3, #0]
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	6919      	ldr	r1, [r3, #16]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	6a3b      	ldr	r3, [r7, #32]
 8001c34:	f7ff fc4f 	bl	80014d6 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6818      	ldr	r0, [r3, #0]
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	6919      	ldr	r1, [r3, #16]
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	7e5b      	ldrb	r3, [r3, #25]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d102      	bne.n	8001c4e <HAL_ADC_ConfigChannel+0x186>
 8001c48:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001c4c:	e000      	b.n	8001c50 <HAL_ADC_ConfigChannel+0x188>
 8001c4e:	2300      	movs	r3, #0
 8001c50:	461a      	mov	r2, r3
 8001c52:	f7ff fc79 	bl	8001548 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6818      	ldr	r0, [r3, #0]
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	6919      	ldr	r1, [r3, #16]
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	7e1b      	ldrb	r3, [r3, #24]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d102      	bne.n	8001c6c <HAL_ADC_ConfigChannel+0x1a4>
 8001c66:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c6a:	e000      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x1a6>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	461a      	mov	r2, r3
 8001c70:	f7ff fc51 	bl	8001516 <LL_ADC_SetDataRightShift>
 8001c74:	e04c      	b.n	8001d10 <HAL_ADC_ConfigChannel+0x248>
 8001c76:	bf00      	nop
 8001c78:	47ff0000 	.word	0x47ff0000
 8001c7c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c86:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	069b      	lsls	r3, r3, #26
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d107      	bne.n	8001ca4 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001ca2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001caa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	069b      	lsls	r3, r3, #26
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d107      	bne.n	8001cc8 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001cc6:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001cce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	069b      	lsls	r3, r3, #26
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d107      	bne.n	8001cec <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001cea:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001cf2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	069b      	lsls	r3, r3, #26
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d107      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001d0e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7ff fcfb 	bl	8001710 <LL_ADC_IsEnabled>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f040 81aa 	bne.w	8002076 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6818      	ldr	r0, [r3, #0]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	6819      	ldr	r1, [r3, #0]
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	f7ff fc7c 	bl	800162c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	4a87      	ldr	r2, [pc, #540]	@ (8001f58 <HAL_ADC_ConfigChannel+0x490>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	f040 809a 	bne.w	8001e74 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4984      	ldr	r1, [pc, #528]	@ (8001f5c <HAL_ADC_ConfigChannel+0x494>)
 8001d4a:	428b      	cmp	r3, r1
 8001d4c:	d147      	bne.n	8001dde <HAL_ADC_ConfigChannel+0x316>
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4983      	ldr	r1, [pc, #524]	@ (8001f60 <HAL_ADC_ConfigChannel+0x498>)
 8001d54:	428b      	cmp	r3, r1
 8001d56:	d040      	beq.n	8001dda <HAL_ADC_ConfigChannel+0x312>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4981      	ldr	r1, [pc, #516]	@ (8001f64 <HAL_ADC_ConfigChannel+0x49c>)
 8001d5e:	428b      	cmp	r3, r1
 8001d60:	d039      	beq.n	8001dd6 <HAL_ADC_ConfigChannel+0x30e>
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4980      	ldr	r1, [pc, #512]	@ (8001f68 <HAL_ADC_ConfigChannel+0x4a0>)
 8001d68:	428b      	cmp	r3, r1
 8001d6a:	d032      	beq.n	8001dd2 <HAL_ADC_ConfigChannel+0x30a>
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	497e      	ldr	r1, [pc, #504]	@ (8001f6c <HAL_ADC_ConfigChannel+0x4a4>)
 8001d72:	428b      	cmp	r3, r1
 8001d74:	d02b      	beq.n	8001dce <HAL_ADC_ConfigChannel+0x306>
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	497d      	ldr	r1, [pc, #500]	@ (8001f70 <HAL_ADC_ConfigChannel+0x4a8>)
 8001d7c:	428b      	cmp	r3, r1
 8001d7e:	d024      	beq.n	8001dca <HAL_ADC_ConfigChannel+0x302>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	497b      	ldr	r1, [pc, #492]	@ (8001f74 <HAL_ADC_ConfigChannel+0x4ac>)
 8001d86:	428b      	cmp	r3, r1
 8001d88:	d01d      	beq.n	8001dc6 <HAL_ADC_ConfigChannel+0x2fe>
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	497a      	ldr	r1, [pc, #488]	@ (8001f78 <HAL_ADC_ConfigChannel+0x4b0>)
 8001d90:	428b      	cmp	r3, r1
 8001d92:	d016      	beq.n	8001dc2 <HAL_ADC_ConfigChannel+0x2fa>
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4978      	ldr	r1, [pc, #480]	@ (8001f7c <HAL_ADC_ConfigChannel+0x4b4>)
 8001d9a:	428b      	cmp	r3, r1
 8001d9c:	d00f      	beq.n	8001dbe <HAL_ADC_ConfigChannel+0x2f6>
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4977      	ldr	r1, [pc, #476]	@ (8001f80 <HAL_ADC_ConfigChannel+0x4b8>)
 8001da4:	428b      	cmp	r3, r1
 8001da6:	d008      	beq.n	8001dba <HAL_ADC_ConfigChannel+0x2f2>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4975      	ldr	r1, [pc, #468]	@ (8001f84 <HAL_ADC_ConfigChannel+0x4bc>)
 8001dae:	428b      	cmp	r3, r1
 8001db0:	d101      	bne.n	8001db6 <HAL_ADC_ConfigChannel+0x2ee>
 8001db2:	4b75      	ldr	r3, [pc, #468]	@ (8001f88 <HAL_ADC_ConfigChannel+0x4c0>)
 8001db4:	e05a      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001db6:	2300      	movs	r3, #0
 8001db8:	e058      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001dba:	4b74      	ldr	r3, [pc, #464]	@ (8001f8c <HAL_ADC_ConfigChannel+0x4c4>)
 8001dbc:	e056      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001dbe:	4b74      	ldr	r3, [pc, #464]	@ (8001f90 <HAL_ADC_ConfigChannel+0x4c8>)
 8001dc0:	e054      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001dc2:	4b6e      	ldr	r3, [pc, #440]	@ (8001f7c <HAL_ADC_ConfigChannel+0x4b4>)
 8001dc4:	e052      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001dc6:	4b6c      	ldr	r3, [pc, #432]	@ (8001f78 <HAL_ADC_ConfigChannel+0x4b0>)
 8001dc8:	e050      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001dca:	4b72      	ldr	r3, [pc, #456]	@ (8001f94 <HAL_ADC_ConfigChannel+0x4cc>)
 8001dcc:	e04e      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001dce:	4b72      	ldr	r3, [pc, #456]	@ (8001f98 <HAL_ADC_ConfigChannel+0x4d0>)
 8001dd0:	e04c      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001dd2:	4b72      	ldr	r3, [pc, #456]	@ (8001f9c <HAL_ADC_ConfigChannel+0x4d4>)
 8001dd4:	e04a      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001dd6:	4b72      	ldr	r3, [pc, #456]	@ (8001fa0 <HAL_ADC_ConfigChannel+0x4d8>)
 8001dd8:	e048      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e046      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4970      	ldr	r1, [pc, #448]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x4dc>)
 8001de4:	428b      	cmp	r3, r1
 8001de6:	d140      	bne.n	8001e6a <HAL_ADC_ConfigChannel+0x3a2>
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	495c      	ldr	r1, [pc, #368]	@ (8001f60 <HAL_ADC_ConfigChannel+0x498>)
 8001dee:	428b      	cmp	r3, r1
 8001df0:	d039      	beq.n	8001e66 <HAL_ADC_ConfigChannel+0x39e>
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	495b      	ldr	r1, [pc, #364]	@ (8001f64 <HAL_ADC_ConfigChannel+0x49c>)
 8001df8:	428b      	cmp	r3, r1
 8001dfa:	d032      	beq.n	8001e62 <HAL_ADC_ConfigChannel+0x39a>
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4959      	ldr	r1, [pc, #356]	@ (8001f68 <HAL_ADC_ConfigChannel+0x4a0>)
 8001e02:	428b      	cmp	r3, r1
 8001e04:	d02b      	beq.n	8001e5e <HAL_ADC_ConfigChannel+0x396>
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4958      	ldr	r1, [pc, #352]	@ (8001f6c <HAL_ADC_ConfigChannel+0x4a4>)
 8001e0c:	428b      	cmp	r3, r1
 8001e0e:	d024      	beq.n	8001e5a <HAL_ADC_ConfigChannel+0x392>
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4956      	ldr	r1, [pc, #344]	@ (8001f70 <HAL_ADC_ConfigChannel+0x4a8>)
 8001e16:	428b      	cmp	r3, r1
 8001e18:	d01d      	beq.n	8001e56 <HAL_ADC_ConfigChannel+0x38e>
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4955      	ldr	r1, [pc, #340]	@ (8001f74 <HAL_ADC_ConfigChannel+0x4ac>)
 8001e20:	428b      	cmp	r3, r1
 8001e22:	d016      	beq.n	8001e52 <HAL_ADC_ConfigChannel+0x38a>
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4953      	ldr	r1, [pc, #332]	@ (8001f78 <HAL_ADC_ConfigChannel+0x4b0>)
 8001e2a:	428b      	cmp	r3, r1
 8001e2c:	d00f      	beq.n	8001e4e <HAL_ADC_ConfigChannel+0x386>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4952      	ldr	r1, [pc, #328]	@ (8001f7c <HAL_ADC_ConfigChannel+0x4b4>)
 8001e34:	428b      	cmp	r3, r1
 8001e36:	d008      	beq.n	8001e4a <HAL_ADC_ConfigChannel+0x382>
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4951      	ldr	r1, [pc, #324]	@ (8001f84 <HAL_ADC_ConfigChannel+0x4bc>)
 8001e3e:	428b      	cmp	r3, r1
 8001e40:	d101      	bne.n	8001e46 <HAL_ADC_ConfigChannel+0x37e>
 8001e42:	4b51      	ldr	r3, [pc, #324]	@ (8001f88 <HAL_ADC_ConfigChannel+0x4c0>)
 8001e44:	e012      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001e46:	2300      	movs	r3, #0
 8001e48:	e010      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001e4a:	4b51      	ldr	r3, [pc, #324]	@ (8001f90 <HAL_ADC_ConfigChannel+0x4c8>)
 8001e4c:	e00e      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001e4e:	4b4b      	ldr	r3, [pc, #300]	@ (8001f7c <HAL_ADC_ConfigChannel+0x4b4>)
 8001e50:	e00c      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001e52:	4b49      	ldr	r3, [pc, #292]	@ (8001f78 <HAL_ADC_ConfigChannel+0x4b0>)
 8001e54:	e00a      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001e56:	4b4f      	ldr	r3, [pc, #316]	@ (8001f94 <HAL_ADC_ConfigChannel+0x4cc>)
 8001e58:	e008      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001e5a:	4b4f      	ldr	r3, [pc, #316]	@ (8001f98 <HAL_ADC_ConfigChannel+0x4d0>)
 8001e5c:	e006      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001e5e:	4b4f      	ldr	r3, [pc, #316]	@ (8001f9c <HAL_ADC_ConfigChannel+0x4d4>)
 8001e60:	e004      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001e62:	4b4f      	ldr	r3, [pc, #316]	@ (8001fa0 <HAL_ADC_ConfigChannel+0x4d8>)
 8001e64:	e002      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001e66:	2301      	movs	r3, #1
 8001e68:	e000      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x3a4>
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4610      	mov	r0, r2
 8001e70:	f7ff fafe 	bl	8001470 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f280 80fc 	bge.w	8002076 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a36      	ldr	r2, [pc, #216]	@ (8001f5c <HAL_ADC_ConfigChannel+0x494>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d004      	beq.n	8001e92 <HAL_ADC_ConfigChannel+0x3ca>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a45      	ldr	r2, [pc, #276]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x4dc>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d101      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x3ce>
 8001e92:	4b45      	ldr	r3, [pc, #276]	@ (8001fa8 <HAL_ADC_ConfigChannel+0x4e0>)
 8001e94:	e000      	b.n	8001e98 <HAL_ADC_ConfigChannel+0x3d0>
 8001e96:	4b45      	ldr	r3, [pc, #276]	@ (8001fac <HAL_ADC_ConfigChannel+0x4e4>)
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff fadb 	bl	8001454 <LL_ADC_GetCommonPathInternalCh>
 8001e9e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a2d      	ldr	r2, [pc, #180]	@ (8001f5c <HAL_ADC_ConfigChannel+0x494>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d004      	beq.n	8001eb4 <HAL_ADC_ConfigChannel+0x3ec>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a3d      	ldr	r2, [pc, #244]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x4dc>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d10e      	bne.n	8001ed2 <HAL_ADC_ConfigChannel+0x40a>
 8001eb4:	4829      	ldr	r0, [pc, #164]	@ (8001f5c <HAL_ADC_ConfigChannel+0x494>)
 8001eb6:	f7ff fc2b 	bl	8001710 <LL_ADC_IsEnabled>
 8001eba:	4604      	mov	r4, r0
 8001ebc:	4839      	ldr	r0, [pc, #228]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x4dc>)
 8001ebe:	f7ff fc27 	bl	8001710 <LL_ADC_IsEnabled>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	4323      	orrs	r3, r4
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	bf0c      	ite	eq
 8001eca:	2301      	moveq	r3, #1
 8001ecc:	2300      	movne	r3, #0
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	e008      	b.n	8001ee4 <HAL_ADC_ConfigChannel+0x41c>
 8001ed2:	4837      	ldr	r0, [pc, #220]	@ (8001fb0 <HAL_ADC_ConfigChannel+0x4e8>)
 8001ed4:	f7ff fc1c 	bl	8001710 <LL_ADC_IsEnabled>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	bf0c      	ite	eq
 8001ede:	2301      	moveq	r3, #1
 8001ee0:	2300      	movne	r3, #0
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 80b3 	beq.w	8002050 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a31      	ldr	r2, [pc, #196]	@ (8001fb4 <HAL_ADC_ConfigChannel+0x4ec>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d165      	bne.n	8001fc0 <HAL_ADC_ConfigChannel+0x4f8>
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d160      	bne.n	8001fc0 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a2b      	ldr	r2, [pc, #172]	@ (8001fb0 <HAL_ADC_ConfigChannel+0x4e8>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	f040 80b6 	bne.w	8002076 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a13      	ldr	r2, [pc, #76]	@ (8001f5c <HAL_ADC_ConfigChannel+0x494>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d004      	beq.n	8001f1e <HAL_ADC_ConfigChannel+0x456>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a22      	ldr	r2, [pc, #136]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x4dc>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d101      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x45a>
 8001f1e:	4a22      	ldr	r2, [pc, #136]	@ (8001fa8 <HAL_ADC_ConfigChannel+0x4e0>)
 8001f20:	e000      	b.n	8001f24 <HAL_ADC_ConfigChannel+0x45c>
 8001f22:	4a22      	ldr	r2, [pc, #136]	@ (8001fac <HAL_ADC_ConfigChannel+0x4e4>)
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	f7ff fa7e 	bl	800142e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f32:	4b21      	ldr	r3, [pc, #132]	@ (8001fb8 <HAL_ADC_ConfigChannel+0x4f0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	099b      	lsrs	r3, r3, #6
 8001f38:	4a20      	ldr	r2, [pc, #128]	@ (8001fbc <HAL_ADC_ConfigChannel+0x4f4>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	099b      	lsrs	r3, r3, #6
 8001f40:	3301      	adds	r3, #1
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8001f46:	e002      	b.n	8001f4e <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1f9      	bne.n	8001f48 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f54:	e08f      	b.n	8002076 <HAL_ADC_ConfigChannel+0x5ae>
 8001f56:	bf00      	nop
 8001f58:	47ff0000 	.word	0x47ff0000
 8001f5c:	40022000 	.word	0x40022000
 8001f60:	04300002 	.word	0x04300002
 8001f64:	08600004 	.word	0x08600004
 8001f68:	0c900008 	.word	0x0c900008
 8001f6c:	10c00010 	.word	0x10c00010
 8001f70:	14f00020 	.word	0x14f00020
 8001f74:	2a000400 	.word	0x2a000400
 8001f78:	2e300800 	.word	0x2e300800
 8001f7c:	32601000 	.word	0x32601000
 8001f80:	43210000 	.word	0x43210000
 8001f84:	4b840000 	.word	0x4b840000
 8001f88:	4fb80000 	.word	0x4fb80000
 8001f8c:	47520000 	.word	0x47520000
 8001f90:	36902000 	.word	0x36902000
 8001f94:	25b00200 	.word	0x25b00200
 8001f98:	21800100 	.word	0x21800100
 8001f9c:	1d500080 	.word	0x1d500080
 8001fa0:	19200040 	.word	0x19200040
 8001fa4:	40022100 	.word	0x40022100
 8001fa8:	40022300 	.word	0x40022300
 8001fac:	58026300 	.word	0x58026300
 8001fb0:	58026000 	.word	0x58026000
 8001fb4:	cb840000 	.word	0xcb840000
 8001fb8:	24000000 	.word	0x24000000
 8001fbc:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a31      	ldr	r2, [pc, #196]	@ (800208c <HAL_ADC_ConfigChannel+0x5c4>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d11e      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x540>
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d119      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a2d      	ldr	r2, [pc, #180]	@ (8002090 <HAL_ADC_ConfigChannel+0x5c8>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d14b      	bne.n	8002076 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a2c      	ldr	r2, [pc, #176]	@ (8002094 <HAL_ADC_ConfigChannel+0x5cc>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d004      	beq.n	8001ff2 <HAL_ADC_ConfigChannel+0x52a>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a2a      	ldr	r2, [pc, #168]	@ (8002098 <HAL_ADC_ConfigChannel+0x5d0>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d101      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x52e>
 8001ff2:	4a2a      	ldr	r2, [pc, #168]	@ (800209c <HAL_ADC_ConfigChannel+0x5d4>)
 8001ff4:	e000      	b.n	8001ff8 <HAL_ADC_ConfigChannel+0x530>
 8001ff6:	4a2a      	ldr	r2, [pc, #168]	@ (80020a0 <HAL_ADC_ConfigChannel+0x5d8>)
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ffe:	4619      	mov	r1, r3
 8002000:	4610      	mov	r0, r2
 8002002:	f7ff fa14 	bl	800142e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002006:	e036      	b.n	8002076 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a25      	ldr	r2, [pc, #148]	@ (80020a4 <HAL_ADC_ConfigChannel+0x5dc>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d131      	bne.n	8002076 <HAL_ADC_ConfigChannel+0x5ae>
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d12c      	bne.n	8002076 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a1b      	ldr	r2, [pc, #108]	@ (8002090 <HAL_ADC_ConfigChannel+0x5c8>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d127      	bne.n	8002076 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a1a      	ldr	r2, [pc, #104]	@ (8002094 <HAL_ADC_ConfigChannel+0x5cc>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d004      	beq.n	800203a <HAL_ADC_ConfigChannel+0x572>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a18      	ldr	r2, [pc, #96]	@ (8002098 <HAL_ADC_ConfigChannel+0x5d0>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d101      	bne.n	800203e <HAL_ADC_ConfigChannel+0x576>
 800203a:	4a18      	ldr	r2, [pc, #96]	@ (800209c <HAL_ADC_ConfigChannel+0x5d4>)
 800203c:	e000      	b.n	8002040 <HAL_ADC_ConfigChannel+0x578>
 800203e:	4a18      	ldr	r2, [pc, #96]	@ (80020a0 <HAL_ADC_ConfigChannel+0x5d8>)
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002046:	4619      	mov	r1, r3
 8002048:	4610      	mov	r0, r2
 800204a:	f7ff f9f0 	bl	800142e <LL_ADC_SetCommonPathInternalCh>
 800204e:	e012      	b.n	8002076 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002054:	f043 0220 	orr.w	r2, r3, #32
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002062:	e008      	b.n	8002076 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002068:	f043 0220 	orr.w	r2, r3, #32
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800207e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002082:	4618      	mov	r0, r3
 8002084:	3734      	adds	r7, #52	@ 0x34
 8002086:	46bd      	mov	sp, r7
 8002088:	bd90      	pop	{r4, r7, pc}
 800208a:	bf00      	nop
 800208c:	c7520000 	.word	0xc7520000
 8002090:	58026000 	.word	0x58026000
 8002094:	40022000 	.word	0x40022000
 8002098:	40022100 	.word	0x40022100
 800209c:	40022300 	.word	0x40022300
 80020a0:	58026300 	.word	0x58026300
 80020a4:	cfb80000 	.word	0xcfb80000

080020a8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a7a      	ldr	r2, [pc, #488]	@ (80022a0 <ADC_ConfigureBoostMode+0x1f8>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d004      	beq.n	80020c4 <ADC_ConfigureBoostMode+0x1c>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a79      	ldr	r2, [pc, #484]	@ (80022a4 <ADC_ConfigureBoostMode+0x1fc>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d109      	bne.n	80020d8 <ADC_ConfigureBoostMode+0x30>
 80020c4:	4b78      	ldr	r3, [pc, #480]	@ (80022a8 <ADC_ConfigureBoostMode+0x200>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	bf14      	ite	ne
 80020d0:	2301      	movne	r3, #1
 80020d2:	2300      	moveq	r3, #0
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	e008      	b.n	80020ea <ADC_ConfigureBoostMode+0x42>
 80020d8:	4b74      	ldr	r3, [pc, #464]	@ (80022ac <ADC_ConfigureBoostMode+0x204>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	bf14      	ite	ne
 80020e4:	2301      	movne	r3, #1
 80020e6:	2300      	moveq	r3, #0
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d01c      	beq.n	8002128 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80020ee:	f002 f839 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 80020f2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80020fc:	d010      	beq.n	8002120 <ADC_ConfigureBoostMode+0x78>
 80020fe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002102:	d873      	bhi.n	80021ec <ADC_ConfigureBoostMode+0x144>
 8002104:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002108:	d002      	beq.n	8002110 <ADC_ConfigureBoostMode+0x68>
 800210a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800210e:	d16d      	bne.n	80021ec <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	0c1b      	lsrs	r3, r3, #16
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	fbb2 f3f3 	udiv	r3, r2, r3
 800211c:	60fb      	str	r3, [r7, #12]
        break;
 800211e:	e068      	b.n	80021f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	089b      	lsrs	r3, r3, #2
 8002124:	60fb      	str	r3, [r7, #12]
        break;
 8002126:	e064      	b.n	80021f2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002128:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800212c:	f04f 0100 	mov.w	r1, #0
 8002130:	f003 fa7e 	bl	8005630 <HAL_RCCEx_GetPeriphCLKFreq>
 8002134:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800213e:	d051      	beq.n	80021e4 <ADC_ConfigureBoostMode+0x13c>
 8002140:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002144:	d854      	bhi.n	80021f0 <ADC_ConfigureBoostMode+0x148>
 8002146:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800214a:	d047      	beq.n	80021dc <ADC_ConfigureBoostMode+0x134>
 800214c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002150:	d84e      	bhi.n	80021f0 <ADC_ConfigureBoostMode+0x148>
 8002152:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002156:	d03d      	beq.n	80021d4 <ADC_ConfigureBoostMode+0x12c>
 8002158:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800215c:	d848      	bhi.n	80021f0 <ADC_ConfigureBoostMode+0x148>
 800215e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002162:	d033      	beq.n	80021cc <ADC_ConfigureBoostMode+0x124>
 8002164:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002168:	d842      	bhi.n	80021f0 <ADC_ConfigureBoostMode+0x148>
 800216a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800216e:	d029      	beq.n	80021c4 <ADC_ConfigureBoostMode+0x11c>
 8002170:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002174:	d83c      	bhi.n	80021f0 <ADC_ConfigureBoostMode+0x148>
 8002176:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800217a:	d01a      	beq.n	80021b2 <ADC_ConfigureBoostMode+0x10a>
 800217c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002180:	d836      	bhi.n	80021f0 <ADC_ConfigureBoostMode+0x148>
 8002182:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002186:	d014      	beq.n	80021b2 <ADC_ConfigureBoostMode+0x10a>
 8002188:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800218c:	d830      	bhi.n	80021f0 <ADC_ConfigureBoostMode+0x148>
 800218e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002192:	d00e      	beq.n	80021b2 <ADC_ConfigureBoostMode+0x10a>
 8002194:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002198:	d82a      	bhi.n	80021f0 <ADC_ConfigureBoostMode+0x148>
 800219a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800219e:	d008      	beq.n	80021b2 <ADC_ConfigureBoostMode+0x10a>
 80021a0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80021a4:	d824      	bhi.n	80021f0 <ADC_ConfigureBoostMode+0x148>
 80021a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80021aa:	d002      	beq.n	80021b2 <ADC_ConfigureBoostMode+0x10a>
 80021ac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80021b0:	d11e      	bne.n	80021f0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	0c9b      	lsrs	r3, r3, #18
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80021c0:	60fb      	str	r3, [r7, #12]
        break;
 80021c2:	e016      	b.n	80021f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	091b      	lsrs	r3, r3, #4
 80021c8:	60fb      	str	r3, [r7, #12]
        break;
 80021ca:	e012      	b.n	80021f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	095b      	lsrs	r3, r3, #5
 80021d0:	60fb      	str	r3, [r7, #12]
        break;
 80021d2:	e00e      	b.n	80021f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	099b      	lsrs	r3, r3, #6
 80021d8:	60fb      	str	r3, [r7, #12]
        break;
 80021da:	e00a      	b.n	80021f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	09db      	lsrs	r3, r3, #7
 80021e0:	60fb      	str	r3, [r7, #12]
        break;
 80021e2:	e006      	b.n	80021f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	0a1b      	lsrs	r3, r3, #8
 80021e8:	60fb      	str	r3, [r7, #12]
        break;
 80021ea:	e002      	b.n	80021f2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80021ec:	bf00      	nop
 80021ee:	e000      	b.n	80021f2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80021f0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80021f2:	f7ff f8fd 	bl	80013f0 <HAL_GetREVID>
 80021f6:	4603      	mov	r3, r0
 80021f8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d815      	bhi.n	800222c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	4a2b      	ldr	r2, [pc, #172]	@ (80022b0 <ADC_ConfigureBoostMode+0x208>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d908      	bls.n	800221a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002216:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002218:	e03e      	b.n	8002298 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002228:	609a      	str	r2, [r3, #8]
}
 800222a:	e035      	b.n	8002298 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	085b      	lsrs	r3, r3, #1
 8002230:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	4a1f      	ldr	r2, [pc, #124]	@ (80022b4 <ADC_ConfigureBoostMode+0x20c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d808      	bhi.n	800224c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689a      	ldr	r2, [r3, #8]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002248:	609a      	str	r2, [r3, #8]
}
 800224a:	e025      	b.n	8002298 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4a1a      	ldr	r2, [pc, #104]	@ (80022b8 <ADC_ConfigureBoostMode+0x210>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d80a      	bhi.n	800226a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002266:	609a      	str	r2, [r3, #8]
}
 8002268:	e016      	b.n	8002298 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	4a13      	ldr	r2, [pc, #76]	@ (80022bc <ADC_ConfigureBoostMode+0x214>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d80a      	bhi.n	8002288 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002284:	609a      	str	r2, [r3, #8]
}
 8002286:	e007      	b.n	8002298 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689a      	ldr	r2, [r3, #8]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002296:	609a      	str	r2, [r3, #8]
}
 8002298:	bf00      	nop
 800229a:	3710      	adds	r7, #16
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40022000 	.word	0x40022000
 80022a4:	40022100 	.word	0x40022100
 80022a8:	40022300 	.word	0x40022300
 80022ac:	58026300 	.word	0x58026300
 80022b0:	01312d00 	.word	0x01312d00
 80022b4:	005f5e10 	.word	0x005f5e10
 80022b8:	00bebc20 	.word	0x00bebc20
 80022bc:	017d7840 	.word	0x017d7840

080022c0 <LL_ADC_IsEnabled>:
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d101      	bne.n	80022d8 <LL_ADC_IsEnabled+0x18>
 80022d4:	2301      	movs	r3, #1
 80022d6:	e000      	b.n	80022da <LL_ADC_IsEnabled+0x1a>
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <LL_ADC_REG_IsConversionOngoing>:
{
 80022e6:	b480      	push	{r7}
 80022e8:	b083      	sub	sp, #12
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 0304 	and.w	r3, r3, #4
 80022f6:	2b04      	cmp	r3, #4
 80022f8:	d101      	bne.n	80022fe <LL_ADC_REG_IsConversionOngoing+0x18>
 80022fa:	2301      	movs	r3, #1
 80022fc:	e000      	b.n	8002300 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800230c:	b590      	push	{r4, r7, lr}
 800230e:	b09f      	sub	sp, #124	@ 0x7c
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002316:	2300      	movs	r3, #0
 8002318:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002322:	2b01      	cmp	r3, #1
 8002324:	d101      	bne.n	800232a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002326:	2302      	movs	r3, #2
 8002328:	e0be      	b.n	80024a8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002332:	2300      	movs	r3, #0
 8002334:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002336:	2300      	movs	r3, #0
 8002338:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a5c      	ldr	r2, [pc, #368]	@ (80024b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d102      	bne.n	800234a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002344:	4b5b      	ldr	r3, [pc, #364]	@ (80024b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	e001      	b.n	800234e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800234a:	2300      	movs	r3, #0
 800234c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10b      	bne.n	800236c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002358:	f043 0220 	orr.w	r2, r3, #32
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e09d      	b.n	80024a8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff ffb9 	bl	80022e6 <LL_ADC_REG_IsConversionOngoing>
 8002374:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff ffb3 	bl	80022e6 <LL_ADC_REG_IsConversionOngoing>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d17f      	bne.n	8002486 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002386:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002388:	2b00      	cmp	r3, #0
 800238a:	d17c      	bne.n	8002486 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a47      	ldr	r2, [pc, #284]	@ (80024b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d004      	beq.n	80023a0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a46      	ldr	r2, [pc, #280]	@ (80024b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d101      	bne.n	80023a4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80023a0:	4b45      	ldr	r3, [pc, #276]	@ (80024b8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80023a2:	e000      	b.n	80023a6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80023a4:	4b45      	ldr	r3, [pc, #276]	@ (80024bc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80023a6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d039      	beq.n	8002424 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80023b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	431a      	orrs	r2, r3
 80023be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023c0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a3a      	ldr	r2, [pc, #232]	@ (80024b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d004      	beq.n	80023d6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a38      	ldr	r2, [pc, #224]	@ (80024b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d10e      	bne.n	80023f4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80023d6:	4836      	ldr	r0, [pc, #216]	@ (80024b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80023d8:	f7ff ff72 	bl	80022c0 <LL_ADC_IsEnabled>
 80023dc:	4604      	mov	r4, r0
 80023de:	4835      	ldr	r0, [pc, #212]	@ (80024b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80023e0:	f7ff ff6e 	bl	80022c0 <LL_ADC_IsEnabled>
 80023e4:	4603      	mov	r3, r0
 80023e6:	4323      	orrs	r3, r4
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	bf0c      	ite	eq
 80023ec:	2301      	moveq	r3, #1
 80023ee:	2300      	movne	r3, #0
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	e008      	b.n	8002406 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80023f4:	4832      	ldr	r0, [pc, #200]	@ (80024c0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80023f6:	f7ff ff63 	bl	80022c0 <LL_ADC_IsEnabled>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	bf0c      	ite	eq
 8002400:	2301      	moveq	r3, #1
 8002402:	2300      	movne	r3, #0
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b00      	cmp	r3, #0
 8002408:	d047      	beq.n	800249a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800240a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	4b2d      	ldr	r3, [pc, #180]	@ (80024c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002410:	4013      	ands	r3, r2
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	6811      	ldr	r1, [r2, #0]
 8002416:	683a      	ldr	r2, [r7, #0]
 8002418:	6892      	ldr	r2, [r2, #8]
 800241a:	430a      	orrs	r2, r1
 800241c:	431a      	orrs	r2, r3
 800241e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002420:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002422:	e03a      	b.n	800249a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002424:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800242c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800242e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a1e      	ldr	r2, [pc, #120]	@ (80024b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d004      	beq.n	8002444 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a1d      	ldr	r2, [pc, #116]	@ (80024b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d10e      	bne.n	8002462 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8002444:	481a      	ldr	r0, [pc, #104]	@ (80024b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002446:	f7ff ff3b 	bl	80022c0 <LL_ADC_IsEnabled>
 800244a:	4604      	mov	r4, r0
 800244c:	4819      	ldr	r0, [pc, #100]	@ (80024b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800244e:	f7ff ff37 	bl	80022c0 <LL_ADC_IsEnabled>
 8002452:	4603      	mov	r3, r0
 8002454:	4323      	orrs	r3, r4
 8002456:	2b00      	cmp	r3, #0
 8002458:	bf0c      	ite	eq
 800245a:	2301      	moveq	r3, #1
 800245c:	2300      	movne	r3, #0
 800245e:	b2db      	uxtb	r3, r3
 8002460:	e008      	b.n	8002474 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002462:	4817      	ldr	r0, [pc, #92]	@ (80024c0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002464:	f7ff ff2c 	bl	80022c0 <LL_ADC_IsEnabled>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	bf0c      	ite	eq
 800246e:	2301      	moveq	r3, #1
 8002470:	2300      	movne	r3, #0
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2b00      	cmp	r3, #0
 8002476:	d010      	beq.n	800249a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002478:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800247e:	4013      	ands	r3, r2
 8002480:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002482:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002484:	e009      	b.n	800249a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800248a:	f043 0220 	orr.w	r2, r3, #32
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002498:	e000      	b.n	800249c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800249a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80024a4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	377c      	adds	r7, #124	@ 0x7c
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd90      	pop	{r4, r7, pc}
 80024b0:	40022000 	.word	0x40022000
 80024b4:	40022100 	.word	0x40022100
 80024b8:	40022300 	.word	0x40022300
 80024bc:	58026300 	.word	0x58026300
 80024c0:	58026000 	.word	0x58026000
 80024c4:	fffff0e0 	.word	0xfffff0e0

080024c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f003 0307 	and.w	r3, r3, #7
 80024d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002508 <__NVIC_SetPriorityGrouping+0x40>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024e4:	4013      	ands	r3, r2
 80024e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024f0:	4b06      	ldr	r3, [pc, #24]	@ (800250c <__NVIC_SetPriorityGrouping+0x44>)
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024f6:	4a04      	ldr	r2, [pc, #16]	@ (8002508 <__NVIC_SetPriorityGrouping+0x40>)
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	60d3      	str	r3, [r2, #12]
}
 80024fc:	bf00      	nop
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	e000ed00 	.word	0xe000ed00
 800250c:	05fa0000 	.word	0x05fa0000

08002510 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002514:	4b04      	ldr	r3, [pc, #16]	@ (8002528 <__NVIC_GetPriorityGrouping+0x18>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	0a1b      	lsrs	r3, r3, #8
 800251a:	f003 0307 	and.w	r3, r3, #7
}
 800251e:	4618      	mov	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	6039      	str	r1, [r7, #0]
 8002536:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002538:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800253c:	2b00      	cmp	r3, #0
 800253e:	db0a      	blt.n	8002556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	b2da      	uxtb	r2, r3
 8002544:	490c      	ldr	r1, [pc, #48]	@ (8002578 <__NVIC_SetPriority+0x4c>)
 8002546:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800254a:	0112      	lsls	r2, r2, #4
 800254c:	b2d2      	uxtb	r2, r2
 800254e:	440b      	add	r3, r1
 8002550:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002554:	e00a      	b.n	800256c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	b2da      	uxtb	r2, r3
 800255a:	4908      	ldr	r1, [pc, #32]	@ (800257c <__NVIC_SetPriority+0x50>)
 800255c:	88fb      	ldrh	r3, [r7, #6]
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	3b04      	subs	r3, #4
 8002564:	0112      	lsls	r2, r2, #4
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	440b      	add	r3, r1
 800256a:	761a      	strb	r2, [r3, #24]
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	e000e100 	.word	0xe000e100
 800257c:	e000ed00 	.word	0xe000ed00

08002580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002580:	b480      	push	{r7}
 8002582:	b089      	sub	sp, #36	@ 0x24
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	f1c3 0307 	rsb	r3, r3, #7
 800259a:	2b04      	cmp	r3, #4
 800259c:	bf28      	it	cs
 800259e:	2304      	movcs	r3, #4
 80025a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	3304      	adds	r3, #4
 80025a6:	2b06      	cmp	r3, #6
 80025a8:	d902      	bls.n	80025b0 <NVIC_EncodePriority+0x30>
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	3b03      	subs	r3, #3
 80025ae:	e000      	b.n	80025b2 <NVIC_EncodePriority+0x32>
 80025b0:	2300      	movs	r3, #0
 80025b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b4:	f04f 32ff 	mov.w	r2, #4294967295
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	43da      	mvns	r2, r3
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	401a      	ands	r2, r3
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025c8:	f04f 31ff 	mov.w	r1, #4294967295
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	fa01 f303 	lsl.w	r3, r1, r3
 80025d2:	43d9      	mvns	r1, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d8:	4313      	orrs	r3, r2
         );
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3724      	adds	r7, #36	@ 0x24
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
	...

080025e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025f8:	d301      	bcc.n	80025fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025fa:	2301      	movs	r3, #1
 80025fc:	e00f      	b.n	800261e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002628 <SysTick_Config+0x40>)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	3b01      	subs	r3, #1
 8002604:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002606:	210f      	movs	r1, #15
 8002608:	f04f 30ff 	mov.w	r0, #4294967295
 800260c:	f7ff ff8e 	bl	800252c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002610:	4b05      	ldr	r3, [pc, #20]	@ (8002628 <SysTick_Config+0x40>)
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002616:	4b04      	ldr	r3, [pc, #16]	@ (8002628 <SysTick_Config+0x40>)
 8002618:	2207      	movs	r2, #7
 800261a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	e000e010 	.word	0xe000e010

0800262c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f7ff ff47 	bl	80024c8 <__NVIC_SetPriorityGrouping>
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b086      	sub	sp, #24
 8002646:	af00      	add	r7, sp, #0
 8002648:	4603      	mov	r3, r0
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	607a      	str	r2, [r7, #4]
 800264e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002650:	f7ff ff5e 	bl	8002510 <__NVIC_GetPriorityGrouping>
 8002654:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	68b9      	ldr	r1, [r7, #8]
 800265a:	6978      	ldr	r0, [r7, #20]
 800265c:	f7ff ff90 	bl	8002580 <NVIC_EncodePriority>
 8002660:	4602      	mov	r2, r0
 8002662:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002666:	4611      	mov	r1, r2
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff ff5f 	bl	800252c <__NVIC_SetPriority>
}
 800266e:	bf00      	nop
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b082      	sub	sp, #8
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f7ff ffb2 	bl	80025e8 <SysTick_Config>
 8002684:	4603      	mov	r3, r0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002694:	f3bf 8f5f 	dmb	sy
}
 8002698:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800269a:	4b07      	ldr	r3, [pc, #28]	@ (80026b8 <HAL_MPU_Disable+0x28>)
 800269c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269e:	4a06      	ldr	r2, [pc, #24]	@ (80026b8 <HAL_MPU_Disable+0x28>)
 80026a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026a4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80026a6:	4b05      	ldr	r3, [pc, #20]	@ (80026bc <HAL_MPU_Disable+0x2c>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	605a      	str	r2, [r3, #4]
}
 80026ac:	bf00      	nop
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	e000ed00 	.word	0xe000ed00
 80026bc:	e000ed90 	.word	0xe000ed90

080026c0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80026c8:	4a0b      	ldr	r2, [pc, #44]	@ (80026f8 <HAL_MPU_Enable+0x38>)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80026d2:	4b0a      	ldr	r3, [pc, #40]	@ (80026fc <HAL_MPU_Enable+0x3c>)
 80026d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d6:	4a09      	ldr	r2, [pc, #36]	@ (80026fc <HAL_MPU_Enable+0x3c>)
 80026d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026dc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80026de:	f3bf 8f4f 	dsb	sy
}
 80026e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80026e4:	f3bf 8f6f 	isb	sy
}
 80026e8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	e000ed90 	.word	0xe000ed90
 80026fc:	e000ed00 	.word	0xe000ed00

08002700 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	785a      	ldrb	r2, [r3, #1]
 800270c:	4b1b      	ldr	r3, [pc, #108]	@ (800277c <HAL_MPU_ConfigRegion+0x7c>)
 800270e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002710:	4b1a      	ldr	r3, [pc, #104]	@ (800277c <HAL_MPU_ConfigRegion+0x7c>)
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	4a19      	ldr	r2, [pc, #100]	@ (800277c <HAL_MPU_ConfigRegion+0x7c>)
 8002716:	f023 0301 	bic.w	r3, r3, #1
 800271a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800271c:	4a17      	ldr	r2, [pc, #92]	@ (800277c <HAL_MPU_ConfigRegion+0x7c>)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	7b1b      	ldrb	r3, [r3, #12]
 8002728:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	7adb      	ldrb	r3, [r3, #11]
 800272e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002730:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	7a9b      	ldrb	r3, [r3, #10]
 8002736:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002738:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	7b5b      	ldrb	r3, [r3, #13]
 800273e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002740:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	7b9b      	ldrb	r3, [r3, #14]
 8002746:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002748:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	7bdb      	ldrb	r3, [r3, #15]
 800274e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002750:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	7a5b      	ldrb	r3, [r3, #9]
 8002756:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002758:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	7a1b      	ldrb	r3, [r3, #8]
 800275e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002760:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	7812      	ldrb	r2, [r2, #0]
 8002766:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002768:	4a04      	ldr	r2, [pc, #16]	@ (800277c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800276a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800276c:	6113      	str	r3, [r2, #16]
}
 800276e:	bf00      	nop
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	e000ed90 	.word	0xe000ed90

08002780 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b098      	sub	sp, #96	@ 0x60
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002788:	4a84      	ldr	r2, [pc, #528]	@ (800299c <HAL_FDCAN_Init+0x21c>)
 800278a:	f107 030c 	add.w	r3, r7, #12
 800278e:	4611      	mov	r1, r2
 8002790:	224c      	movs	r2, #76	@ 0x4c
 8002792:	4618      	mov	r0, r3
 8002794:	f005 fbb2 	bl	8007efc <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e1c6      	b.n	8002b30 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a7e      	ldr	r2, [pc, #504]	@ (80029a0 <HAL_FDCAN_Init+0x220>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d106      	bne.n	80027ba <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80027b4:	461a      	mov	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d106      	bne.n	80027d4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f7fe fb44 	bl	8000e5c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	699a      	ldr	r2, [r3, #24]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f022 0210 	bic.w	r2, r2, #16
 80027e2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027e4:	f7fe fdf8 	bl	80013d8 <HAL_GetTick>
 80027e8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80027ea:	e014      	b.n	8002816 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80027ec:	f7fe fdf4 	bl	80013d8 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b0a      	cmp	r3, #10
 80027f8:	d90d      	bls.n	8002816 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002800:	f043 0201 	orr.w	r2, r3, #1
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2203      	movs	r2, #3
 800280e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e18c      	b.n	8002b30 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	f003 0308 	and.w	r3, r3, #8
 8002820:	2b08      	cmp	r3, #8
 8002822:	d0e3      	beq.n	80027ec <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699a      	ldr	r2, [r3, #24]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f042 0201 	orr.w	r2, r2, #1
 8002832:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002834:	f7fe fdd0 	bl	80013d8 <HAL_GetTick>
 8002838:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800283a:	e014      	b.n	8002866 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800283c:	f7fe fdcc 	bl	80013d8 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b0a      	cmp	r3, #10
 8002848:	d90d      	bls.n	8002866 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002850:	f043 0201 	orr.w	r2, r3, #1
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2203      	movs	r2, #3
 800285e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e164      	b.n	8002b30 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0e3      	beq.n	800283c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	699a      	ldr	r2, [r3, #24]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 0202 	orr.w	r2, r2, #2
 8002882:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	7c1b      	ldrb	r3, [r3, #16]
 8002888:	2b01      	cmp	r3, #1
 800288a:	d108      	bne.n	800289e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	699a      	ldr	r2, [r3, #24]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800289a:	619a      	str	r2, [r3, #24]
 800289c:	e007      	b.n	80028ae <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	699a      	ldr	r2, [r3, #24]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028ac:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	7c5b      	ldrb	r3, [r3, #17]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d108      	bne.n	80028c8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	699a      	ldr	r2, [r3, #24]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80028c4:	619a      	str	r2, [r3, #24]
 80028c6:	e007      	b.n	80028d8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699a      	ldr	r2, [r3, #24]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80028d6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	7c9b      	ldrb	r3, [r3, #18]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d108      	bne.n	80028f2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	699a      	ldr	r2, [r3, #24]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80028ee:	619a      	str	r2, [r3, #24]
 80028f0:	e007      	b.n	8002902 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	699a      	ldr	r2, [r3, #24]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002900:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	430a      	orrs	r2, r1
 8002916:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	699a      	ldr	r2, [r3, #24]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002926:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	691a      	ldr	r2, [r3, #16]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 0210 	bic.w	r2, r2, #16
 8002936:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	2b01      	cmp	r3, #1
 800293e:	d108      	bne.n	8002952 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	699a      	ldr	r2, [r3, #24]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f042 0204 	orr.w	r2, r2, #4
 800294e:	619a      	str	r2, [r3, #24]
 8002950:	e030      	b.n	80029b4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d02c      	beq.n	80029b4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	2b02      	cmp	r3, #2
 8002960:	d020      	beq.n	80029a4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	699a      	ldr	r2, [r3, #24]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002970:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f042 0210 	orr.w	r2, r2, #16
 8002980:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	2b03      	cmp	r3, #3
 8002988:	d114      	bne.n	80029b4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	699a      	ldr	r2, [r3, #24]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f042 0220 	orr.w	r2, r2, #32
 8002998:	619a      	str	r2, [r3, #24]
 800299a:	e00b      	b.n	80029b4 <HAL_FDCAN_Init+0x234>
 800299c:	08007f30 	.word	0x08007f30
 80029a0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	699a      	ldr	r2, [r3, #24]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f042 0220 	orr.w	r2, r2, #32
 80029b2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	3b01      	subs	r3, #1
 80029ba:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	69db      	ldr	r3, [r3, #28]
 80029c0:	3b01      	subs	r3, #1
 80029c2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80029c4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a1b      	ldr	r3, [r3, #32]
 80029ca:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80029cc:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	3b01      	subs	r3, #1
 80029d6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80029dc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80029de:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029e8:	d115      	bne.n	8002a16 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ee:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f4:	3b01      	subs	r3, #1
 80029f6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80029f8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fe:	3b01      	subs	r3, #1
 8002a00:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002a02:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002a12:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002a14:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d00a      	beq.n	8002a34 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a3c:	4413      	add	r3, r2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d011      	beq.n	8002a66 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002a4a:	f023 0107 	bic.w	r1, r3, #7
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	3360      	adds	r3, #96	@ 0x60
 8002a56:	443b      	add	r3, r7
 8002a58:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d011      	beq.n	8002a92 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002a76:	f023 0107 	bic.w	r1, r3, #7
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	3360      	adds	r3, #96	@ 0x60
 8002a82:	443b      	add	r3, r7
 8002a84:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d012      	beq.n	8002ac0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002aa2:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	3360      	adds	r3, #96	@ 0x60
 8002aae:	443b      	add	r3, r7
 8002ab0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002ab4:	011a      	lsls	r2, r3, #4
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d012      	beq.n	8002aee <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002ad0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	3360      	adds	r3, #96	@ 0x60
 8002adc:	443b      	add	r3, r7
 8002ade:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002ae2:	021a      	lsls	r2, r3, #8
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a11      	ldr	r2, [pc, #68]	@ (8002b38 <HAL_FDCAN_Init+0x3b8>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d107      	bne.n	8002b08 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	689a      	ldr	r2, [r3, #8]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f022 0203 	bic.w	r2, r2, #3
 8002b06:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 f80b 	bl	8002b3c <FDCAN_CalcultateRamBlockAddresses>
 8002b26:	4603      	mov	r3, r0
 8002b28:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002b2c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3760      	adds	r7, #96	@ 0x60
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	4000a000 	.word	0x4000a000

08002b3c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b48:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002b52:	4ba7      	ldr	r3, [pc, #668]	@ (8002df0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002b54:	4013      	ands	r3, r2
 8002b56:	68ba      	ldr	r2, [r7, #8]
 8002b58:	0091      	lsls	r1, r2, #2
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6812      	ldr	r2, [r2, #0]
 8002b5e:	430b      	orrs	r3, r1
 8002b60:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b6c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b74:	041a      	lsls	r2, r3, #16
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b84:	68ba      	ldr	r2, [r7, #8]
 8002b86:	4413      	add	r3, r2
 8002b88:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002b92:	4b97      	ldr	r3, [pc, #604]	@ (8002df0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	68ba      	ldr	r2, [r7, #8]
 8002b98:	0091      	lsls	r1, r2, #2
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	6812      	ldr	r2, [r2, #0]
 8002b9e:	430b      	orrs	r3, r1
 8002ba0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bac:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb4:	041a      	lsls	r2, r3, #16
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	4413      	add	r3, r2
 8002bca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8002bd4:	4b86      	ldr	r3, [pc, #536]	@ (8002df0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	68ba      	ldr	r2, [r7, #8]
 8002bda:	0091      	lsls	r1, r2, #2
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	6812      	ldr	r2, [r2, #0]
 8002be0:	430b      	orrs	r3, r1
 8002be2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002bee:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	041a      	lsls	r2, r3, #16
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	4413      	add	r3, r2
 8002c12:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002c1c:	4b74      	ldr	r3, [pc, #464]	@ (8002df0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002c1e:	4013      	ands	r3, r2
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	0091      	lsls	r1, r2, #2
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	6812      	ldr	r2, [r2, #0]
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002c36:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c3e:	041a      	lsls	r2, r3, #16
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002c52:	fb02 f303 	mul.w	r3, r2, r3
 8002c56:	68ba      	ldr	r2, [r7, #8]
 8002c58:	4413      	add	r3, r2
 8002c5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002c64:	4b62      	ldr	r3, [pc, #392]	@ (8002df0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002c66:	4013      	ands	r3, r2
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	0091      	lsls	r1, r2, #2
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6812      	ldr	r2, [r2, #0]
 8002c70:	430b      	orrs	r3, r1
 8002c72:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002c7e:	fb02 f303 	mul.w	r3, r2, r3
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	4413      	add	r3, r2
 8002c86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002c90:	4b57      	ldr	r3, [pc, #348]	@ (8002df0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002c92:	4013      	ands	r3, r2
 8002c94:	68ba      	ldr	r2, [r7, #8]
 8002c96:	0091      	lsls	r1, r2, #2
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6812      	ldr	r2, [r2, #0]
 8002c9c:	430b      	orrs	r3, r1
 8002c9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002caa:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb2:	041a      	lsls	r2, r3, #16
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	68ba      	ldr	r2, [r7, #8]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002cd2:	4b47      	ldr	r3, [pc, #284]	@ (8002df0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	68ba      	ldr	r2, [r7, #8]
 8002cd8:	0091      	lsls	r1, r2, #2
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6812      	ldr	r2, [r2, #0]
 8002cde:	430b      	orrs	r3, r1
 8002ce0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002cec:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf4:	041a      	lsls	r2, r3, #16
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002d08:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d10:	061a      	lsls	r2, r3, #24
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d20:	4b34      	ldr	r3, [pc, #208]	@ (8002df4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8002d22:	4413      	add	r3, r2
 8002d24:	009a      	lsls	r2, r3, #2
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	441a      	add	r2, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d42:	00db      	lsls	r3, r3, #3
 8002d44:	441a      	add	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	6879      	ldr	r1, [r7, #4]
 8002d54:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8002d56:	fb01 f303 	mul.w	r3, r1, r3
 8002d5a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002d5c:	441a      	add	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d6a:	6879      	ldr	r1, [r7, #4]
 8002d6c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8002d6e:	fb01 f303 	mul.w	r3, r1, r3
 8002d72:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002d74:	441a      	add	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d82:	6879      	ldr	r1, [r7, #4]
 8002d84:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8002d86:	fb01 f303 	mul.w	r3, r1, r3
 8002d8a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002d8c:	441a      	add	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	441a      	add	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db2:	6879      	ldr	r1, [r7, #4]
 8002db4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002db6:	fb01 f303 	mul.w	r3, r1, r3
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	441a      	add	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dce:	6879      	ldr	r1, [r7, #4]
 8002dd0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002dd2:	fb01 f303 	mul.w	r3, r1, r3
 8002dd6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002dd8:	441a      	add	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002de6:	4a04      	ldr	r2, [pc, #16]	@ (8002df8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d915      	bls.n	8002e18 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002dec:	e006      	b.n	8002dfc <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8002dee:	bf00      	nop
 8002df0:	ffff0003 	.word	0xffff0003
 8002df4:	10002b00 	.word	0x10002b00
 8002df8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e02:	f043 0220 	orr.w	r2, r3, #32
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2203      	movs	r2, #3
 8002e10:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e010      	b.n	8002e3a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	e005      	b.n	8002e2c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	3304      	adds	r3, #4
 8002e2a:	60fb      	str	r3, [r7, #12]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e32:	68fa      	ldr	r2, [r7, #12]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d3f3      	bcc.n	8002e20 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop

08002e48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b089      	sub	sp, #36	@ 0x24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002e56:	4b89      	ldr	r3, [pc, #548]	@ (800307c <HAL_GPIO_Init+0x234>)
 8002e58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002e5a:	e194      	b.n	8003186 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	2101      	movs	r1, #1
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	fa01 f303 	lsl.w	r3, r1, r3
 8002e68:	4013      	ands	r3, r2
 8002e6a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 8186 	beq.w	8003180 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f003 0303 	and.w	r3, r3, #3
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d005      	beq.n	8002e8c <HAL_GPIO_Init+0x44>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f003 0303 	and.w	r3, r3, #3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d130      	bne.n	8002eee <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	2203      	movs	r2, #3
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	68da      	ldr	r2, [r3, #12]
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	091b      	lsrs	r3, r3, #4
 8002ed8:	f003 0201 	and.w	r2, r3, #1
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f003 0303 	and.w	r3, r3, #3
 8002ef6:	2b03      	cmp	r3, #3
 8002ef8:	d017      	beq.n	8002f2a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	2203      	movs	r2, #3
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43db      	mvns	r3, r3
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	689a      	ldr	r2, [r3, #8]
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d123      	bne.n	8002f7e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	08da      	lsrs	r2, r3, #3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	3208      	adds	r2, #8
 8002f3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	220f      	movs	r2, #15
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4013      	ands	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	691a      	ldr	r2, [r3, #16]
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	08da      	lsrs	r2, r3, #3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3208      	adds	r2, #8
 8002f78:	69b9      	ldr	r1, [r7, #24]
 8002f7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	2203      	movs	r2, #3
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4013      	ands	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f003 0203 	and.w	r2, r3, #3
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	f000 80e0 	beq.w	8003180 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fc0:	4b2f      	ldr	r3, [pc, #188]	@ (8003080 <HAL_GPIO_Init+0x238>)
 8002fc2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002fc6:	4a2e      	ldr	r2, [pc, #184]	@ (8003080 <HAL_GPIO_Init+0x238>)
 8002fc8:	f043 0302 	orr.w	r3, r3, #2
 8002fcc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002fd0:	4b2b      	ldr	r3, [pc, #172]	@ (8003080 <HAL_GPIO_Init+0x238>)
 8002fd2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	60fb      	str	r3, [r7, #12]
 8002fdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fde:	4a29      	ldr	r2, [pc, #164]	@ (8003084 <HAL_GPIO_Init+0x23c>)
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	089b      	lsrs	r3, r3, #2
 8002fe4:	3302      	adds	r3, #2
 8002fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	f003 0303 	and.w	r3, r3, #3
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	220f      	movs	r2, #15
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	43db      	mvns	r3, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4013      	ands	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a20      	ldr	r2, [pc, #128]	@ (8003088 <HAL_GPIO_Init+0x240>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d052      	beq.n	80030b0 <HAL_GPIO_Init+0x268>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a1f      	ldr	r2, [pc, #124]	@ (800308c <HAL_GPIO_Init+0x244>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d031      	beq.n	8003076 <HAL_GPIO_Init+0x22e>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a1e      	ldr	r2, [pc, #120]	@ (8003090 <HAL_GPIO_Init+0x248>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d02b      	beq.n	8003072 <HAL_GPIO_Init+0x22a>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a1d      	ldr	r2, [pc, #116]	@ (8003094 <HAL_GPIO_Init+0x24c>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d025      	beq.n	800306e <HAL_GPIO_Init+0x226>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a1c      	ldr	r2, [pc, #112]	@ (8003098 <HAL_GPIO_Init+0x250>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d01f      	beq.n	800306a <HAL_GPIO_Init+0x222>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a1b      	ldr	r2, [pc, #108]	@ (800309c <HAL_GPIO_Init+0x254>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d019      	beq.n	8003066 <HAL_GPIO_Init+0x21e>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a1a      	ldr	r2, [pc, #104]	@ (80030a0 <HAL_GPIO_Init+0x258>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d013      	beq.n	8003062 <HAL_GPIO_Init+0x21a>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a19      	ldr	r2, [pc, #100]	@ (80030a4 <HAL_GPIO_Init+0x25c>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d00d      	beq.n	800305e <HAL_GPIO_Init+0x216>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a18      	ldr	r2, [pc, #96]	@ (80030a8 <HAL_GPIO_Init+0x260>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d007      	beq.n	800305a <HAL_GPIO_Init+0x212>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a17      	ldr	r2, [pc, #92]	@ (80030ac <HAL_GPIO_Init+0x264>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d101      	bne.n	8003056 <HAL_GPIO_Init+0x20e>
 8003052:	2309      	movs	r3, #9
 8003054:	e02d      	b.n	80030b2 <HAL_GPIO_Init+0x26a>
 8003056:	230a      	movs	r3, #10
 8003058:	e02b      	b.n	80030b2 <HAL_GPIO_Init+0x26a>
 800305a:	2308      	movs	r3, #8
 800305c:	e029      	b.n	80030b2 <HAL_GPIO_Init+0x26a>
 800305e:	2307      	movs	r3, #7
 8003060:	e027      	b.n	80030b2 <HAL_GPIO_Init+0x26a>
 8003062:	2306      	movs	r3, #6
 8003064:	e025      	b.n	80030b2 <HAL_GPIO_Init+0x26a>
 8003066:	2305      	movs	r3, #5
 8003068:	e023      	b.n	80030b2 <HAL_GPIO_Init+0x26a>
 800306a:	2304      	movs	r3, #4
 800306c:	e021      	b.n	80030b2 <HAL_GPIO_Init+0x26a>
 800306e:	2303      	movs	r3, #3
 8003070:	e01f      	b.n	80030b2 <HAL_GPIO_Init+0x26a>
 8003072:	2302      	movs	r3, #2
 8003074:	e01d      	b.n	80030b2 <HAL_GPIO_Init+0x26a>
 8003076:	2301      	movs	r3, #1
 8003078:	e01b      	b.n	80030b2 <HAL_GPIO_Init+0x26a>
 800307a:	bf00      	nop
 800307c:	58000080 	.word	0x58000080
 8003080:	58024400 	.word	0x58024400
 8003084:	58000400 	.word	0x58000400
 8003088:	58020000 	.word	0x58020000
 800308c:	58020400 	.word	0x58020400
 8003090:	58020800 	.word	0x58020800
 8003094:	58020c00 	.word	0x58020c00
 8003098:	58021000 	.word	0x58021000
 800309c:	58021400 	.word	0x58021400
 80030a0:	58021800 	.word	0x58021800
 80030a4:	58021c00 	.word	0x58021c00
 80030a8:	58022000 	.word	0x58022000
 80030ac:	58022400 	.word	0x58022400
 80030b0:	2300      	movs	r3, #0
 80030b2:	69fa      	ldr	r2, [r7, #28]
 80030b4:	f002 0203 	and.w	r2, r2, #3
 80030b8:	0092      	lsls	r2, r2, #2
 80030ba:	4093      	lsls	r3, r2
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	4313      	orrs	r3, r2
 80030c0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030c2:	4938      	ldr	r1, [pc, #224]	@ (80031a4 <HAL_GPIO_Init+0x35c>)
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	089b      	lsrs	r3, r3, #2
 80030c8:	3302      	adds	r3, #2
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	43db      	mvns	r3, r3
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	4013      	ands	r3, r2
 80030e0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d003      	beq.n	80030f6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80030ee:	69ba      	ldr	r2, [r7, #24]
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80030f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80030fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	43db      	mvns	r3, r3
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	4013      	ands	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d003      	beq.n	8003124 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	4313      	orrs	r3, r2
 8003122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003124:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	43db      	mvns	r3, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	43db      	mvns	r3, r3
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	4013      	ands	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d003      	beq.n	800317a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	4313      	orrs	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	3301      	adds	r3, #1
 8003184:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	fa22 f303 	lsr.w	r3, r2, r3
 8003190:	2b00      	cmp	r3, #0
 8003192:	f47f ae63 	bne.w	8002e5c <HAL_GPIO_Init+0x14>
  }
}
 8003196:	bf00      	nop
 8003198:	bf00      	nop
 800319a:	3724      	adds	r7, #36	@ 0x24
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	58000400 	.word	0x58000400

080031a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	460b      	mov	r3, r1
 80031b2:	807b      	strh	r3, [r7, #2]
 80031b4:	4613      	mov	r3, r2
 80031b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031b8:	787b      	ldrb	r3, [r7, #1]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d003      	beq.n	80031c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031be:	887a      	ldrh	r2, [r7, #2]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80031c4:	e003      	b.n	80031ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80031c6:	887b      	ldrh	r3, [r7, #2]
 80031c8:	041a      	lsls	r2, r3, #16
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	619a      	str	r2, [r3, #24]
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
	...

080031dc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80031e4:	4b19      	ldr	r3, [pc, #100]	@ (800324c <HAL_PWREx_ConfigSupply+0x70>)
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	f003 0304 	and.w	r3, r3, #4
 80031ec:	2b04      	cmp	r3, #4
 80031ee:	d00a      	beq.n	8003206 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80031f0:	4b16      	ldr	r3, [pc, #88]	@ (800324c <HAL_PWREx_ConfigSupply+0x70>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	f003 0307 	and.w	r3, r3, #7
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d001      	beq.n	8003202 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e01f      	b.n	8003242 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003202:	2300      	movs	r3, #0
 8003204:	e01d      	b.n	8003242 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003206:	4b11      	ldr	r3, [pc, #68]	@ (800324c <HAL_PWREx_ConfigSupply+0x70>)
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	f023 0207 	bic.w	r2, r3, #7
 800320e:	490f      	ldr	r1, [pc, #60]	@ (800324c <HAL_PWREx_ConfigSupply+0x70>)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4313      	orrs	r3, r2
 8003214:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003216:	f7fe f8df 	bl	80013d8 <HAL_GetTick>
 800321a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800321c:	e009      	b.n	8003232 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800321e:	f7fe f8db 	bl	80013d8 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800322c:	d901      	bls.n	8003232 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e007      	b.n	8003242 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003232:	4b06      	ldr	r3, [pc, #24]	@ (800324c <HAL_PWREx_ConfigSupply+0x70>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800323a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800323e:	d1ee      	bne.n	800321e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	58024800 	.word	0x58024800

08003250 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b08c      	sub	sp, #48	@ 0x30
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d102      	bne.n	8003264 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	f000 bc48 	b.w	8003af4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0301 	and.w	r3, r3, #1
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 8088 	beq.w	8003382 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003272:	4b99      	ldr	r3, [pc, #612]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800327a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800327c:	4b96      	ldr	r3, [pc, #600]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 800327e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003280:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003284:	2b10      	cmp	r3, #16
 8003286:	d007      	beq.n	8003298 <HAL_RCC_OscConfig+0x48>
 8003288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800328a:	2b18      	cmp	r3, #24
 800328c:	d111      	bne.n	80032b2 <HAL_RCC_OscConfig+0x62>
 800328e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003290:	f003 0303 	and.w	r3, r3, #3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d10c      	bne.n	80032b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003298:	4b8f      	ldr	r3, [pc, #572]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d06d      	beq.n	8003380 <HAL_RCC_OscConfig+0x130>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d169      	bne.n	8003380 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	f000 bc21 	b.w	8003af4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032ba:	d106      	bne.n	80032ca <HAL_RCC_OscConfig+0x7a>
 80032bc:	4b86      	ldr	r3, [pc, #536]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a85      	ldr	r2, [pc, #532]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80032c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032c6:	6013      	str	r3, [r2, #0]
 80032c8:	e02e      	b.n	8003328 <HAL_RCC_OscConfig+0xd8>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10c      	bne.n	80032ec <HAL_RCC_OscConfig+0x9c>
 80032d2:	4b81      	ldr	r3, [pc, #516]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a80      	ldr	r2, [pc, #512]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80032d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032dc:	6013      	str	r3, [r2, #0]
 80032de:	4b7e      	ldr	r3, [pc, #504]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a7d      	ldr	r2, [pc, #500]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80032e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032e8:	6013      	str	r3, [r2, #0]
 80032ea:	e01d      	b.n	8003328 <HAL_RCC_OscConfig+0xd8>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032f4:	d10c      	bne.n	8003310 <HAL_RCC_OscConfig+0xc0>
 80032f6:	4b78      	ldr	r3, [pc, #480]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a77      	ldr	r2, [pc, #476]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80032fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003300:	6013      	str	r3, [r2, #0]
 8003302:	4b75      	ldr	r3, [pc, #468]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a74      	ldr	r2, [pc, #464]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003308:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800330c:	6013      	str	r3, [r2, #0]
 800330e:	e00b      	b.n	8003328 <HAL_RCC_OscConfig+0xd8>
 8003310:	4b71      	ldr	r3, [pc, #452]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a70      	ldr	r2, [pc, #448]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003316:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800331a:	6013      	str	r3, [r2, #0]
 800331c:	4b6e      	ldr	r3, [pc, #440]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a6d      	ldr	r2, [pc, #436]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003322:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003326:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d013      	beq.n	8003358 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003330:	f7fe f852 	bl	80013d8 <HAL_GetTick>
 8003334:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003338:	f7fe f84e 	bl	80013d8 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b64      	cmp	r3, #100	@ 0x64
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e3d4      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800334a:	4b63      	ldr	r3, [pc, #396]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d0f0      	beq.n	8003338 <HAL_RCC_OscConfig+0xe8>
 8003356:	e014      	b.n	8003382 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003358:	f7fe f83e 	bl	80013d8 <HAL_GetTick>
 800335c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003360:	f7fe f83a 	bl	80013d8 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b64      	cmp	r3, #100	@ 0x64
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e3c0      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003372:	4b59      	ldr	r3, [pc, #356]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1f0      	bne.n	8003360 <HAL_RCC_OscConfig+0x110>
 800337e:	e000      	b.n	8003382 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003380:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	f000 80ca 	beq.w	8003524 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003390:	4b51      	ldr	r3, [pc, #324]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003398:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800339a:	4b4f      	ldr	r3, [pc, #316]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 800339c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80033a0:	6a3b      	ldr	r3, [r7, #32]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d007      	beq.n	80033b6 <HAL_RCC_OscConfig+0x166>
 80033a6:	6a3b      	ldr	r3, [r7, #32]
 80033a8:	2b18      	cmp	r3, #24
 80033aa:	d156      	bne.n	800345a <HAL_RCC_OscConfig+0x20a>
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	f003 0303 	and.w	r3, r3, #3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d151      	bne.n	800345a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033b6:	4b48      	ldr	r3, [pc, #288]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0304 	and.w	r3, r3, #4
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d005      	beq.n	80033ce <HAL_RCC_OscConfig+0x17e>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e392      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80033ce:	4b42      	ldr	r3, [pc, #264]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f023 0219 	bic.w	r2, r3, #25
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	493f      	ldr	r1, [pc, #252]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80033dc:	4313      	orrs	r3, r2
 80033de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e0:	f7fd fffa 	bl	80013d8 <HAL_GetTick>
 80033e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033e8:	f7fd fff6 	bl	80013d8 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e37c      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80033fa:	4b37      	ldr	r3, [pc, #220]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0f0      	beq.n	80033e8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003406:	f7fd fff3 	bl	80013f0 <HAL_GetREVID>
 800340a:	4603      	mov	r3, r0
 800340c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003410:	4293      	cmp	r3, r2
 8003412:	d817      	bhi.n	8003444 <HAL_RCC_OscConfig+0x1f4>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	691b      	ldr	r3, [r3, #16]
 8003418:	2b40      	cmp	r3, #64	@ 0x40
 800341a:	d108      	bne.n	800342e <HAL_RCC_OscConfig+0x1de>
 800341c:	4b2e      	ldr	r3, [pc, #184]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003424:	4a2c      	ldr	r2, [pc, #176]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003426:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800342a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800342c:	e07a      	b.n	8003524 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800342e:	4b2a      	ldr	r3, [pc, #168]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	031b      	lsls	r3, r3, #12
 800343c:	4926      	ldr	r1, [pc, #152]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 800343e:	4313      	orrs	r3, r2
 8003440:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003442:	e06f      	b.n	8003524 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003444:	4b24      	ldr	r3, [pc, #144]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	061b      	lsls	r3, r3, #24
 8003452:	4921      	ldr	r1, [pc, #132]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003454:	4313      	orrs	r3, r2
 8003456:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003458:	e064      	b.n	8003524 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d047      	beq.n	80034f2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003462:	4b1d      	ldr	r3, [pc, #116]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f023 0219 	bic.w	r2, r3, #25
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	491a      	ldr	r1, [pc, #104]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003470:	4313      	orrs	r3, r2
 8003472:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003474:	f7fd ffb0 	bl	80013d8 <HAL_GetTick>
 8003478:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800347c:	f7fd ffac 	bl	80013d8 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b02      	cmp	r3, #2
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e332      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800348e:	4b12      	ldr	r3, [pc, #72]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0304 	and.w	r3, r3, #4
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0f0      	beq.n	800347c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800349a:	f7fd ffa9 	bl	80013f0 <HAL_GetREVID>
 800349e:	4603      	mov	r3, r0
 80034a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d819      	bhi.n	80034dc <HAL_RCC_OscConfig+0x28c>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	2b40      	cmp	r3, #64	@ 0x40
 80034ae:	d108      	bne.n	80034c2 <HAL_RCC_OscConfig+0x272>
 80034b0:	4b09      	ldr	r3, [pc, #36]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80034b8:	4a07      	ldr	r2, [pc, #28]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80034ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034be:	6053      	str	r3, [r2, #4]
 80034c0:	e030      	b.n	8003524 <HAL_RCC_OscConfig+0x2d4>
 80034c2:	4b05      	ldr	r3, [pc, #20]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	031b      	lsls	r3, r3, #12
 80034d0:	4901      	ldr	r1, [pc, #4]	@ (80034d8 <HAL_RCC_OscConfig+0x288>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	604b      	str	r3, [r1, #4]
 80034d6:	e025      	b.n	8003524 <HAL_RCC_OscConfig+0x2d4>
 80034d8:	58024400 	.word	0x58024400
 80034dc:	4b9a      	ldr	r3, [pc, #616]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	691b      	ldr	r3, [r3, #16]
 80034e8:	061b      	lsls	r3, r3, #24
 80034ea:	4997      	ldr	r1, [pc, #604]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	604b      	str	r3, [r1, #4]
 80034f0:	e018      	b.n	8003524 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034f2:	4b95      	ldr	r3, [pc, #596]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a94      	ldr	r2, [pc, #592]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80034f8:	f023 0301 	bic.w	r3, r3, #1
 80034fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034fe:	f7fd ff6b 	bl	80013d8 <HAL_GetTick>
 8003502:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003504:	e008      	b.n	8003518 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003506:	f7fd ff67 	bl	80013d8 <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	2b02      	cmp	r3, #2
 8003512:	d901      	bls.n	8003518 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e2ed      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003518:	4b8b      	ldr	r3, [pc, #556]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0304 	and.w	r3, r3, #4
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1f0      	bne.n	8003506 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0310 	and.w	r3, r3, #16
 800352c:	2b00      	cmp	r3, #0
 800352e:	f000 80a9 	beq.w	8003684 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003532:	4b85      	ldr	r3, [pc, #532]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800353a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800353c:	4b82      	ldr	r3, [pc, #520]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800353e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003540:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	2b08      	cmp	r3, #8
 8003546:	d007      	beq.n	8003558 <HAL_RCC_OscConfig+0x308>
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	2b18      	cmp	r3, #24
 800354c:	d13a      	bne.n	80035c4 <HAL_RCC_OscConfig+0x374>
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	f003 0303 	and.w	r3, r3, #3
 8003554:	2b01      	cmp	r3, #1
 8003556:	d135      	bne.n	80035c4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003558:	4b7b      	ldr	r3, [pc, #492]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003560:	2b00      	cmp	r3, #0
 8003562:	d005      	beq.n	8003570 <HAL_RCC_OscConfig+0x320>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	69db      	ldr	r3, [r3, #28]
 8003568:	2b80      	cmp	r3, #128	@ 0x80
 800356a:	d001      	beq.n	8003570 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e2c1      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003570:	f7fd ff3e 	bl	80013f0 <HAL_GetREVID>
 8003574:	4603      	mov	r3, r0
 8003576:	f241 0203 	movw	r2, #4099	@ 0x1003
 800357a:	4293      	cmp	r3, r2
 800357c:	d817      	bhi.n	80035ae <HAL_RCC_OscConfig+0x35e>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	2b20      	cmp	r3, #32
 8003584:	d108      	bne.n	8003598 <HAL_RCC_OscConfig+0x348>
 8003586:	4b70      	ldr	r3, [pc, #448]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800358e:	4a6e      	ldr	r2, [pc, #440]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 8003590:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003594:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003596:	e075      	b.n	8003684 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003598:	4b6b      	ldr	r3, [pc, #428]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a1b      	ldr	r3, [r3, #32]
 80035a4:	069b      	lsls	r3, r3, #26
 80035a6:	4968      	ldr	r1, [pc, #416]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80035ac:	e06a      	b.n	8003684 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80035ae:	4b66      	ldr	r3, [pc, #408]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	061b      	lsls	r3, r3, #24
 80035bc:	4962      	ldr	r1, [pc, #392]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80035c2:	e05f      	b.n	8003684 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	69db      	ldr	r3, [r3, #28]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d042      	beq.n	8003652 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80035cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a5d      	ldr	r2, [pc, #372]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80035d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d8:	f7fd fefe 	bl	80013d8 <HAL_GetTick>
 80035dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80035e0:	f7fd fefa 	bl	80013d8 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e280      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035f2:	4b55      	ldr	r3, [pc, #340]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d0f0      	beq.n	80035e0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80035fe:	f7fd fef7 	bl	80013f0 <HAL_GetREVID>
 8003602:	4603      	mov	r3, r0
 8003604:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003608:	4293      	cmp	r3, r2
 800360a:	d817      	bhi.n	800363c <HAL_RCC_OscConfig+0x3ec>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a1b      	ldr	r3, [r3, #32]
 8003610:	2b20      	cmp	r3, #32
 8003612:	d108      	bne.n	8003626 <HAL_RCC_OscConfig+0x3d6>
 8003614:	4b4c      	ldr	r3, [pc, #304]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800361c:	4a4a      	ldr	r2, [pc, #296]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800361e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003622:	6053      	str	r3, [r2, #4]
 8003624:	e02e      	b.n	8003684 <HAL_RCC_OscConfig+0x434>
 8003626:	4b48      	ldr	r3, [pc, #288]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a1b      	ldr	r3, [r3, #32]
 8003632:	069b      	lsls	r3, r3, #26
 8003634:	4944      	ldr	r1, [pc, #272]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 8003636:	4313      	orrs	r3, r2
 8003638:	604b      	str	r3, [r1, #4]
 800363a:	e023      	b.n	8003684 <HAL_RCC_OscConfig+0x434>
 800363c:	4b42      	ldr	r3, [pc, #264]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	061b      	lsls	r3, r3, #24
 800364a:	493f      	ldr	r1, [pc, #252]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800364c:	4313      	orrs	r3, r2
 800364e:	60cb      	str	r3, [r1, #12]
 8003650:	e018      	b.n	8003684 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003652:	4b3d      	ldr	r3, [pc, #244]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a3c      	ldr	r2, [pc, #240]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 8003658:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800365c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800365e:	f7fd febb 	bl	80013d8 <HAL_GetTick>
 8003662:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003664:	e008      	b.n	8003678 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003666:	f7fd feb7 	bl	80013d8 <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	2b02      	cmp	r3, #2
 8003672:	d901      	bls.n	8003678 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e23d      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003678:	4b33      	ldr	r3, [pc, #204]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003680:	2b00      	cmp	r3, #0
 8003682:	d1f0      	bne.n	8003666 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0308 	and.w	r3, r3, #8
 800368c:	2b00      	cmp	r3, #0
 800368e:	d036      	beq.n	80036fe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d019      	beq.n	80036cc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003698:	4b2b      	ldr	r3, [pc, #172]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800369a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800369c:	4a2a      	ldr	r2, [pc, #168]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800369e:	f043 0301 	orr.w	r3, r3, #1
 80036a2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036a4:	f7fd fe98 	bl	80013d8 <HAL_GetTick>
 80036a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036ac:	f7fd fe94 	bl	80013d8 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e21a      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80036be:	4b22      	ldr	r3, [pc, #136]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80036c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d0f0      	beq.n	80036ac <HAL_RCC_OscConfig+0x45c>
 80036ca:	e018      	b.n	80036fe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036cc:	4b1e      	ldr	r3, [pc, #120]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80036ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80036d2:	f023 0301 	bic.w	r3, r3, #1
 80036d6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d8:	f7fd fe7e 	bl	80013d8 <HAL_GetTick>
 80036dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80036de:	e008      	b.n	80036f2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036e0:	f7fd fe7a 	bl	80013d8 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e200      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80036f2:	4b15      	ldr	r3, [pc, #84]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 80036f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1f0      	bne.n	80036e0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0320 	and.w	r3, r3, #32
 8003706:	2b00      	cmp	r3, #0
 8003708:	d039      	beq.n	800377e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d01c      	beq.n	800374c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003712:	4b0d      	ldr	r3, [pc, #52]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a0c      	ldr	r2, [pc, #48]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 8003718:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800371c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800371e:	f7fd fe5b 	bl	80013d8 <HAL_GetTick>
 8003722:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003724:	e008      	b.n	8003738 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003726:	f7fd fe57 	bl	80013d8 <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d901      	bls.n	8003738 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e1dd      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003738:	4b03      	ldr	r3, [pc, #12]	@ (8003748 <HAL_RCC_OscConfig+0x4f8>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d0f0      	beq.n	8003726 <HAL_RCC_OscConfig+0x4d6>
 8003744:	e01b      	b.n	800377e <HAL_RCC_OscConfig+0x52e>
 8003746:	bf00      	nop
 8003748:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800374c:	4b9b      	ldr	r3, [pc, #620]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a9a      	ldr	r2, [pc, #616]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003752:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003756:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003758:	f7fd fe3e 	bl	80013d8 <HAL_GetTick>
 800375c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800375e:	e008      	b.n	8003772 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003760:	f7fd fe3a 	bl	80013d8 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b02      	cmp	r3, #2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e1c0      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003772:	4b92      	ldr	r3, [pc, #584]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1f0      	bne.n	8003760 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0304 	and.w	r3, r3, #4
 8003786:	2b00      	cmp	r3, #0
 8003788:	f000 8081 	beq.w	800388e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800378c:	4b8c      	ldr	r3, [pc, #560]	@ (80039c0 <HAL_RCC_OscConfig+0x770>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a8b      	ldr	r2, [pc, #556]	@ (80039c0 <HAL_RCC_OscConfig+0x770>)
 8003792:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003796:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003798:	f7fd fe1e 	bl	80013d8 <HAL_GetTick>
 800379c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800379e:	e008      	b.n	80037b2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a0:	f7fd fe1a 	bl	80013d8 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	2b64      	cmp	r3, #100	@ 0x64
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e1a0      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80037b2:	4b83      	ldr	r3, [pc, #524]	@ (80039c0 <HAL_RCC_OscConfig+0x770>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d0f0      	beq.n	80037a0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d106      	bne.n	80037d4 <HAL_RCC_OscConfig+0x584>
 80037c6:	4b7d      	ldr	r3, [pc, #500]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80037c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ca:	4a7c      	ldr	r2, [pc, #496]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80037cc:	f043 0301 	orr.w	r3, r3, #1
 80037d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80037d2:	e02d      	b.n	8003830 <HAL_RCC_OscConfig+0x5e0>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10c      	bne.n	80037f6 <HAL_RCC_OscConfig+0x5a6>
 80037dc:	4b77      	ldr	r3, [pc, #476]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80037de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e0:	4a76      	ldr	r2, [pc, #472]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80037e2:	f023 0301 	bic.w	r3, r3, #1
 80037e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037e8:	4b74      	ldr	r3, [pc, #464]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80037ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ec:	4a73      	ldr	r2, [pc, #460]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80037ee:	f023 0304 	bic.w	r3, r3, #4
 80037f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80037f4:	e01c      	b.n	8003830 <HAL_RCC_OscConfig+0x5e0>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	2b05      	cmp	r3, #5
 80037fc:	d10c      	bne.n	8003818 <HAL_RCC_OscConfig+0x5c8>
 80037fe:	4b6f      	ldr	r3, [pc, #444]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003802:	4a6e      	ldr	r2, [pc, #440]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003804:	f043 0304 	orr.w	r3, r3, #4
 8003808:	6713      	str	r3, [r2, #112]	@ 0x70
 800380a:	4b6c      	ldr	r3, [pc, #432]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 800380c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800380e:	4a6b      	ldr	r2, [pc, #428]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	6713      	str	r3, [r2, #112]	@ 0x70
 8003816:	e00b      	b.n	8003830 <HAL_RCC_OscConfig+0x5e0>
 8003818:	4b68      	ldr	r3, [pc, #416]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 800381a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800381c:	4a67      	ldr	r2, [pc, #412]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 800381e:	f023 0301 	bic.w	r3, r3, #1
 8003822:	6713      	str	r3, [r2, #112]	@ 0x70
 8003824:	4b65      	ldr	r3, [pc, #404]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003828:	4a64      	ldr	r2, [pc, #400]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 800382a:	f023 0304 	bic.w	r3, r3, #4
 800382e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d015      	beq.n	8003864 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003838:	f7fd fdce 	bl	80013d8 <HAL_GetTick>
 800383c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800383e:	e00a      	b.n	8003856 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003840:	f7fd fdca 	bl	80013d8 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800384e:	4293      	cmp	r3, r2
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e14e      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003856:	4b59      	ldr	r3, [pc, #356]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d0ee      	beq.n	8003840 <HAL_RCC_OscConfig+0x5f0>
 8003862:	e014      	b.n	800388e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003864:	f7fd fdb8 	bl	80013d8 <HAL_GetTick>
 8003868:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800386a:	e00a      	b.n	8003882 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800386c:	f7fd fdb4 	bl	80013d8 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800387a:	4293      	cmp	r3, r2
 800387c:	d901      	bls.n	8003882 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e138      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003882:	4b4e      	ldr	r3, [pc, #312]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1ee      	bne.n	800386c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003892:	2b00      	cmp	r3, #0
 8003894:	f000 812d 	beq.w	8003af2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003898:	4b48      	ldr	r3, [pc, #288]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038a0:	2b18      	cmp	r3, #24
 80038a2:	f000 80bd 	beq.w	8003a20 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	f040 809e 	bne.w	80039ec <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b0:	4b42      	ldr	r3, [pc, #264]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a41      	ldr	r2, [pc, #260]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80038b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038bc:	f7fd fd8c 	bl	80013d8 <HAL_GetTick>
 80038c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038c2:	e008      	b.n	80038d6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c4:	f7fd fd88 	bl	80013d8 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d901      	bls.n	80038d6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e10e      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038d6:	4b39      	ldr	r3, [pc, #228]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1f0      	bne.n	80038c4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038e2:	4b36      	ldr	r3, [pc, #216]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80038e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038e6:	4b37      	ldr	r3, [pc, #220]	@ (80039c4 <HAL_RCC_OscConfig+0x774>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80038f2:	0112      	lsls	r2, r2, #4
 80038f4:	430a      	orrs	r2, r1
 80038f6:	4931      	ldr	r1, [pc, #196]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	628b      	str	r3, [r1, #40]	@ 0x28
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003900:	3b01      	subs	r3, #1
 8003902:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800390a:	3b01      	subs	r3, #1
 800390c:	025b      	lsls	r3, r3, #9
 800390e:	b29b      	uxth	r3, r3
 8003910:	431a      	orrs	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003916:	3b01      	subs	r3, #1
 8003918:	041b      	lsls	r3, r3, #16
 800391a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800391e:	431a      	orrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003924:	3b01      	subs	r3, #1
 8003926:	061b      	lsls	r3, r3, #24
 8003928:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800392c:	4923      	ldr	r1, [pc, #140]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 800392e:	4313      	orrs	r3, r2
 8003930:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003932:	4b22      	ldr	r3, [pc, #136]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003936:	4a21      	ldr	r2, [pc, #132]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003938:	f023 0301 	bic.w	r3, r3, #1
 800393c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800393e:	4b1f      	ldr	r3, [pc, #124]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003940:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003942:	4b21      	ldr	r3, [pc, #132]	@ (80039c8 <HAL_RCC_OscConfig+0x778>)
 8003944:	4013      	ands	r3, r2
 8003946:	687a      	ldr	r2, [r7, #4]
 8003948:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800394a:	00d2      	lsls	r2, r2, #3
 800394c:	491b      	ldr	r1, [pc, #108]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 800394e:	4313      	orrs	r3, r2
 8003950:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003952:	4b1a      	ldr	r3, [pc, #104]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003956:	f023 020c 	bic.w	r2, r3, #12
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	4917      	ldr	r1, [pc, #92]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003960:	4313      	orrs	r3, r2
 8003962:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003964:	4b15      	ldr	r3, [pc, #84]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003968:	f023 0202 	bic.w	r2, r3, #2
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003970:	4912      	ldr	r1, [pc, #72]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003972:	4313      	orrs	r3, r2
 8003974:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003976:	4b11      	ldr	r3, [pc, #68]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800397a:	4a10      	ldr	r2, [pc, #64]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 800397c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003980:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003982:	4b0e      	ldr	r3, [pc, #56]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003986:	4a0d      	ldr	r2, [pc, #52]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003988:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800398c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800398e:	4b0b      	ldr	r3, [pc, #44]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003992:	4a0a      	ldr	r2, [pc, #40]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 8003994:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003998:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800399a:	4b08      	ldr	r3, [pc, #32]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 800399c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800399e:	4a07      	ldr	r2, [pc, #28]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80039a0:	f043 0301 	orr.w	r3, r3, #1
 80039a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039a6:	4b05      	ldr	r3, [pc, #20]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a04      	ldr	r2, [pc, #16]	@ (80039bc <HAL_RCC_OscConfig+0x76c>)
 80039ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b2:	f7fd fd11 	bl	80013d8 <HAL_GetTick>
 80039b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039b8:	e011      	b.n	80039de <HAL_RCC_OscConfig+0x78e>
 80039ba:	bf00      	nop
 80039bc:	58024400 	.word	0x58024400
 80039c0:	58024800 	.word	0x58024800
 80039c4:	fffffc0c 	.word	0xfffffc0c
 80039c8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039cc:	f7fd fd04 	bl	80013d8 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e08a      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039de:	4b47      	ldr	r3, [pc, #284]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0f0      	beq.n	80039cc <HAL_RCC_OscConfig+0x77c>
 80039ea:	e082      	b.n	8003af2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ec:	4b43      	ldr	r3, [pc, #268]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a42      	ldr	r2, [pc, #264]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 80039f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f8:	f7fd fcee 	bl	80013d8 <HAL_GetTick>
 80039fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a00:	f7fd fcea 	bl	80013d8 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e070      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003a12:	4b3a      	ldr	r3, [pc, #232]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1f0      	bne.n	8003a00 <HAL_RCC_OscConfig+0x7b0>
 8003a1e:	e068      	b.n	8003af2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003a20:	4b36      	ldr	r3, [pc, #216]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 8003a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a24:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003a26:	4b35      	ldr	r3, [pc, #212]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d031      	beq.n	8003a98 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	f003 0203 	and.w	r2, r3, #3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d12a      	bne.n	8003a98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	091b      	lsrs	r3, r3, #4
 8003a46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d122      	bne.n	8003a98 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d11a      	bne.n	8003a98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	0a5b      	lsrs	r3, r3, #9
 8003a66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a6e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d111      	bne.n	8003a98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	0c1b      	lsrs	r3, r3, #16
 8003a78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a80:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d108      	bne.n	8003a98 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	0e1b      	lsrs	r3, r3, #24
 8003a8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a92:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d001      	beq.n	8003a9c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e02b      	b.n	8003af4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003a9c:	4b17      	ldr	r3, [pc, #92]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 8003a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aa0:	08db      	lsrs	r3, r3, #3
 8003aa2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003aa6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d01f      	beq.n	8003af2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003ab2:	4b12      	ldr	r3, [pc, #72]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 8003ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab6:	4a11      	ldr	r2, [pc, #68]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 8003ab8:	f023 0301 	bic.w	r3, r3, #1
 8003abc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003abe:	f7fd fc8b 	bl	80013d8 <HAL_GetTick>
 8003ac2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003ac4:	bf00      	nop
 8003ac6:	f7fd fc87 	bl	80013d8 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d0f9      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 8003ad4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8003b00 <HAL_RCC_OscConfig+0x8b0>)
 8003ad8:	4013      	ands	r3, r2
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003ade:	00d2      	lsls	r2, r2, #3
 8003ae0:	4906      	ldr	r1, [pc, #24]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003ae6:	4b05      	ldr	r3, [pc, #20]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 8003ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aea:	4a04      	ldr	r2, [pc, #16]	@ (8003afc <HAL_RCC_OscConfig+0x8ac>)
 8003aec:	f043 0301 	orr.w	r3, r3, #1
 8003af0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3730      	adds	r7, #48	@ 0x30
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	58024400 	.word	0x58024400
 8003b00:	ffff0007 	.word	0xffff0007

08003b04 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d101      	bne.n	8003b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e19c      	b.n	8003e52 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b18:	4b8a      	ldr	r3, [pc, #552]	@ (8003d44 <HAL_RCC_ClockConfig+0x240>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 030f 	and.w	r3, r3, #15
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d910      	bls.n	8003b48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b26:	4b87      	ldr	r3, [pc, #540]	@ (8003d44 <HAL_RCC_ClockConfig+0x240>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f023 020f 	bic.w	r2, r3, #15
 8003b2e:	4985      	ldr	r1, [pc, #532]	@ (8003d44 <HAL_RCC_ClockConfig+0x240>)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b36:	4b83      	ldr	r3, [pc, #524]	@ (8003d44 <HAL_RCC_ClockConfig+0x240>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d001      	beq.n	8003b48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e184      	b.n	8003e52 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0304 	and.w	r3, r3, #4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d010      	beq.n	8003b76 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	691a      	ldr	r2, [r3, #16]
 8003b58:	4b7b      	ldr	r3, [pc, #492]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d908      	bls.n	8003b76 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003b64:	4b78      	ldr	r3, [pc, #480]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	4975      	ldr	r1, [pc, #468]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0308 	and.w	r3, r3, #8
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d010      	beq.n	8003ba4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	695a      	ldr	r2, [r3, #20]
 8003b86:	4b70      	ldr	r3, [pc, #448]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d908      	bls.n	8003ba4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003b92:	4b6d      	ldr	r3, [pc, #436]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003b94:	69db      	ldr	r3, [r3, #28]
 8003b96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	496a      	ldr	r1, [pc, #424]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0310 	and.w	r3, r3, #16
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d010      	beq.n	8003bd2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	699a      	ldr	r2, [r3, #24]
 8003bb4:	4b64      	ldr	r3, [pc, #400]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003bb6:	69db      	ldr	r3, [r3, #28]
 8003bb8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d908      	bls.n	8003bd2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003bc0:	4b61      	ldr	r3, [pc, #388]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003bc2:	69db      	ldr	r3, [r3, #28]
 8003bc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	495e      	ldr	r1, [pc, #376]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0320 	and.w	r3, r3, #32
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d010      	beq.n	8003c00 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	69da      	ldr	r2, [r3, #28]
 8003be2:	4b59      	ldr	r3, [pc, #356]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d908      	bls.n	8003c00 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003bee:	4b56      	ldr	r3, [pc, #344]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	4953      	ldr	r1, [pc, #332]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d010      	beq.n	8003c2e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	68da      	ldr	r2, [r3, #12]
 8003c10:	4b4d      	ldr	r3, [pc, #308]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	f003 030f 	and.w	r3, r3, #15
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d908      	bls.n	8003c2e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c1c:	4b4a      	ldr	r3, [pc, #296]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	f023 020f 	bic.w	r2, r3, #15
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	4947      	ldr	r1, [pc, #284]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d055      	beq.n	8003ce6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003c3a:	4b43      	ldr	r3, [pc, #268]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	4940      	ldr	r1, [pc, #256]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d107      	bne.n	8003c64 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c54:	4b3c      	ldr	r3, [pc, #240]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d121      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e0f6      	b.n	8003e52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	2b03      	cmp	r3, #3
 8003c6a:	d107      	bne.n	8003c7c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c6c:	4b36      	ldr	r3, [pc, #216]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d115      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e0ea      	b.n	8003e52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d107      	bne.n	8003c94 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c84:	4b30      	ldr	r3, [pc, #192]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d109      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e0de      	b.n	8003e52 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c94:	4b2c      	ldr	r3, [pc, #176]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d101      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e0d6      	b.n	8003e52 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ca4:	4b28      	ldr	r3, [pc, #160]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	f023 0207 	bic.w	r2, r3, #7
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	4925      	ldr	r1, [pc, #148]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cb6:	f7fd fb8f 	bl	80013d8 <HAL_GetTick>
 8003cba:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cbc:	e00a      	b.n	8003cd4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cbe:	f7fd fb8b 	bl	80013d8 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d901      	bls.n	8003cd4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e0be      	b.n	8003e52 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cd4:	4b1c      	ldr	r3, [pc, #112]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	00db      	lsls	r3, r3, #3
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d1eb      	bne.n	8003cbe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d010      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	4b14      	ldr	r3, [pc, #80]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	f003 030f 	and.w	r3, r3, #15
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d208      	bcs.n	8003d14 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d02:	4b11      	ldr	r3, [pc, #68]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	f023 020f 	bic.w	r2, r3, #15
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	490e      	ldr	r1, [pc, #56]	@ (8003d48 <HAL_RCC_ClockConfig+0x244>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d14:	4b0b      	ldr	r3, [pc, #44]	@ (8003d44 <HAL_RCC_ClockConfig+0x240>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 030f 	and.w	r3, r3, #15
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d214      	bcs.n	8003d4c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d22:	4b08      	ldr	r3, [pc, #32]	@ (8003d44 <HAL_RCC_ClockConfig+0x240>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f023 020f 	bic.w	r2, r3, #15
 8003d2a:	4906      	ldr	r1, [pc, #24]	@ (8003d44 <HAL_RCC_ClockConfig+0x240>)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d32:	4b04      	ldr	r3, [pc, #16]	@ (8003d44 <HAL_RCC_ClockConfig+0x240>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d005      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e086      	b.n	8003e52 <HAL_RCC_ClockConfig+0x34e>
 8003d44:	52002000 	.word	0x52002000
 8003d48:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d010      	beq.n	8003d7a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	691a      	ldr	r2, [r3, #16]
 8003d5c:	4b3f      	ldr	r3, [pc, #252]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d208      	bcs.n	8003d7a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003d68:	4b3c      	ldr	r3, [pc, #240]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	4939      	ldr	r1, [pc, #228]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0308 	and.w	r3, r3, #8
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d010      	beq.n	8003da8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	695a      	ldr	r2, [r3, #20]
 8003d8a:	4b34      	ldr	r3, [pc, #208]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d208      	bcs.n	8003da8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003d96:	4b31      	ldr	r3, [pc, #196]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	492e      	ldr	r1, [pc, #184]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0310 	and.w	r3, r3, #16
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d010      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	699a      	ldr	r2, [r3, #24]
 8003db8:	4b28      	ldr	r3, [pc, #160]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d208      	bcs.n	8003dd6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003dc4:	4b25      	ldr	r3, [pc, #148]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	4922      	ldr	r1, [pc, #136]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d010      	beq.n	8003e04 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	69da      	ldr	r2, [r3, #28]
 8003de6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d208      	bcs.n	8003e04 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003df2:	4b1a      	ldr	r3, [pc, #104]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	4917      	ldr	r1, [pc, #92]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003e04:	f000 f834 	bl	8003e70 <HAL_RCC_GetSysClockFreq>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	4b14      	ldr	r3, [pc, #80]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	0a1b      	lsrs	r3, r3, #8
 8003e10:	f003 030f 	and.w	r3, r3, #15
 8003e14:	4912      	ldr	r1, [pc, #72]	@ (8003e60 <HAL_RCC_ClockConfig+0x35c>)
 8003e16:	5ccb      	ldrb	r3, [r1, r3]
 8003e18:	f003 031f 	and.w	r3, r3, #31
 8003e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8003e20:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e22:	4b0e      	ldr	r3, [pc, #56]	@ (8003e5c <HAL_RCC_ClockConfig+0x358>)
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	f003 030f 	and.w	r3, r3, #15
 8003e2a:	4a0d      	ldr	r2, [pc, #52]	@ (8003e60 <HAL_RCC_ClockConfig+0x35c>)
 8003e2c:	5cd3      	ldrb	r3, [r2, r3]
 8003e2e:	f003 031f 	and.w	r3, r3, #31
 8003e32:	693a      	ldr	r2, [r7, #16]
 8003e34:	fa22 f303 	lsr.w	r3, r2, r3
 8003e38:	4a0a      	ldr	r2, [pc, #40]	@ (8003e64 <HAL_RCC_ClockConfig+0x360>)
 8003e3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003e68 <HAL_RCC_ClockConfig+0x364>)
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003e42:	4b0a      	ldr	r3, [pc, #40]	@ (8003e6c <HAL_RCC_ClockConfig+0x368>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7fd fa7c 	bl	8001344 <HAL_InitTick>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3718      	adds	r7, #24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	58024400 	.word	0x58024400
 8003e60:	08007f7c 	.word	0x08007f7c
 8003e64:	24000004 	.word	0x24000004
 8003e68:	24000000 	.word	0x24000000
 8003e6c:	24000008 	.word	0x24000008

08003e70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b089      	sub	sp, #36	@ 0x24
 8003e74:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e76:	4bb3      	ldr	r3, [pc, #716]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e7e:	2b18      	cmp	r3, #24
 8003e80:	f200 8155 	bhi.w	800412e <HAL_RCC_GetSysClockFreq+0x2be>
 8003e84:	a201      	add	r2, pc, #4	@ (adr r2, 8003e8c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e8a:	bf00      	nop
 8003e8c:	08003ef1 	.word	0x08003ef1
 8003e90:	0800412f 	.word	0x0800412f
 8003e94:	0800412f 	.word	0x0800412f
 8003e98:	0800412f 	.word	0x0800412f
 8003e9c:	0800412f 	.word	0x0800412f
 8003ea0:	0800412f 	.word	0x0800412f
 8003ea4:	0800412f 	.word	0x0800412f
 8003ea8:	0800412f 	.word	0x0800412f
 8003eac:	08003f17 	.word	0x08003f17
 8003eb0:	0800412f 	.word	0x0800412f
 8003eb4:	0800412f 	.word	0x0800412f
 8003eb8:	0800412f 	.word	0x0800412f
 8003ebc:	0800412f 	.word	0x0800412f
 8003ec0:	0800412f 	.word	0x0800412f
 8003ec4:	0800412f 	.word	0x0800412f
 8003ec8:	0800412f 	.word	0x0800412f
 8003ecc:	08003f1d 	.word	0x08003f1d
 8003ed0:	0800412f 	.word	0x0800412f
 8003ed4:	0800412f 	.word	0x0800412f
 8003ed8:	0800412f 	.word	0x0800412f
 8003edc:	0800412f 	.word	0x0800412f
 8003ee0:	0800412f 	.word	0x0800412f
 8003ee4:	0800412f 	.word	0x0800412f
 8003ee8:	0800412f 	.word	0x0800412f
 8003eec:	08003f23 	.word	0x08003f23
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ef0:	4b94      	ldr	r3, [pc, #592]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0320 	and.w	r3, r3, #32
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d009      	beq.n	8003f10 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003efc:	4b91      	ldr	r3, [pc, #580]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	08db      	lsrs	r3, r3, #3
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	4a90      	ldr	r2, [pc, #576]	@ (8004148 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f08:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003f0e:	e111      	b.n	8004134 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003f10:	4b8d      	ldr	r3, [pc, #564]	@ (8004148 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f12:	61bb      	str	r3, [r7, #24]
      break;
 8003f14:	e10e      	b.n	8004134 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003f16:	4b8d      	ldr	r3, [pc, #564]	@ (800414c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003f18:	61bb      	str	r3, [r7, #24]
      break;
 8003f1a:	e10b      	b.n	8004134 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003f1c:	4b8c      	ldr	r3, [pc, #560]	@ (8004150 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003f1e:	61bb      	str	r3, [r7, #24]
      break;
 8003f20:	e108      	b.n	8004134 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f22:	4b88      	ldr	r3, [pc, #544]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f26:	f003 0303 	and.w	r3, r3, #3
 8003f2a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003f2c:	4b85      	ldr	r3, [pc, #532]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f30:	091b      	lsrs	r3, r3, #4
 8003f32:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f36:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003f38:	4b82      	ldr	r3, [pc, #520]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003f42:	4b80      	ldr	r3, [pc, #512]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f46:	08db      	lsrs	r3, r3, #3
 8003f48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	fb02 f303 	mul.w	r3, r2, r3
 8003f52:	ee07 3a90 	vmov	s15, r3
 8003f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f5a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	f000 80e1 	beq.w	8004128 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	f000 8083 	beq.w	8004074 <HAL_RCC_GetSysClockFreq+0x204>
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	f200 80a1 	bhi.w	80040b8 <HAL_RCC_GetSysClockFreq+0x248>
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <HAL_RCC_GetSysClockFreq+0x114>
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d056      	beq.n	8004030 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003f82:	e099      	b.n	80040b8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f84:	4b6f      	ldr	r3, [pc, #444]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0320 	and.w	r3, r3, #32
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d02d      	beq.n	8003fec <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f90:	4b6c      	ldr	r3, [pc, #432]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	08db      	lsrs	r3, r3, #3
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	4a6b      	ldr	r2, [pc, #428]	@ (8004148 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003fa0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	ee07 3a90 	vmov	s15, r3
 8003fa8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	ee07 3a90 	vmov	s15, r3
 8003fb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fba:	4b62      	ldr	r3, [pc, #392]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fc2:	ee07 3a90 	vmov	s15, r3
 8003fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fca:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fce:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004154 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003fea:	e087      	b.n	80040fc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	ee07 3a90 	vmov	s15, r3
 8003ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ff6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004158 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ffe:	4b51      	ldr	r3, [pc, #324]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004006:	ee07 3a90 	vmov	s15, r3
 800400a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800400e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004012:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004154 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800401a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800401e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800402a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800402e:	e065      	b.n	80040fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	ee07 3a90 	vmov	s15, r3
 8004036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800403a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800415c <HAL_RCC_GetSysClockFreq+0x2ec>
 800403e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004042:	4b40      	ldr	r3, [pc, #256]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800404a:	ee07 3a90 	vmov	s15, r3
 800404e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004052:	ed97 6a02 	vldr	s12, [r7, #8]
 8004056:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004154 <HAL_RCC_GetSysClockFreq+0x2e4>
 800405a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800405e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004062:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004066:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800406a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800406e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004072:	e043      	b.n	80040fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	ee07 3a90 	vmov	s15, r3
 800407a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800407e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004160 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004082:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004086:	4b2f      	ldr	r3, [pc, #188]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800408e:	ee07 3a90 	vmov	s15, r3
 8004092:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004096:	ed97 6a02 	vldr	s12, [r7, #8]
 800409a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004154 <HAL_RCC_GetSysClockFreq+0x2e4>
 800409e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80040b6:	e021      	b.n	80040fc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	ee07 3a90 	vmov	s15, r3
 80040be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040c2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800415c <HAL_RCC_GetSysClockFreq+0x2ec>
 80040c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040d2:	ee07 3a90 	vmov	s15, r3
 80040d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040da:	ed97 6a02 	vldr	s12, [r7, #8]
 80040de:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004154 <HAL_RCC_GetSysClockFreq+0x2e4>
 80040e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80040fa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80040fc:	4b11      	ldr	r3, [pc, #68]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004100:	0a5b      	lsrs	r3, r3, #9
 8004102:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004106:	3301      	adds	r3, #1
 8004108:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	ee07 3a90 	vmov	s15, r3
 8004110:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004114:	edd7 6a07 	vldr	s13, [r7, #28]
 8004118:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800411c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004120:	ee17 3a90 	vmov	r3, s15
 8004124:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004126:	e005      	b.n	8004134 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004128:	2300      	movs	r3, #0
 800412a:	61bb      	str	r3, [r7, #24]
      break;
 800412c:	e002      	b.n	8004134 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800412e:	4b07      	ldr	r3, [pc, #28]	@ (800414c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004130:	61bb      	str	r3, [r7, #24]
      break;
 8004132:	bf00      	nop
  }

  return sysclockfreq;
 8004134:	69bb      	ldr	r3, [r7, #24]
}
 8004136:	4618      	mov	r0, r3
 8004138:	3724      	adds	r7, #36	@ 0x24
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	58024400 	.word	0x58024400
 8004148:	03d09000 	.word	0x03d09000
 800414c:	003d0900 	.word	0x003d0900
 8004150:	017d7840 	.word	0x017d7840
 8004154:	46000000 	.word	0x46000000
 8004158:	4c742400 	.word	0x4c742400
 800415c:	4a742400 	.word	0x4a742400
 8004160:	4bbebc20 	.word	0x4bbebc20

08004164 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800416a:	f7ff fe81 	bl	8003e70 <HAL_RCC_GetSysClockFreq>
 800416e:	4602      	mov	r2, r0
 8004170:	4b10      	ldr	r3, [pc, #64]	@ (80041b4 <HAL_RCC_GetHCLKFreq+0x50>)
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	0a1b      	lsrs	r3, r3, #8
 8004176:	f003 030f 	and.w	r3, r3, #15
 800417a:	490f      	ldr	r1, [pc, #60]	@ (80041b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800417c:	5ccb      	ldrb	r3, [r1, r3]
 800417e:	f003 031f 	and.w	r3, r3, #31
 8004182:	fa22 f303 	lsr.w	r3, r2, r3
 8004186:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004188:	4b0a      	ldr	r3, [pc, #40]	@ (80041b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800418a:	699b      	ldr	r3, [r3, #24]
 800418c:	f003 030f 	and.w	r3, r3, #15
 8004190:	4a09      	ldr	r2, [pc, #36]	@ (80041b8 <HAL_RCC_GetHCLKFreq+0x54>)
 8004192:	5cd3      	ldrb	r3, [r2, r3]
 8004194:	f003 031f 	and.w	r3, r3, #31
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	fa22 f303 	lsr.w	r3, r2, r3
 800419e:	4a07      	ldr	r2, [pc, #28]	@ (80041bc <HAL_RCC_GetHCLKFreq+0x58>)
 80041a0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80041a2:	4a07      	ldr	r2, [pc, #28]	@ (80041c0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80041a8:	4b04      	ldr	r3, [pc, #16]	@ (80041bc <HAL_RCC_GetHCLKFreq+0x58>)
 80041aa:	681b      	ldr	r3, [r3, #0]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3708      	adds	r7, #8
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	58024400 	.word	0x58024400
 80041b8:	08007f7c 	.word	0x08007f7c
 80041bc:	24000004 	.word	0x24000004
 80041c0:	24000000 	.word	0x24000000

080041c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80041c8:	f7ff ffcc 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 80041cc:	4602      	mov	r2, r0
 80041ce:	4b06      	ldr	r3, [pc, #24]	@ (80041e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041d0:	69db      	ldr	r3, [r3, #28]
 80041d2:	091b      	lsrs	r3, r3, #4
 80041d4:	f003 0307 	and.w	r3, r3, #7
 80041d8:	4904      	ldr	r1, [pc, #16]	@ (80041ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80041da:	5ccb      	ldrb	r3, [r1, r3]
 80041dc:	f003 031f 	and.w	r3, r3, #31
 80041e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	58024400 	.word	0x58024400
 80041ec:	08007f7c 	.word	0x08007f7c

080041f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80041f4:	f7ff ffb6 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 80041f8:	4602      	mov	r2, r0
 80041fa:	4b06      	ldr	r3, [pc, #24]	@ (8004214 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	0a1b      	lsrs	r3, r3, #8
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	4904      	ldr	r1, [pc, #16]	@ (8004218 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004206:	5ccb      	ldrb	r3, [r1, r3]
 8004208:	f003 031f 	and.w	r3, r3, #31
 800420c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004210:	4618      	mov	r0, r3
 8004212:	bd80      	pop	{r7, pc}
 8004214:	58024400 	.word	0x58024400
 8004218:	08007f7c 	.word	0x08007f7c

0800421c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800421c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004220:	b0ca      	sub	sp, #296	@ 0x128
 8004222:	af00      	add	r7, sp, #0
 8004224:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004228:	2300      	movs	r3, #0
 800422a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800422e:	2300      	movs	r3, #0
 8004230:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800423c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004240:	2500      	movs	r5, #0
 8004242:	ea54 0305 	orrs.w	r3, r4, r5
 8004246:	d049      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800424e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004252:	d02f      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004254:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004258:	d828      	bhi.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800425a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800425e:	d01a      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004260:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004264:	d822      	bhi.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800426a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800426e:	d007      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004270:	e01c      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004272:	4bb8      	ldr	r3, [pc, #736]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004276:	4ab7      	ldr	r2, [pc, #732]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800427c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800427e:	e01a      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004284:	3308      	adds	r3, #8
 8004286:	2102      	movs	r1, #2
 8004288:	4618      	mov	r0, r3
 800428a:	f002 fb61 	bl	8006950 <RCCEx_PLL2_Config>
 800428e:	4603      	mov	r3, r0
 8004290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004294:	e00f      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429a:	3328      	adds	r3, #40	@ 0x28
 800429c:	2102      	movs	r1, #2
 800429e:	4618      	mov	r0, r3
 80042a0:	f002 fc08 	bl	8006ab4 <RCCEx_PLL3_Config>
 80042a4:	4603      	mov	r3, r0
 80042a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80042aa:	e004      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042b2:	e000      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80042b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10a      	bne.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80042be:	4ba5      	ldr	r3, [pc, #660]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042c2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80042c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042cc:	4aa1      	ldr	r2, [pc, #644]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042ce:	430b      	orrs	r3, r1
 80042d0:	6513      	str	r3, [r2, #80]	@ 0x50
 80042d2:	e003      	b.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80042dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80042e8:	f04f 0900 	mov.w	r9, #0
 80042ec:	ea58 0309 	orrs.w	r3, r8, r9
 80042f0:	d047      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80042f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f8:	2b04      	cmp	r3, #4
 80042fa:	d82a      	bhi.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80042fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004304 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80042fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004302:	bf00      	nop
 8004304:	08004319 	.word	0x08004319
 8004308:	08004327 	.word	0x08004327
 800430c:	0800433d 	.word	0x0800433d
 8004310:	0800435b 	.word	0x0800435b
 8004314:	0800435b 	.word	0x0800435b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004318:	4b8e      	ldr	r3, [pc, #568]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800431a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800431c:	4a8d      	ldr	r2, [pc, #564]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800431e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004322:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004324:	e01a      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432a:	3308      	adds	r3, #8
 800432c:	2100      	movs	r1, #0
 800432e:	4618      	mov	r0, r3
 8004330:	f002 fb0e 	bl	8006950 <RCCEx_PLL2_Config>
 8004334:	4603      	mov	r3, r0
 8004336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800433a:	e00f      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800433c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004340:	3328      	adds	r3, #40	@ 0x28
 8004342:	2100      	movs	r1, #0
 8004344:	4618      	mov	r0, r3
 8004346:	f002 fbb5 	bl	8006ab4 <RCCEx_PLL3_Config>
 800434a:	4603      	mov	r3, r0
 800434c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004350:	e004      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004358:	e000      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800435a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800435c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004360:	2b00      	cmp	r3, #0
 8004362:	d10a      	bne.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004364:	4b7b      	ldr	r3, [pc, #492]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004368:	f023 0107 	bic.w	r1, r3, #7
 800436c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004372:	4a78      	ldr	r2, [pc, #480]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004374:	430b      	orrs	r3, r1
 8004376:	6513      	str	r3, [r2, #80]	@ 0x50
 8004378:	e003      	b.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800437a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800437e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800438e:	f04f 0b00 	mov.w	fp, #0
 8004392:	ea5a 030b 	orrs.w	r3, sl, fp
 8004396:	d04c      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800439e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043a2:	d030      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80043a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043a8:	d829      	bhi.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80043aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80043ac:	d02d      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80043ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80043b0:	d825      	bhi.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80043b2:	2b80      	cmp	r3, #128	@ 0x80
 80043b4:	d018      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80043b6:	2b80      	cmp	r3, #128	@ 0x80
 80043b8:	d821      	bhi.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d002      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80043be:	2b40      	cmp	r3, #64	@ 0x40
 80043c0:	d007      	beq.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80043c2:	e01c      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043c4:	4b63      	ldr	r3, [pc, #396]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c8:	4a62      	ldr	r2, [pc, #392]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80043d0:	e01c      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d6:	3308      	adds	r3, #8
 80043d8:	2100      	movs	r1, #0
 80043da:	4618      	mov	r0, r3
 80043dc:	f002 fab8 	bl	8006950 <RCCEx_PLL2_Config>
 80043e0:	4603      	mov	r3, r0
 80043e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80043e6:	e011      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80043e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ec:	3328      	adds	r3, #40	@ 0x28
 80043ee:	2100      	movs	r1, #0
 80043f0:	4618      	mov	r0, r3
 80043f2:	f002 fb5f 	bl	8006ab4 <RCCEx_PLL3_Config>
 80043f6:	4603      	mov	r3, r0
 80043f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80043fc:	e006      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004404:	e002      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004406:	bf00      	nop
 8004408:	e000      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800440a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800440c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004410:	2b00      	cmp	r3, #0
 8004412:	d10a      	bne.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004414:	4b4f      	ldr	r3, [pc, #316]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004416:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004418:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800441c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004422:	4a4c      	ldr	r2, [pc, #304]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004424:	430b      	orrs	r3, r1
 8004426:	6513      	str	r3, [r2, #80]	@ 0x50
 8004428:	e003      	b.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800442a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800442e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800443e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004442:	2300      	movs	r3, #0
 8004444:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004448:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800444c:	460b      	mov	r3, r1
 800444e:	4313      	orrs	r3, r2
 8004450:	d053      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004456:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800445a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800445e:	d035      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004460:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004464:	d82e      	bhi.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004466:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800446a:	d031      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800446c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004470:	d828      	bhi.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004472:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004476:	d01a      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004478:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800447c:	d822      	bhi.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004482:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004486:	d007      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004488:	e01c      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800448a:	4b32      	ldr	r3, [pc, #200]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800448c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800448e:	4a31      	ldr	r2, [pc, #196]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004490:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004494:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004496:	e01c      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449c:	3308      	adds	r3, #8
 800449e:	2100      	movs	r1, #0
 80044a0:	4618      	mov	r0, r3
 80044a2:	f002 fa55 	bl	8006950 <RCCEx_PLL2_Config>
 80044a6:	4603      	mov	r3, r0
 80044a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80044ac:	e011      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b2:	3328      	adds	r3, #40	@ 0x28
 80044b4:	2100      	movs	r1, #0
 80044b6:	4618      	mov	r0, r3
 80044b8:	f002 fafc 	bl	8006ab4 <RCCEx_PLL3_Config>
 80044bc:	4603      	mov	r3, r0
 80044be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044c2:	e006      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044ca:	e002      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80044cc:	bf00      	nop
 80044ce:	e000      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80044d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10b      	bne.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80044da:	4b1e      	ldr	r3, [pc, #120]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044de:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80044e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80044ea:	4a1a      	ldr	r2, [pc, #104]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044ec:	430b      	orrs	r3, r1
 80044ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80044f0:	e003      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80044fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004502:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004506:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800450a:	2300      	movs	r3, #0
 800450c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004510:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004514:	460b      	mov	r3, r1
 8004516:	4313      	orrs	r3, r2
 8004518:	d056      	beq.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800451a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004522:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004526:	d038      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004528:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800452c:	d831      	bhi.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800452e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004532:	d034      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004534:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004538:	d82b      	bhi.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800453a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800453e:	d01d      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004540:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004544:	d825      	bhi.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004546:	2b00      	cmp	r3, #0
 8004548:	d006      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800454a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800454e:	d00a      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004550:	e01f      	b.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004552:	bf00      	nop
 8004554:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004558:	4ba2      	ldr	r3, [pc, #648]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800455a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800455c:	4aa1      	ldr	r2, [pc, #644]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800455e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004562:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004564:	e01c      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800456a:	3308      	adds	r3, #8
 800456c:	2100      	movs	r1, #0
 800456e:	4618      	mov	r0, r3
 8004570:	f002 f9ee 	bl	8006950 <RCCEx_PLL2_Config>
 8004574:	4603      	mov	r3, r0
 8004576:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800457a:	e011      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800457c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004580:	3328      	adds	r3, #40	@ 0x28
 8004582:	2100      	movs	r1, #0
 8004584:	4618      	mov	r0, r3
 8004586:	f002 fa95 	bl	8006ab4 <RCCEx_PLL3_Config>
 800458a:	4603      	mov	r3, r0
 800458c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004590:	e006      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004598:	e002      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800459a:	bf00      	nop
 800459c:	e000      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800459e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d10b      	bne.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80045a8:	4b8e      	ldr	r3, [pc, #568]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ac:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80045b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80045b8:	4a8a      	ldr	r2, [pc, #552]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045ba:	430b      	orrs	r3, r1
 80045bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80045be:	e003      	b.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80045c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80045d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80045d8:	2300      	movs	r3, #0
 80045da:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80045de:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80045e2:	460b      	mov	r3, r1
 80045e4:	4313      	orrs	r3, r2
 80045e6:	d03a      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80045e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ee:	2b30      	cmp	r3, #48	@ 0x30
 80045f0:	d01f      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80045f2:	2b30      	cmp	r3, #48	@ 0x30
 80045f4:	d819      	bhi.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80045f6:	2b20      	cmp	r3, #32
 80045f8:	d00c      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80045fa:	2b20      	cmp	r3, #32
 80045fc:	d815      	bhi.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d019      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004602:	2b10      	cmp	r3, #16
 8004604:	d111      	bne.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004606:	4b77      	ldr	r3, [pc, #476]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460a:	4a76      	ldr	r2, [pc, #472]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800460c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004610:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004612:	e011      	b.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004618:	3308      	adds	r3, #8
 800461a:	2102      	movs	r1, #2
 800461c:	4618      	mov	r0, r3
 800461e:	f002 f997 	bl	8006950 <RCCEx_PLL2_Config>
 8004622:	4603      	mov	r3, r0
 8004624:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004628:	e006      	b.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004630:	e002      	b.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004632:	bf00      	nop
 8004634:	e000      	b.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004636:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004638:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800463c:	2b00      	cmp	r3, #0
 800463e:	d10a      	bne.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004640:	4b68      	ldr	r3, [pc, #416]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004644:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800464e:	4a65      	ldr	r2, [pc, #404]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004650:	430b      	orrs	r3, r1
 8004652:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004654:	e003      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800465a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800465e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004666:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800466a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800466e:	2300      	movs	r3, #0
 8004670:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004674:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004678:	460b      	mov	r3, r1
 800467a:	4313      	orrs	r3, r2
 800467c:	d051      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800467e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004684:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004688:	d035      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800468a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800468e:	d82e      	bhi.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004690:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004694:	d031      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004696:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800469a:	d828      	bhi.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800469c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046a0:	d01a      	beq.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80046a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046a6:	d822      	bhi.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d003      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80046ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046b0:	d007      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80046b2:	e01c      	b.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046b4:	4b4b      	ldr	r3, [pc, #300]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b8:	4a4a      	ldr	r2, [pc, #296]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80046c0:	e01c      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c6:	3308      	adds	r3, #8
 80046c8:	2100      	movs	r1, #0
 80046ca:	4618      	mov	r0, r3
 80046cc:	f002 f940 	bl	8006950 <RCCEx_PLL2_Config>
 80046d0:	4603      	mov	r3, r0
 80046d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80046d6:	e011      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046dc:	3328      	adds	r3, #40	@ 0x28
 80046de:	2100      	movs	r1, #0
 80046e0:	4618      	mov	r0, r3
 80046e2:	f002 f9e7 	bl	8006ab4 <RCCEx_PLL3_Config>
 80046e6:	4603      	mov	r3, r0
 80046e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80046ec:	e006      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046f4:	e002      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80046f6:	bf00      	nop
 80046f8:	e000      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80046fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004700:	2b00      	cmp	r3, #0
 8004702:	d10a      	bne.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004704:	4b37      	ldr	r3, [pc, #220]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004706:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004708:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800470c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004712:	4a34      	ldr	r2, [pc, #208]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004714:	430b      	orrs	r3, r1
 8004716:	6513      	str	r3, [r2, #80]	@ 0x50
 8004718:	e003      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800471a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800471e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800472a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800472e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004732:	2300      	movs	r3, #0
 8004734:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004738:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800473c:	460b      	mov	r3, r1
 800473e:	4313      	orrs	r3, r2
 8004740:	d056      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004746:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004748:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800474c:	d033      	beq.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800474e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004752:	d82c      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004754:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004758:	d02f      	beq.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800475a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800475e:	d826      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004760:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004764:	d02b      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004766:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800476a:	d820      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 800476c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004770:	d012      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004772:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004776:	d81a      	bhi.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004778:	2b00      	cmp	r3, #0
 800477a:	d022      	beq.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800477c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004780:	d115      	bne.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004786:	3308      	adds	r3, #8
 8004788:	2101      	movs	r1, #1
 800478a:	4618      	mov	r0, r3
 800478c:	f002 f8e0 	bl	8006950 <RCCEx_PLL2_Config>
 8004790:	4603      	mov	r3, r0
 8004792:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004796:	e015      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479c:	3328      	adds	r3, #40	@ 0x28
 800479e:	2101      	movs	r1, #1
 80047a0:	4618      	mov	r0, r3
 80047a2:	f002 f987 	bl	8006ab4 <RCCEx_PLL3_Config>
 80047a6:	4603      	mov	r3, r0
 80047a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80047ac:	e00a      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047b4:	e006      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047b6:	bf00      	nop
 80047b8:	e004      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047ba:	bf00      	nop
 80047bc:	e002      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047be:	bf00      	nop
 80047c0:	e000      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80047c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10d      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80047cc:	4b05      	ldr	r3, [pc, #20]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047d0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80047d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047da:	4a02      	ldr	r2, [pc, #8]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047dc:	430b      	orrs	r3, r1
 80047de:	6513      	str	r3, [r2, #80]	@ 0x50
 80047e0:	e006      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80047e2:	bf00      	nop
 80047e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80047f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80047fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004800:	2300      	movs	r3, #0
 8004802:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004806:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800480a:	460b      	mov	r3, r1
 800480c:	4313      	orrs	r3, r2
 800480e:	d055      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004814:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004818:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800481c:	d033      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800481e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004822:	d82c      	bhi.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004824:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004828:	d02f      	beq.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800482a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800482e:	d826      	bhi.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004830:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004834:	d02b      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004836:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800483a:	d820      	bhi.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800483c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004840:	d012      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004842:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004846:	d81a      	bhi.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004848:	2b00      	cmp	r3, #0
 800484a:	d022      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800484c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004850:	d115      	bne.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004856:	3308      	adds	r3, #8
 8004858:	2101      	movs	r1, #1
 800485a:	4618      	mov	r0, r3
 800485c:	f002 f878 	bl	8006950 <RCCEx_PLL2_Config>
 8004860:	4603      	mov	r3, r0
 8004862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004866:	e015      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800486c:	3328      	adds	r3, #40	@ 0x28
 800486e:	2101      	movs	r1, #1
 8004870:	4618      	mov	r0, r3
 8004872:	f002 f91f 	bl	8006ab4 <RCCEx_PLL3_Config>
 8004876:	4603      	mov	r3, r0
 8004878:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800487c:	e00a      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004884:	e006      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004886:	bf00      	nop
 8004888:	e004      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800488a:	bf00      	nop
 800488c:	e002      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800488e:	bf00      	nop
 8004890:	e000      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004892:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004894:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10b      	bne.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800489c:	4ba3      	ldr	r3, [pc, #652]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800489e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80048a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80048ac:	4a9f      	ldr	r2, [pc, #636]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048ae:	430b      	orrs	r3, r1
 80048b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80048b2:	e003      	b.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80048bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80048c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80048cc:	2300      	movs	r3, #0
 80048ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80048d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80048d6:	460b      	mov	r3, r1
 80048d8:	4313      	orrs	r3, r2
 80048da:	d037      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80048dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048e6:	d00e      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80048e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048ec:	d816      	bhi.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d018      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80048f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048f6:	d111      	bne.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048f8:	4b8c      	ldr	r3, [pc, #560]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fc:	4a8b      	ldr	r2, [pc, #556]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004902:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004904:	e00f      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800490a:	3308      	adds	r3, #8
 800490c:	2101      	movs	r1, #1
 800490e:	4618      	mov	r0, r3
 8004910:	f002 f81e 	bl	8006950 <RCCEx_PLL2_Config>
 8004914:	4603      	mov	r3, r0
 8004916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800491a:	e004      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004922:	e000      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004924:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10a      	bne.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800492e:	4b7f      	ldr	r3, [pc, #508]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004930:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004932:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800493a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800493c:	4a7b      	ldr	r2, [pc, #492]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800493e:	430b      	orrs	r3, r1
 8004940:	6513      	str	r3, [r2, #80]	@ 0x50
 8004942:	e003      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004944:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004948:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800494c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004954:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004958:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800495c:	2300      	movs	r3, #0
 800495e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004962:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004966:	460b      	mov	r3, r1
 8004968:	4313      	orrs	r3, r2
 800496a:	d039      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800496c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004970:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004972:	2b03      	cmp	r3, #3
 8004974:	d81c      	bhi.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004976:	a201      	add	r2, pc, #4	@ (adr r2, 800497c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800497c:	080049b9 	.word	0x080049b9
 8004980:	0800498d 	.word	0x0800498d
 8004984:	0800499b 	.word	0x0800499b
 8004988:	080049b9 	.word	0x080049b9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800498c:	4b67      	ldr	r3, [pc, #412]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800498e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004990:	4a66      	ldr	r2, [pc, #408]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004992:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004996:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004998:	e00f      	b.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800499a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800499e:	3308      	adds	r3, #8
 80049a0:	2102      	movs	r1, #2
 80049a2:	4618      	mov	r0, r3
 80049a4:	f001 ffd4 	bl	8006950 <RCCEx_PLL2_Config>
 80049a8:	4603      	mov	r3, r0
 80049aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80049ae:	e004      	b.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049b6:	e000      	b.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80049b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10a      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80049c2:	4b5a      	ldr	r3, [pc, #360]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c6:	f023 0103 	bic.w	r1, r3, #3
 80049ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049d0:	4a56      	ldr	r2, [pc, #344]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049d2:	430b      	orrs	r3, r1
 80049d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049d6:	e003      	b.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80049ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80049f0:	2300      	movs	r3, #0
 80049f2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049f6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80049fa:	460b      	mov	r3, r1
 80049fc:	4313      	orrs	r3, r2
 80049fe:	f000 809f 	beq.w	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a02:	4b4b      	ldr	r3, [pc, #300]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a4a      	ldr	r2, [pc, #296]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a0c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a0e:	f7fc fce3 	bl	80013d8 <HAL_GetTick>
 8004a12:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a16:	e00b      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a18:	f7fc fcde 	bl	80013d8 <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	2b64      	cmp	r3, #100	@ 0x64
 8004a26:	d903      	bls.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a2e:	e005      	b.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a30:	4b3f      	ldr	r3, [pc, #252]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d0ed      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004a3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d179      	bne.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004a44:	4b39      	ldr	r3, [pc, #228]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a46:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a50:	4053      	eors	r3, r2
 8004a52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d015      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a5a:	4b34      	ldr	r3, [pc, #208]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a62:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a66:	4b31      	ldr	r3, [pc, #196]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a6a:	4a30      	ldr	r2, [pc, #192]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a70:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a72:	4b2e      	ldr	r3, [pc, #184]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a76:	4a2d      	ldr	r2, [pc, #180]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a7c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004a7e:	4a2b      	ldr	r2, [pc, #172]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a80:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a84:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a8a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a92:	d118      	bne.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a94:	f7fc fca0 	bl	80013d8 <HAL_GetTick>
 8004a98:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004a9c:	e00d      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a9e:	f7fc fc9b 	bl	80013d8 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004aa8:	1ad2      	subs	r2, r2, r3
 8004aaa:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d903      	bls.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004ab8:	e005      	b.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004aba:	4b1c      	ldr	r3, [pc, #112]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004abe:	f003 0302 	and.w	r3, r3, #2
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d0eb      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d129      	bne.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ad6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ada:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ade:	d10e      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004ae0:	4b12      	ldr	r3, [pc, #72]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004af0:	091a      	lsrs	r2, r3, #4
 8004af2:	4b10      	ldr	r3, [pc, #64]	@ (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004af4:	4013      	ands	r3, r2
 8004af6:	4a0d      	ldr	r2, [pc, #52]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004af8:	430b      	orrs	r3, r1
 8004afa:	6113      	str	r3, [r2, #16]
 8004afc:	e005      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004afe:	4b0b      	ldr	r3, [pc, #44]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	4a0a      	ldr	r2, [pc, #40]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b04:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b08:	6113      	str	r3, [r2, #16]
 8004b0a:	4b08      	ldr	r3, [pc, #32]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b0c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b12:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b1a:	4a04      	ldr	r2, [pc, #16]	@ (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b20:	e00e      	b.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004b2a:	e009      	b.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004b2c:	58024400 	.word	0x58024400
 8004b30:	58024800 	.word	0x58024800
 8004b34:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b48:	f002 0301 	and.w	r3, r2, #1
 8004b4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b50:	2300      	movs	r3, #0
 8004b52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b56:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	f000 8089 	beq.w	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b68:	2b28      	cmp	r3, #40	@ 0x28
 8004b6a:	d86b      	bhi.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b72:	bf00      	nop
 8004b74:	08004c4d 	.word	0x08004c4d
 8004b78:	08004c45 	.word	0x08004c45
 8004b7c:	08004c45 	.word	0x08004c45
 8004b80:	08004c45 	.word	0x08004c45
 8004b84:	08004c45 	.word	0x08004c45
 8004b88:	08004c45 	.word	0x08004c45
 8004b8c:	08004c45 	.word	0x08004c45
 8004b90:	08004c45 	.word	0x08004c45
 8004b94:	08004c19 	.word	0x08004c19
 8004b98:	08004c45 	.word	0x08004c45
 8004b9c:	08004c45 	.word	0x08004c45
 8004ba0:	08004c45 	.word	0x08004c45
 8004ba4:	08004c45 	.word	0x08004c45
 8004ba8:	08004c45 	.word	0x08004c45
 8004bac:	08004c45 	.word	0x08004c45
 8004bb0:	08004c45 	.word	0x08004c45
 8004bb4:	08004c2f 	.word	0x08004c2f
 8004bb8:	08004c45 	.word	0x08004c45
 8004bbc:	08004c45 	.word	0x08004c45
 8004bc0:	08004c45 	.word	0x08004c45
 8004bc4:	08004c45 	.word	0x08004c45
 8004bc8:	08004c45 	.word	0x08004c45
 8004bcc:	08004c45 	.word	0x08004c45
 8004bd0:	08004c45 	.word	0x08004c45
 8004bd4:	08004c4d 	.word	0x08004c4d
 8004bd8:	08004c45 	.word	0x08004c45
 8004bdc:	08004c45 	.word	0x08004c45
 8004be0:	08004c45 	.word	0x08004c45
 8004be4:	08004c45 	.word	0x08004c45
 8004be8:	08004c45 	.word	0x08004c45
 8004bec:	08004c45 	.word	0x08004c45
 8004bf0:	08004c45 	.word	0x08004c45
 8004bf4:	08004c4d 	.word	0x08004c4d
 8004bf8:	08004c45 	.word	0x08004c45
 8004bfc:	08004c45 	.word	0x08004c45
 8004c00:	08004c45 	.word	0x08004c45
 8004c04:	08004c45 	.word	0x08004c45
 8004c08:	08004c45 	.word	0x08004c45
 8004c0c:	08004c45 	.word	0x08004c45
 8004c10:	08004c45 	.word	0x08004c45
 8004c14:	08004c4d 	.word	0x08004c4d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1c:	3308      	adds	r3, #8
 8004c1e:	2101      	movs	r1, #1
 8004c20:	4618      	mov	r0, r3
 8004c22:	f001 fe95 	bl	8006950 <RCCEx_PLL2_Config>
 8004c26:	4603      	mov	r3, r0
 8004c28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004c2c:	e00f      	b.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c32:	3328      	adds	r3, #40	@ 0x28
 8004c34:	2101      	movs	r1, #1
 8004c36:	4618      	mov	r0, r3
 8004c38:	f001 ff3c 	bl	8006ab4 <RCCEx_PLL3_Config>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004c42:	e004      	b.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c4a:	e000      	b.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004c4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10a      	bne.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004c56:	4bbf      	ldr	r3, [pc, #764]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c5a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c64:	4abb      	ldr	r2, [pc, #748]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c66:	430b      	orrs	r3, r1
 8004c68:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c6a:	e003      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7c:	f002 0302 	and.w	r3, r2, #2
 8004c80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c84:	2300      	movs	r3, #0
 8004c86:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004c8a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004c8e:	460b      	mov	r3, r1
 8004c90:	4313      	orrs	r3, r2
 8004c92:	d041      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c9a:	2b05      	cmp	r3, #5
 8004c9c:	d824      	bhi.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8004ca4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca4:	08004cf1 	.word	0x08004cf1
 8004ca8:	08004cbd 	.word	0x08004cbd
 8004cac:	08004cd3 	.word	0x08004cd3
 8004cb0:	08004cf1 	.word	0x08004cf1
 8004cb4:	08004cf1 	.word	0x08004cf1
 8004cb8:	08004cf1 	.word	0x08004cf1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc0:	3308      	adds	r3, #8
 8004cc2:	2101      	movs	r1, #1
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f001 fe43 	bl	8006950 <RCCEx_PLL2_Config>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004cd0:	e00f      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd6:	3328      	adds	r3, #40	@ 0x28
 8004cd8:	2101      	movs	r1, #1
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f001 feea 	bl	8006ab4 <RCCEx_PLL3_Config>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004ce6:	e004      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cee:	e000      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004cf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10a      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004cfa:	4b96      	ldr	r3, [pc, #600]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cfe:	f023 0107 	bic.w	r1, r3, #7
 8004d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d08:	4a92      	ldr	r2, [pc, #584]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d0a:	430b      	orrs	r3, r1
 8004d0c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d0e:	e003      	b.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d20:	f002 0304 	and.w	r3, r2, #4
 8004d24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d28:	2300      	movs	r3, #0
 8004d2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d2e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4313      	orrs	r3, r2
 8004d36:	d044      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d40:	2b05      	cmp	r3, #5
 8004d42:	d825      	bhi.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004d44:	a201      	add	r2, pc, #4	@ (adr r2, 8004d4c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4a:	bf00      	nop
 8004d4c:	08004d99 	.word	0x08004d99
 8004d50:	08004d65 	.word	0x08004d65
 8004d54:	08004d7b 	.word	0x08004d7b
 8004d58:	08004d99 	.word	0x08004d99
 8004d5c:	08004d99 	.word	0x08004d99
 8004d60:	08004d99 	.word	0x08004d99
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d68:	3308      	adds	r3, #8
 8004d6a:	2101      	movs	r1, #1
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f001 fdef 	bl	8006950 <RCCEx_PLL2_Config>
 8004d72:	4603      	mov	r3, r0
 8004d74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004d78:	e00f      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7e:	3328      	adds	r3, #40	@ 0x28
 8004d80:	2101      	movs	r1, #1
 8004d82:	4618      	mov	r0, r3
 8004d84:	f001 fe96 	bl	8006ab4 <RCCEx_PLL3_Config>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004d8e:	e004      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d96:	e000      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10b      	bne.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004da2:	4b6c      	ldr	r3, [pc, #432]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004da6:	f023 0107 	bic.w	r1, r3, #7
 8004daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004db2:	4a68      	ldr	r2, [pc, #416]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004db4:	430b      	orrs	r3, r1
 8004db6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004db8:	e003      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dca:	f002 0320 	and.w	r3, r2, #32
 8004dce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004dd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ddc:	460b      	mov	r3, r1
 8004dde:	4313      	orrs	r3, r2
 8004de0:	d055      	beq.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dee:	d033      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004df0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004df4:	d82c      	bhi.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004df6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dfa:	d02f      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e00:	d826      	bhi.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e06:	d02b      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004e08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e0c:	d820      	bhi.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e12:	d012      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004e14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e18:	d81a      	bhi.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d022      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004e1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e22:	d115      	bne.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e28:	3308      	adds	r3, #8
 8004e2a:	2100      	movs	r1, #0
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f001 fd8f 	bl	8006950 <RCCEx_PLL2_Config>
 8004e32:	4603      	mov	r3, r0
 8004e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004e38:	e015      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3e:	3328      	adds	r3, #40	@ 0x28
 8004e40:	2102      	movs	r1, #2
 8004e42:	4618      	mov	r0, r3
 8004e44:	f001 fe36 	bl	8006ab4 <RCCEx_PLL3_Config>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004e4e:	e00a      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e56:	e006      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e58:	bf00      	nop
 8004e5a:	e004      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e5c:	bf00      	nop
 8004e5e:	e002      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e60:	bf00      	nop
 8004e62:	e000      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004e64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d10b      	bne.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e6e:	4b39      	ldr	r3, [pc, #228]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e72:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e7e:	4a35      	ldr	r2, [pc, #212]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e80:	430b      	orrs	r3, r1
 8004e82:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e84:	e003      	b.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e96:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004e9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004ea4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004ea8:	460b      	mov	r3, r1
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	d058      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004eb6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004eba:	d033      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004ebc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004ec0:	d82c      	bhi.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ec2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ec6:	d02f      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004ec8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ecc:	d826      	bhi.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ece:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ed2:	d02b      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004ed4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ed8:	d820      	bhi.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004eda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ede:	d012      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004ee0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ee4:	d81a      	bhi.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d022      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eee:	d115      	bne.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef4:	3308      	adds	r3, #8
 8004ef6:	2100      	movs	r1, #0
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f001 fd29 	bl	8006950 <RCCEx_PLL2_Config>
 8004efe:	4603      	mov	r3, r0
 8004f00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004f04:	e015      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f0a:	3328      	adds	r3, #40	@ 0x28
 8004f0c:	2102      	movs	r1, #2
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f001 fdd0 	bl	8006ab4 <RCCEx_PLL3_Config>
 8004f14:	4603      	mov	r3, r0
 8004f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004f1a:	e00a      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f22:	e006      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f24:	bf00      	nop
 8004f26:	e004      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f28:	bf00      	nop
 8004f2a:	e002      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f2c:	bf00      	nop
 8004f2e:	e000      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d10e      	bne.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f3a:	4b06      	ldr	r3, [pc, #24]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f3e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f4a:	4a02      	ldr	r2, [pc, #8]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f50:	e006      	b.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004f52:	bf00      	nop
 8004f54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f68:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004f6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f70:	2300      	movs	r3, #0
 8004f72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f76:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	d055      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f84:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004f88:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004f8c:	d033      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004f8e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004f92:	d82c      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f98:	d02f      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004f9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f9e:	d826      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004fa0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004fa4:	d02b      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004fa6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004faa:	d820      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004fac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fb0:	d012      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004fb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fb6:	d81a      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d022      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004fbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fc0:	d115      	bne.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc6:	3308      	adds	r3, #8
 8004fc8:	2100      	movs	r1, #0
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f001 fcc0 	bl	8006950 <RCCEx_PLL2_Config>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004fd6:	e015      	b.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fdc:	3328      	adds	r3, #40	@ 0x28
 8004fde:	2102      	movs	r1, #2
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f001 fd67 	bl	8006ab4 <RCCEx_PLL3_Config>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004fec:	e00a      	b.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ff4:	e006      	b.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004ff6:	bf00      	nop
 8004ff8:	e004      	b.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004ffa:	bf00      	nop
 8004ffc:	e002      	b.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004ffe:	bf00      	nop
 8005000:	e000      	b.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005002:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005004:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10b      	bne.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800500c:	4ba1      	ldr	r3, [pc, #644]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800500e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005010:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005018:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800501c:	4a9d      	ldr	r2, [pc, #628]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800501e:	430b      	orrs	r3, r1
 8005020:	6593      	str	r3, [r2, #88]	@ 0x58
 8005022:	e003      	b.n	800502c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005024:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005028:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800502c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005034:	f002 0308 	and.w	r3, r2, #8
 8005038:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800503c:	2300      	movs	r3, #0
 800503e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005042:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005046:	460b      	mov	r3, r1
 8005048:	4313      	orrs	r3, r2
 800504a:	d01e      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800504c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005050:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005054:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005058:	d10c      	bne.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800505a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800505e:	3328      	adds	r3, #40	@ 0x28
 8005060:	2102      	movs	r1, #2
 8005062:	4618      	mov	r0, r3
 8005064:	f001 fd26 	bl	8006ab4 <RCCEx_PLL3_Config>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d002      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005074:	4b87      	ldr	r3, [pc, #540]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005078:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800507c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005080:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005084:	4a83      	ldr	r2, [pc, #524]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005086:	430b      	orrs	r3, r1
 8005088:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800508a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005092:	f002 0310 	and.w	r3, r2, #16
 8005096:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800509a:	2300      	movs	r3, #0
 800509c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80050a0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80050a4:	460b      	mov	r3, r1
 80050a6:	4313      	orrs	r3, r2
 80050a8:	d01e      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80050aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050b6:	d10c      	bne.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80050b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050bc:	3328      	adds	r3, #40	@ 0x28
 80050be:	2102      	movs	r1, #2
 80050c0:	4618      	mov	r0, r3
 80050c2:	f001 fcf7 	bl	8006ab4 <RCCEx_PLL3_Config>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d002      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80050d2:	4b70      	ldr	r3, [pc, #448]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050e2:	4a6c      	ldr	r2, [pc, #432]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050e4:	430b      	orrs	r3, r1
 80050e6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80050f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80050f8:	2300      	movs	r3, #0
 80050fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80050fe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005102:	460b      	mov	r3, r1
 8005104:	4313      	orrs	r3, r2
 8005106:	d03e      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005110:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005114:	d022      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005116:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800511a:	d81b      	bhi.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005124:	d00b      	beq.n	800513e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005126:	e015      	b.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800512c:	3308      	adds	r3, #8
 800512e:	2100      	movs	r1, #0
 8005130:	4618      	mov	r0, r3
 8005132:	f001 fc0d 	bl	8006950 <RCCEx_PLL2_Config>
 8005136:	4603      	mov	r3, r0
 8005138:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800513c:	e00f      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800513e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005142:	3328      	adds	r3, #40	@ 0x28
 8005144:	2102      	movs	r1, #2
 8005146:	4618      	mov	r0, r3
 8005148:	f001 fcb4 	bl	8006ab4 <RCCEx_PLL3_Config>
 800514c:	4603      	mov	r3, r0
 800514e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005152:	e004      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800515a:	e000      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800515c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800515e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005162:	2b00      	cmp	r3, #0
 8005164:	d10b      	bne.n	800517e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005166:	4b4b      	ldr	r3, [pc, #300]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800516a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800516e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005172:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005176:	4a47      	ldr	r2, [pc, #284]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005178:	430b      	orrs	r3, r1
 800517a:	6593      	str	r3, [r2, #88]	@ 0x58
 800517c:	e003      	b.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800517e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005182:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005192:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005194:	2300      	movs	r3, #0
 8005196:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005198:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800519c:	460b      	mov	r3, r1
 800519e:	4313      	orrs	r3, r2
 80051a0:	d03b      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80051a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051ae:	d01f      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80051b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051b4:	d818      	bhi.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80051b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051ba:	d003      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80051bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051c0:	d007      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80051c2:	e011      	b.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051c4:	4b33      	ldr	r3, [pc, #204]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c8:	4a32      	ldr	r2, [pc, #200]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80051d0:	e00f      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d6:	3328      	adds	r3, #40	@ 0x28
 80051d8:	2101      	movs	r1, #1
 80051da:	4618      	mov	r0, r3
 80051dc:	f001 fc6a 	bl	8006ab4 <RCCEx_PLL3_Config>
 80051e0:	4603      	mov	r3, r0
 80051e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80051e6:	e004      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051ee:	e000      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80051f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10b      	bne.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80051fa:	4b26      	ldr	r3, [pc, #152]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800520a:	4a22      	ldr	r2, [pc, #136]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800520c:	430b      	orrs	r3, r1
 800520e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005210:	e003      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005216:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800521a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005222:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005226:	673b      	str	r3, [r7, #112]	@ 0x70
 8005228:	2300      	movs	r3, #0
 800522a:	677b      	str	r3, [r7, #116]	@ 0x74
 800522c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005230:	460b      	mov	r3, r1
 8005232:	4313      	orrs	r3, r2
 8005234:	d034      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800523c:	2b00      	cmp	r3, #0
 800523e:	d003      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005240:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005244:	d007      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005246:	e011      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005248:	4b12      	ldr	r3, [pc, #72]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800524a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800524c:	4a11      	ldr	r2, [pc, #68]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800524e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005252:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005254:	e00e      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525a:	3308      	adds	r3, #8
 800525c:	2102      	movs	r1, #2
 800525e:	4618      	mov	r0, r3
 8005260:	f001 fb76 	bl	8006950 <RCCEx_PLL2_Config>
 8005264:	4603      	mov	r3, r0
 8005266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800526a:	e003      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005272:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005274:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10d      	bne.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800527c:	4b05      	ldr	r3, [pc, #20]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800527e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005280:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005288:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800528a:	4a02      	ldr	r2, [pc, #8]	@ (8005294 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800528c:	430b      	orrs	r3, r1
 800528e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005290:	e006      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005292:	bf00      	nop
 8005294:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800529c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80052a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80052ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80052ae:	2300      	movs	r3, #0
 80052b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80052b2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80052b6:	460b      	mov	r3, r1
 80052b8:	4313      	orrs	r3, r2
 80052ba:	d00c      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80052bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c0:	3328      	adds	r3, #40	@ 0x28
 80052c2:	2102      	movs	r1, #2
 80052c4:	4618      	mov	r0, r3
 80052c6:	f001 fbf5 	bl	8006ab4 <RCCEx_PLL3_Config>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d002      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80052d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052de:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80052e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80052e4:	2300      	movs	r3, #0
 80052e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80052e8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80052ec:	460b      	mov	r3, r1
 80052ee:	4313      	orrs	r3, r2
 80052f0:	d038      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80052f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052fe:	d018      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005300:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005304:	d811      	bhi.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005306:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800530a:	d014      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800530c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005310:	d80b      	bhi.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005312:	2b00      	cmp	r3, #0
 8005314:	d011      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800531a:	d106      	bne.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800531c:	4bc3      	ldr	r3, [pc, #780]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800531e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005320:	4ac2      	ldr	r2, [pc, #776]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005322:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005326:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005328:	e008      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005330:	e004      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005332:	bf00      	nop
 8005334:	e002      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005336:	bf00      	nop
 8005338:	e000      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800533a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800533c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005340:	2b00      	cmp	r3, #0
 8005342:	d10b      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005344:	4bb9      	ldr	r3, [pc, #740]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005348:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800534c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005350:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005354:	4ab5      	ldr	r2, [pc, #724]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005356:	430b      	orrs	r3, r1
 8005358:	6553      	str	r3, [r2, #84]	@ 0x54
 800535a:	e003      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800535c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005360:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005370:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005372:	2300      	movs	r3, #0
 8005374:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005376:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800537a:	460b      	mov	r3, r1
 800537c:	4313      	orrs	r3, r2
 800537e:	d009      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005380:	4baa      	ldr	r3, [pc, #680]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005384:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800538e:	4aa7      	ldr	r2, [pc, #668]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005390:	430b      	orrs	r3, r1
 8005392:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80053a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80053a2:	2300      	movs	r3, #0
 80053a4:	657b      	str	r3, [r7, #84]	@ 0x54
 80053a6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80053aa:	460b      	mov	r3, r1
 80053ac:	4313      	orrs	r3, r2
 80053ae:	d00a      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80053b0:	4b9e      	ldr	r3, [pc, #632]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053b2:	691b      	ldr	r3, [r3, #16]
 80053b4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80053b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053bc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80053c0:	4a9a      	ldr	r2, [pc, #616]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053c2:	430b      	orrs	r3, r1
 80053c4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80053c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ce:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80053d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053d4:	2300      	movs	r3, #0
 80053d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053d8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80053dc:	460b      	mov	r3, r1
 80053de:	4313      	orrs	r3, r2
 80053e0:	d009      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80053e2:	4b92      	ldr	r3, [pc, #584]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053e6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80053ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053f0:	4a8e      	ldr	r2, [pc, #568]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053f2:	430b      	orrs	r3, r1
 80053f4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80053f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053fe:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005402:	643b      	str	r3, [r7, #64]	@ 0x40
 8005404:	2300      	movs	r3, #0
 8005406:	647b      	str	r3, [r7, #68]	@ 0x44
 8005408:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800540c:	460b      	mov	r3, r1
 800540e:	4313      	orrs	r3, r2
 8005410:	d00e      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005412:	4b86      	ldr	r3, [pc, #536]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	4a85      	ldr	r2, [pc, #532]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005418:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800541c:	6113      	str	r3, [r2, #16]
 800541e:	4b83      	ldr	r3, [pc, #524]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005420:	6919      	ldr	r1, [r3, #16]
 8005422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005426:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800542a:	4a80      	ldr	r2, [pc, #512]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800542c:	430b      	orrs	r3, r1
 800542e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005438:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800543c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800543e:	2300      	movs	r3, #0
 8005440:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005442:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005446:	460b      	mov	r3, r1
 8005448:	4313      	orrs	r3, r2
 800544a:	d009      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800544c:	4b77      	ldr	r3, [pc, #476]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800544e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005450:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545a:	4a74      	ldr	r2, [pc, #464]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800545c:	430b      	orrs	r3, r1
 800545e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005468:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800546c:	633b      	str	r3, [r7, #48]	@ 0x30
 800546e:	2300      	movs	r3, #0
 8005470:	637b      	str	r3, [r7, #52]	@ 0x34
 8005472:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005476:	460b      	mov	r3, r1
 8005478:	4313      	orrs	r3, r2
 800547a:	d00a      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800547c:	4b6b      	ldr	r3, [pc, #428]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800547e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005480:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005488:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800548c:	4a67      	ldr	r2, [pc, #412]	@ (800562c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800548e:	430b      	orrs	r3, r1
 8005490:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549a:	2100      	movs	r1, #0
 800549c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800549e:	f003 0301 	and.w	r3, r3, #1
 80054a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054a4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80054a8:	460b      	mov	r3, r1
 80054aa:	4313      	orrs	r3, r2
 80054ac:	d011      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b2:	3308      	adds	r3, #8
 80054b4:	2100      	movs	r1, #0
 80054b6:	4618      	mov	r0, r3
 80054b8:	f001 fa4a 	bl	8006950 <RCCEx_PLL2_Config>
 80054bc:	4603      	mov	r3, r0
 80054be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80054c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d003      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80054d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054da:	2100      	movs	r1, #0
 80054dc:	6239      	str	r1, [r7, #32]
 80054de:	f003 0302 	and.w	r3, r3, #2
 80054e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80054e4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80054e8:	460b      	mov	r3, r1
 80054ea:	4313      	orrs	r3, r2
 80054ec:	d011      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f2:	3308      	adds	r3, #8
 80054f4:	2101      	movs	r1, #1
 80054f6:	4618      	mov	r0, r3
 80054f8:	f001 fa2a 	bl	8006950 <RCCEx_PLL2_Config>
 80054fc:	4603      	mov	r3, r0
 80054fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800550a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800550e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551a:	2100      	movs	r1, #0
 800551c:	61b9      	str	r1, [r7, #24]
 800551e:	f003 0304 	and.w	r3, r3, #4
 8005522:	61fb      	str	r3, [r7, #28]
 8005524:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005528:	460b      	mov	r3, r1
 800552a:	4313      	orrs	r3, r2
 800552c:	d011      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800552e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005532:	3308      	adds	r3, #8
 8005534:	2102      	movs	r1, #2
 8005536:	4618      	mov	r0, r3
 8005538:	f001 fa0a 	bl	8006950 <RCCEx_PLL2_Config>
 800553c:	4603      	mov	r3, r0
 800553e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005546:	2b00      	cmp	r3, #0
 8005548:	d003      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800554a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800554e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555a:	2100      	movs	r1, #0
 800555c:	6139      	str	r1, [r7, #16]
 800555e:	f003 0308 	and.w	r3, r3, #8
 8005562:	617b      	str	r3, [r7, #20]
 8005564:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005568:	460b      	mov	r3, r1
 800556a:	4313      	orrs	r3, r2
 800556c:	d011      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800556e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005572:	3328      	adds	r3, #40	@ 0x28
 8005574:	2100      	movs	r1, #0
 8005576:	4618      	mov	r0, r3
 8005578:	f001 fa9c 	bl	8006ab4 <RCCEx_PLL3_Config>
 800557c:	4603      	mov	r3, r0
 800557e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005582:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800558a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800558e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559a:	2100      	movs	r1, #0
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	f003 0310 	and.w	r3, r3, #16
 80055a2:	60fb      	str	r3, [r7, #12]
 80055a4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80055a8:	460b      	mov	r3, r1
 80055aa:	4313      	orrs	r3, r2
 80055ac:	d011      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b2:	3328      	adds	r3, #40	@ 0x28
 80055b4:	2101      	movs	r1, #1
 80055b6:	4618      	mov	r0, r3
 80055b8:	f001 fa7c 	bl	8006ab4 <RCCEx_PLL3_Config>
 80055bc:	4603      	mov	r3, r0
 80055be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d003      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80055d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055da:	2100      	movs	r1, #0
 80055dc:	6039      	str	r1, [r7, #0]
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	607b      	str	r3, [r7, #4]
 80055e4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80055e8:	460b      	mov	r3, r1
 80055ea:	4313      	orrs	r3, r2
 80055ec:	d011      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80055ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055f2:	3328      	adds	r3, #40	@ 0x28
 80055f4:	2102      	movs	r1, #2
 80055f6:	4618      	mov	r0, r3
 80055f8:	f001 fa5c 	bl	8006ab4 <RCCEx_PLL3_Config>
 80055fc:	4603      	mov	r3, r0
 80055fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005606:	2b00      	cmp	r3, #0
 8005608:	d003      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800560a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800560e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005612:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800561a:	2300      	movs	r3, #0
 800561c:	e000      	b.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
}
 8005620:	4618      	mov	r0, r3
 8005622:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005626:	46bd      	mov	sp, r7
 8005628:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800562c:	58024400 	.word	0x58024400

08005630 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b090      	sub	sp, #64	@ 0x40
 8005634:	af00      	add	r7, sp, #0
 8005636:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800563a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800563e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005642:	430b      	orrs	r3, r1
 8005644:	f040 8094 	bne.w	8005770 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005648:	4b9e      	ldr	r3, [pc, #632]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800564a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800564c:	f003 0307 	and.w	r3, r3, #7
 8005650:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005654:	2b04      	cmp	r3, #4
 8005656:	f200 8087 	bhi.w	8005768 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800565a:	a201      	add	r2, pc, #4	@ (adr r2, 8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800565c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005660:	08005675 	.word	0x08005675
 8005664:	0800569d 	.word	0x0800569d
 8005668:	080056c5 	.word	0x080056c5
 800566c:	08005761 	.word	0x08005761
 8005670:	080056ed 	.word	0x080056ed
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005674:	4b93      	ldr	r3, [pc, #588]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800567c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005680:	d108      	bne.n	8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005682:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005686:	4618      	mov	r0, r3
 8005688:	f001 f810 	bl	80066ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800568c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005690:	f000 bd45 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005694:	2300      	movs	r3, #0
 8005696:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005698:	f000 bd41 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800569c:	4b89      	ldr	r3, [pc, #548]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056a8:	d108      	bne.n	80056bc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056aa:	f107 0318 	add.w	r3, r7, #24
 80056ae:	4618      	mov	r0, r3
 80056b0:	f000 fd54 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80056b4:	69bb      	ldr	r3, [r7, #24]
 80056b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056b8:	f000 bd31 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056bc:	2300      	movs	r3, #0
 80056be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056c0:	f000 bd2d 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80056c4:	4b7f      	ldr	r3, [pc, #508]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056d0:	d108      	bne.n	80056e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056d2:	f107 030c 	add.w	r3, r7, #12
 80056d6:	4618      	mov	r0, r3
 80056d8:	f000 fe94 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056e0:	f000 bd1d 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056e4:	2300      	movs	r3, #0
 80056e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056e8:	f000 bd19 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80056ec:	4b75      	ldr	r3, [pc, #468]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80056f4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80056f6:	4b73      	ldr	r3, [pc, #460]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b04      	cmp	r3, #4
 8005700:	d10c      	bne.n	800571c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005704:	2b00      	cmp	r3, #0
 8005706:	d109      	bne.n	800571c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005708:	4b6e      	ldr	r3, [pc, #440]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	08db      	lsrs	r3, r3, #3
 800570e:	f003 0303 	and.w	r3, r3, #3
 8005712:	4a6d      	ldr	r2, [pc, #436]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005714:	fa22 f303 	lsr.w	r3, r2, r3
 8005718:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800571a:	e01f      	b.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800571c:	4b69      	ldr	r3, [pc, #420]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005724:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005728:	d106      	bne.n	8005738 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800572a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800572c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005730:	d102      	bne.n	8005738 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005732:	4b66      	ldr	r3, [pc, #408]	@ (80058cc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005734:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005736:	e011      	b.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005738:	4b62      	ldr	r3, [pc, #392]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005740:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005744:	d106      	bne.n	8005754 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800574c:	d102      	bne.n	8005754 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800574e:	4b60      	ldr	r3, [pc, #384]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005750:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005752:	e003      	b.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005754:	2300      	movs	r3, #0
 8005756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005758:	f000 bce1 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800575c:	f000 bcdf 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005760:	4b5c      	ldr	r3, [pc, #368]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8005762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005764:	f000 bcdb 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005768:	2300      	movs	r3, #0
 800576a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800576c:	f000 bcd7 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8005770:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005774:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8005778:	430b      	orrs	r3, r1
 800577a:	f040 80ad 	bne.w	80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800577e:	4b51      	ldr	r3, [pc, #324]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005782:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005786:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800578e:	d056      	beq.n	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8005790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005792:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005796:	f200 8090 	bhi.w	80058ba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800579a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579c:	2bc0      	cmp	r3, #192	@ 0xc0
 800579e:	f000 8088 	beq.w	80058b2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80057a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a4:	2bc0      	cmp	r3, #192	@ 0xc0
 80057a6:	f200 8088 	bhi.w	80058ba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80057aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ac:	2b80      	cmp	r3, #128	@ 0x80
 80057ae:	d032      	beq.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80057b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b2:	2b80      	cmp	r3, #128	@ 0x80
 80057b4:	f200 8081 	bhi.w	80058ba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80057b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d003      	beq.n	80057c6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80057be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c0:	2b40      	cmp	r3, #64	@ 0x40
 80057c2:	d014      	beq.n	80057ee <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80057c4:	e079      	b.n	80058ba <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80057c6:	4b3f      	ldr	r3, [pc, #252]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057d2:	d108      	bne.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80057d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 ff67 	bl	80066ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80057de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80057e2:	f000 bc9c 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80057e6:	2300      	movs	r3, #0
 80057e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057ea:	f000 bc98 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80057ee:	4b35      	ldr	r3, [pc, #212]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057fa:	d108      	bne.n	800580e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80057fc:	f107 0318 	add.w	r3, r7, #24
 8005800:	4618      	mov	r0, r3
 8005802:	f000 fcab 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800580a:	f000 bc88 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800580e:	2300      	movs	r3, #0
 8005810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005812:	f000 bc84 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005816:	4b2b      	ldr	r3, [pc, #172]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800581e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005822:	d108      	bne.n	8005836 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005824:	f107 030c 	add.w	r3, r7, #12
 8005828:	4618      	mov	r0, r3
 800582a:	f000 fdeb 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005832:	f000 bc74 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005836:	2300      	movs	r3, #0
 8005838:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800583a:	f000 bc70 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800583e:	4b21      	ldr	r3, [pc, #132]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005842:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005846:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005848:	4b1e      	ldr	r3, [pc, #120]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0304 	and.w	r3, r3, #4
 8005850:	2b04      	cmp	r3, #4
 8005852:	d10c      	bne.n	800586e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8005854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005856:	2b00      	cmp	r3, #0
 8005858:	d109      	bne.n	800586e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800585a:	4b1a      	ldr	r3, [pc, #104]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	08db      	lsrs	r3, r3, #3
 8005860:	f003 0303 	and.w	r3, r3, #3
 8005864:	4a18      	ldr	r2, [pc, #96]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005866:	fa22 f303 	lsr.w	r3, r2, r3
 800586a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800586c:	e01f      	b.n	80058ae <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800586e:	4b15      	ldr	r3, [pc, #84]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800587a:	d106      	bne.n	800588a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800587c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800587e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005882:	d102      	bne.n	800588a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005884:	4b11      	ldr	r3, [pc, #68]	@ (80058cc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005886:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005888:	e011      	b.n	80058ae <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800588a:	4b0e      	ldr	r3, [pc, #56]	@ (80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005892:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005896:	d106      	bne.n	80058a6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8005898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800589a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800589e:	d102      	bne.n	80058a6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80058a0:	4b0b      	ldr	r3, [pc, #44]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80058a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058a4:	e003      	b.n	80058ae <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80058a6:	2300      	movs	r3, #0
 80058a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80058aa:	f000 bc38 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80058ae:	f000 bc36 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80058b2:	4b08      	ldr	r3, [pc, #32]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80058b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058b6:	f000 bc32 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80058ba:	2300      	movs	r3, #0
 80058bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058be:	f000 bc2e 	b.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80058c2:	bf00      	nop
 80058c4:	58024400 	.word	0x58024400
 80058c8:	03d09000 	.word	0x03d09000
 80058cc:	003d0900 	.word	0x003d0900
 80058d0:	017d7840 	.word	0x017d7840
 80058d4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80058d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058dc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80058e0:	430b      	orrs	r3, r1
 80058e2:	f040 809c 	bne.w	8005a1e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80058e6:	4b9e      	ldr	r3, [pc, #632]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ea:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80058ee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80058f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058f6:	d054      	beq.n	80059a2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80058f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058fe:	f200 808b 	bhi.w	8005a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8005902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005904:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005908:	f000 8083 	beq.w	8005a12 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800590c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800590e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005912:	f200 8081 	bhi.w	8005a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8005916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005918:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800591c:	d02f      	beq.n	800597e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800591e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005920:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005924:	d878      	bhi.n	8005a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8005926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005928:	2b00      	cmp	r3, #0
 800592a:	d004      	beq.n	8005936 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800592c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005932:	d012      	beq.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8005934:	e070      	b.n	8005a18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005936:	4b8a      	ldr	r3, [pc, #552]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800593e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005942:	d107      	bne.n	8005954 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005944:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005948:	4618      	mov	r0, r3
 800594a:	f000 feaf 	bl	80066ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800594e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005950:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005952:	e3e4      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005954:	2300      	movs	r3, #0
 8005956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005958:	e3e1      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800595a:	4b81      	ldr	r3, [pc, #516]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005962:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005966:	d107      	bne.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005968:	f107 0318 	add.w	r3, r7, #24
 800596c:	4618      	mov	r0, r3
 800596e:	f000 fbf5 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005976:	e3d2      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005978:	2300      	movs	r3, #0
 800597a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800597c:	e3cf      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800597e:	4b78      	ldr	r3, [pc, #480]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005986:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800598a:	d107      	bne.n	800599c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800598c:	f107 030c 	add.w	r3, r7, #12
 8005990:	4618      	mov	r0, r3
 8005992:	f000 fd37 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800599a:	e3c0      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800599c:	2300      	movs	r3, #0
 800599e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059a0:	e3bd      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80059a2:	4b6f      	ldr	r3, [pc, #444]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80059aa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80059ac:	4b6c      	ldr	r3, [pc, #432]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0304 	and.w	r3, r3, #4
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d10c      	bne.n	80059d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80059b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d109      	bne.n	80059d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80059be:	4b68      	ldr	r3, [pc, #416]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	08db      	lsrs	r3, r3, #3
 80059c4:	f003 0303 	and.w	r3, r3, #3
 80059c8:	4a66      	ldr	r2, [pc, #408]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80059ca:	fa22 f303 	lsr.w	r3, r2, r3
 80059ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059d0:	e01e      	b.n	8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80059d2:	4b63      	ldr	r3, [pc, #396]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059de:	d106      	bne.n	80059ee <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80059e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059e6:	d102      	bne.n	80059ee <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80059e8:	4b5f      	ldr	r3, [pc, #380]	@ (8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80059ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059ec:	e010      	b.n	8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80059ee:	4b5c      	ldr	r3, [pc, #368]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059fa:	d106      	bne.n	8005a0a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80059fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a02:	d102      	bne.n	8005a0a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005a04:	4b59      	ldr	r3, [pc, #356]	@ (8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a08:	e002      	b.n	8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005a0e:	e386      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005a10:	e385      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005a12:	4b57      	ldr	r3, [pc, #348]	@ (8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a16:	e382      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a1c:	e37f      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005a1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a22:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8005a26:	430b      	orrs	r3, r1
 8005a28:	f040 80a7 	bne.w	8005b7a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005a2c:	4b4c      	ldr	r3, [pc, #304]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a30:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005a34:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a3c:	d055      	beq.n	8005aea <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8005a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a44:	f200 8096 	bhi.w	8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005a4e:	f000 8084 	beq.w	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8005a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a54:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005a58:	f200 808c 	bhi.w	8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a62:	d030      	beq.n	8005ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8005a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a6a:	f200 8083 	bhi.w	8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d004      	beq.n	8005a7e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8005a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a7a:	d012      	beq.n	8005aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8005a7c:	e07a      	b.n	8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a7e:	4b38      	ldr	r3, [pc, #224]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a8a:	d107      	bne.n	8005a9c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005a8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a90:	4618      	mov	r0, r3
 8005a92:	f000 fe0b 	bl	80066ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a9a:	e340      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005aa0:	e33d      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005aa2:	4b2f      	ldr	r3, [pc, #188]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005aaa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005aae:	d107      	bne.n	8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ab0:	f107 0318 	add.w	r3, r7, #24
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f000 fb51 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005abe:	e32e      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ac4:	e32b      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ac6:	4b26      	ldr	r3, [pc, #152]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ace:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ad2:	d107      	bne.n	8005ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ad4:	f107 030c 	add.w	r3, r7, #12
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f000 fc93 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ae2:	e31c      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ae8:	e319      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005aea:	4b1d      	ldr	r3, [pc, #116]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005af2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005af4:	4b1a      	ldr	r3, [pc, #104]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f003 0304 	and.w	r3, r3, #4
 8005afc:	2b04      	cmp	r3, #4
 8005afe:	d10c      	bne.n	8005b1a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8005b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d109      	bne.n	8005b1a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b06:	4b16      	ldr	r3, [pc, #88]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	08db      	lsrs	r3, r3, #3
 8005b0c:	f003 0303 	and.w	r3, r3, #3
 8005b10:	4a14      	ldr	r2, [pc, #80]	@ (8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005b12:	fa22 f303 	lsr.w	r3, r2, r3
 8005b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b18:	e01e      	b.n	8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005b1a:	4b11      	ldr	r3, [pc, #68]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b26:	d106      	bne.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8005b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b2e:	d102      	bne.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005b30:	4b0d      	ldr	r3, [pc, #52]	@ (8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b34:	e010      	b.n	8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005b36:	4b0a      	ldr	r3, [pc, #40]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b42:	d106      	bne.n	8005b52 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8005b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b4a:	d102      	bne.n	8005b52 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005b4c:	4b07      	ldr	r3, [pc, #28]	@ (8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b50:	e002      	b.n	8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005b52:	2300      	movs	r3, #0
 8005b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005b56:	e2e2      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005b58:	e2e1      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005b5a:	4b05      	ldr	r3, [pc, #20]	@ (8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b5e:	e2de      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005b60:	58024400 	.word	0x58024400
 8005b64:	03d09000 	.word	0x03d09000
 8005b68:	003d0900 	.word	0x003d0900
 8005b6c:	017d7840 	.word	0x017d7840
 8005b70:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8005b74:	2300      	movs	r3, #0
 8005b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b78:	e2d1      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b7e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005b82:	430b      	orrs	r3, r1
 8005b84:	f040 809c 	bne.w	8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005b88:	4b93      	ldr	r3, [pc, #588]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b8c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005b90:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b98:	d054      	beq.n	8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ba0:	f200 808b 	bhi.w	8005cba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005baa:	f000 8083 	beq.w	8005cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8005bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005bb4:	f200 8081 	bhi.w	8005cba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bbe:	d02f      	beq.n	8005c20 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8005bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bc6:	d878      	bhi.n	8005cba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d004      	beq.n	8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bd4:	d012      	beq.n	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8005bd6:	e070      	b.n	8005cba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005bd8:	4b7f      	ldr	r3, [pc, #508]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005be0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005be4:	d107      	bne.n	8005bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005bea:	4618      	mov	r0, r3
 8005bec:	f000 fd5e 	bl	80066ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005bf4:	e293      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bfa:	e290      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005bfc:	4b76      	ldr	r3, [pc, #472]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c08:	d107      	bne.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c0a:	f107 0318 	add.w	r3, r7, #24
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f000 faa4 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c18:	e281      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c1e:	e27e      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005c20:	4b6d      	ldr	r3, [pc, #436]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c2c:	d107      	bne.n	8005c3e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c2e:	f107 030c 	add.w	r3, r7, #12
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 fbe6 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c3c:	e26f      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c42:	e26c      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005c44:	4b64      	ldr	r3, [pc, #400]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c48:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005c4c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005c4e:	4b62      	ldr	r3, [pc, #392]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0304 	and.w	r3, r3, #4
 8005c56:	2b04      	cmp	r3, #4
 8005c58:	d10c      	bne.n	8005c74 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8005c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d109      	bne.n	8005c74 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c60:	4b5d      	ldr	r3, [pc, #372]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	08db      	lsrs	r3, r3, #3
 8005c66:	f003 0303 	and.w	r3, r3, #3
 8005c6a:	4a5c      	ldr	r2, [pc, #368]	@ (8005ddc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c72:	e01e      	b.n	8005cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005c74:	4b58      	ldr	r3, [pc, #352]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c80:	d106      	bne.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c88:	d102      	bne.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005c8a:	4b55      	ldr	r3, [pc, #340]	@ (8005de0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c8e:	e010      	b.n	8005cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005c90:	4b51      	ldr	r3, [pc, #324]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c9c:	d106      	bne.n	8005cac <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8005c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ca0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ca4:	d102      	bne.n	8005cac <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005ca6:	4b4f      	ldr	r3, [pc, #316]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005caa:	e002      	b.n	8005cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005cac:	2300      	movs	r3, #0
 8005cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005cb0:	e235      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005cb2:	e234      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005cb4:	4b4c      	ldr	r3, [pc, #304]	@ (8005de8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8005cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cb8:	e231      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cbe:	e22e      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005cc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cc4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005cc8:	430b      	orrs	r3, r1
 8005cca:	f040 808f 	bne.w	8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005cce:	4b42      	ldr	r3, [pc, #264]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cd2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8005cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cda:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005cde:	d06b      	beq.n	8005db8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8005ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ce6:	d874      	bhi.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005cee:	d056      	beq.n	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8005cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cf2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005cf6:	d86c      	bhi.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cfa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005cfe:	d03b      	beq.n	8005d78 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8005d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d02:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d06:	d864      	bhi.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d0e:	d021      	beq.n	8005d54 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d16:	d85c      	bhi.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d004      	beq.n	8005d28 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8005d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d24:	d004      	beq.n	8005d30 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8005d26:	e054      	b.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8005d28:	f7fe fa4c 	bl	80041c4 <HAL_RCC_GetPCLK1Freq>
 8005d2c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005d2e:	e1f6      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005d30:	4b29      	ldr	r3, [pc, #164]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d3c:	d107      	bne.n	8005d4e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d3e:	f107 0318 	add.w	r3, r7, #24
 8005d42:	4618      	mov	r0, r3
 8005d44:	f000 fa0a 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d4c:	e1e7      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d52:	e1e4      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d54:	4b20      	ldr	r3, [pc, #128]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d60:	d107      	bne.n	8005d72 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d62:	f107 030c 	add.w	r3, r7, #12
 8005d66:	4618      	mov	r0, r3
 8005d68:	f000 fb4c 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d70:	e1d5      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d72:	2300      	movs	r3, #0
 8005d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d76:	e1d2      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005d78:	4b17      	ldr	r3, [pc, #92]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0304 	and.w	r3, r3, #4
 8005d80:	2b04      	cmp	r3, #4
 8005d82:	d109      	bne.n	8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d84:	4b14      	ldr	r3, [pc, #80]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	08db      	lsrs	r3, r3, #3
 8005d8a:	f003 0303 	and.w	r3, r3, #3
 8005d8e:	4a13      	ldr	r2, [pc, #76]	@ (8005ddc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005d90:	fa22 f303 	lsr.w	r3, r2, r3
 8005d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d96:	e1c2      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d9c:	e1bf      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005da6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005daa:	d102      	bne.n	8005db2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8005dac:	4b0c      	ldr	r3, [pc, #48]	@ (8005de0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005db0:	e1b5      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005db2:	2300      	movs	r3, #0
 8005db4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005db6:	e1b2      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005db8:	4b07      	ldr	r3, [pc, #28]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005dc4:	d102      	bne.n	8005dcc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8005dc6:	4b07      	ldr	r3, [pc, #28]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005dca:	e1a8      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dd0:	e1a5      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dd6:	e1a2      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005dd8:	58024400 	.word	0x58024400
 8005ddc:	03d09000 	.word	0x03d09000
 8005de0:	003d0900 	.word	0x003d0900
 8005de4:	017d7840 	.word	0x017d7840
 8005de8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005df0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005df4:	430b      	orrs	r3, r1
 8005df6:	d173      	bne.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005df8:	4b9c      	ldr	r3, [pc, #624]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dfc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e00:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e08:	d02f      	beq.n	8005e6a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8005e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e10:	d863      	bhi.n	8005eda <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8005e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d004      	beq.n	8005e22 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8005e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e1e:	d012      	beq.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8005e20:	e05b      	b.n	8005eda <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e22:	4b92      	ldr	r3, [pc, #584]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e2e:	d107      	bne.n	8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e30:	f107 0318 	add.w	r3, r7, #24
 8005e34:	4618      	mov	r0, r3
 8005e36:	f000 f991 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e3e:	e16e      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e40:	2300      	movs	r3, #0
 8005e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e44:	e16b      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005e46:	4b89      	ldr	r3, [pc, #548]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e52:	d107      	bne.n	8005e64 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e54:	f107 030c 	add.w	r3, r7, #12
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f000 fad3 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e62:	e15c      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e64:	2300      	movs	r3, #0
 8005e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e68:	e159      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005e6a:	4b80      	ldr	r3, [pc, #512]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005e72:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005e74:	4b7d      	ldr	r3, [pc, #500]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0304 	and.w	r3, r3, #4
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	d10c      	bne.n	8005e9a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8005e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d109      	bne.n	8005e9a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e86:	4b79      	ldr	r3, [pc, #484]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	08db      	lsrs	r3, r3, #3
 8005e8c:	f003 0303 	and.w	r3, r3, #3
 8005e90:	4a77      	ldr	r2, [pc, #476]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005e92:	fa22 f303 	lsr.w	r3, r2, r3
 8005e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e98:	e01e      	b.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005e9a:	4b74      	ldr	r3, [pc, #464]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ea6:	d106      	bne.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8005ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005eae:	d102      	bne.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005eb0:	4b70      	ldr	r3, [pc, #448]	@ (8006074 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005eb4:	e010      	b.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005eb6:	4b6d      	ldr	r3, [pc, #436]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ebe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ec2:	d106      	bne.n	8005ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8005ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ec6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005eca:	d102      	bne.n	8005ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005ecc:	4b6a      	ldr	r3, [pc, #424]	@ (8006078 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ed0:	e002      	b.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005ed6:	e122      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005ed8:	e121      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005eda:	2300      	movs	r3, #0
 8005edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ede:	e11e      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005ee0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ee4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005ee8:	430b      	orrs	r3, r1
 8005eea:	d133      	bne.n	8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005eec:	4b5f      	ldr	r3, [pc, #380]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ef0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ef4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d004      	beq.n	8005f06 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005efe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f02:	d012      	beq.n	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8005f04:	e023      	b.n	8005f4e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005f06:	4b59      	ldr	r3, [pc, #356]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f12:	d107      	bne.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f000 fbc7 	bl	80066ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f22:	e0fc      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f24:	2300      	movs	r3, #0
 8005f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f28:	e0f9      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005f2a:	4b50      	ldr	r3, [pc, #320]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f36:	d107      	bne.n	8005f48 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f38:	f107 0318 	add.w	r3, r7, #24
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f000 f90d 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005f42:	6a3b      	ldr	r3, [r7, #32]
 8005f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f46:	e0ea      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f4c:	e0e7      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f52:	e0e4      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005f54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f58:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005f5c:	430b      	orrs	r3, r1
 8005f5e:	f040 808d 	bne.w	800607c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005f62:	4b42      	ldr	r3, [pc, #264]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f66:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8005f6a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f72:	d06b      	beq.n	800604c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8005f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f7a:	d874      	bhi.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f82:	d056      	beq.n	8006032 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8005f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f8a:	d86c      	bhi.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005f92:	d03b      	beq.n	800600c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8005f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005f9a:	d864      	bhi.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fa2:	d021      	beq.n	8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fa6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005faa:	d85c      	bhi.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d004      	beq.n	8005fbc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8005fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fb8:	d004      	beq.n	8005fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8005fba:	e054      	b.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8005fbc:	f000 f8b8 	bl	8006130 <HAL_RCCEx_GetD3PCLK1Freq>
 8005fc0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005fc2:	e0ac      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005fc4:	4b29      	ldr	r3, [pc, #164]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fcc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fd0:	d107      	bne.n	8005fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005fd2:	f107 0318 	add.w	r3, r7, #24
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f000 f8c0 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fe0:	e09d      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fe6:	e09a      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005fe8:	4b20      	ldr	r3, [pc, #128]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ff0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ff4:	d107      	bne.n	8006006 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ff6:	f107 030c 	add.w	r3, r7, #12
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f000 fa02 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006004:	e08b      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006006:	2300      	movs	r3, #0
 8006008:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800600a:	e088      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800600c:	4b17      	ldr	r3, [pc, #92]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0304 	and.w	r3, r3, #4
 8006014:	2b04      	cmp	r3, #4
 8006016:	d109      	bne.n	800602c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006018:	4b14      	ldr	r3, [pc, #80]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	08db      	lsrs	r3, r3, #3
 800601e:	f003 0303 	and.w	r3, r3, #3
 8006022:	4a13      	ldr	r2, [pc, #76]	@ (8006070 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006024:	fa22 f303 	lsr.w	r3, r2, r3
 8006028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800602a:	e078      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800602c:	2300      	movs	r3, #0
 800602e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006030:	e075      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006032:	4b0e      	ldr	r3, [pc, #56]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800603a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800603e:	d102      	bne.n	8006046 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8006040:	4b0c      	ldr	r3, [pc, #48]	@ (8006074 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006044:	e06b      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006046:	2300      	movs	r3, #0
 8006048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800604a:	e068      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800604c:	4b07      	ldr	r3, [pc, #28]	@ (800606c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006054:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006058:	d102      	bne.n	8006060 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800605a:	4b07      	ldr	r3, [pc, #28]	@ (8006078 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800605c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800605e:	e05e      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006060:	2300      	movs	r3, #0
 8006062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006064:	e05b      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006066:	2300      	movs	r3, #0
 8006068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800606a:	e058      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800606c:	58024400 	.word	0x58024400
 8006070:	03d09000 	.word	0x03d09000
 8006074:	003d0900 	.word	0x003d0900
 8006078:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800607c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006080:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006084:	430b      	orrs	r3, r1
 8006086:	d148      	bne.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006088:	4b27      	ldr	r3, [pc, #156]	@ (8006128 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800608a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800608c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006090:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006094:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006098:	d02a      	beq.n	80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800609a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800609c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060a0:	d838      	bhi.n	8006114 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80060a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d004      	beq.n	80060b2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80060a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060ae:	d00d      	beq.n	80060cc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80060b0:	e030      	b.n	8006114 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80060b2:	4b1d      	ldr	r3, [pc, #116]	@ (8006128 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060be:	d102      	bne.n	80060c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80060c0:	4b1a      	ldr	r3, [pc, #104]	@ (800612c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80060c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060c4:	e02b      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060c6:	2300      	movs	r3, #0
 80060c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060ca:	e028      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80060cc:	4b16      	ldr	r3, [pc, #88]	@ (8006128 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80060d8:	d107      	bne.n	80060ea <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80060da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80060de:	4618      	mov	r0, r3
 80060e0:	f000 fae4 	bl	80066ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80060e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060e8:	e019      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060ea:	2300      	movs	r3, #0
 80060ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060ee:	e016      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80060f0:	4b0d      	ldr	r3, [pc, #52]	@ (8006128 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060fc:	d107      	bne.n	800610e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80060fe:	f107 0318 	add.w	r3, r7, #24
 8006102:	4618      	mov	r0, r3
 8006104:	f000 f82a 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800610c:	e007      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800610e:	2300      	movs	r3, #0
 8006110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006112:	e004      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006114:	2300      	movs	r3, #0
 8006116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006118:	e001      	b.n	800611e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800611a:	2300      	movs	r3, #0
 800611c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800611e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006120:	4618      	mov	r0, r3
 8006122:	3740      	adds	r7, #64	@ 0x40
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}
 8006128:	58024400 	.word	0x58024400
 800612c:	017d7840 	.word	0x017d7840

08006130 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006134:	f7fe f816 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 8006138:	4602      	mov	r2, r0
 800613a:	4b06      	ldr	r3, [pc, #24]	@ (8006154 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800613c:	6a1b      	ldr	r3, [r3, #32]
 800613e:	091b      	lsrs	r3, r3, #4
 8006140:	f003 0307 	and.w	r3, r3, #7
 8006144:	4904      	ldr	r1, [pc, #16]	@ (8006158 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006146:	5ccb      	ldrb	r3, [r1, r3]
 8006148:	f003 031f 	and.w	r3, r3, #31
 800614c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006150:	4618      	mov	r0, r3
 8006152:	bd80      	pop	{r7, pc}
 8006154:	58024400 	.word	0x58024400
 8006158:	08007f7c 	.word	0x08007f7c

0800615c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800615c:	b480      	push	{r7}
 800615e:	b089      	sub	sp, #36	@ 0x24
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006164:	4ba1      	ldr	r3, [pc, #644]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006168:	f003 0303 	and.w	r3, r3, #3
 800616c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800616e:	4b9f      	ldr	r3, [pc, #636]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006172:	0b1b      	lsrs	r3, r3, #12
 8006174:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006178:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800617a:	4b9c      	ldr	r3, [pc, #624]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800617c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800617e:	091b      	lsrs	r3, r3, #4
 8006180:	f003 0301 	and.w	r3, r3, #1
 8006184:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006186:	4b99      	ldr	r3, [pc, #612]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800618a:	08db      	lsrs	r3, r3, #3
 800618c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	fb02 f303 	mul.w	r3, r2, r3
 8006196:	ee07 3a90 	vmov	s15, r3
 800619a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800619e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	f000 8111 	beq.w	80063cc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80061aa:	69bb      	ldr	r3, [r7, #24]
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	f000 8083 	beq.w	80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	2b02      	cmp	r3, #2
 80061b6:	f200 80a1 	bhi.w	80062fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d003      	beq.n	80061c8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80061c0:	69bb      	ldr	r3, [r7, #24]
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d056      	beq.n	8006274 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80061c6:	e099      	b.n	80062fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061c8:	4b88      	ldr	r3, [pc, #544]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 0320 	and.w	r3, r3, #32
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d02d      	beq.n	8006230 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061d4:	4b85      	ldr	r3, [pc, #532]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	08db      	lsrs	r3, r3, #3
 80061da:	f003 0303 	and.w	r3, r3, #3
 80061de:	4a84      	ldr	r2, [pc, #528]	@ (80063f0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80061e0:	fa22 f303 	lsr.w	r3, r2, r3
 80061e4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	ee07 3a90 	vmov	s15, r3
 80061ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	ee07 3a90 	vmov	s15, r3
 80061f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061fe:	4b7b      	ldr	r3, [pc, #492]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006202:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006206:	ee07 3a90 	vmov	s15, r3
 800620a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800620e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006212:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80063f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006216:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800621a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800621e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006222:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800622a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800622e:	e087      	b.n	8006340 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	ee07 3a90 	vmov	s15, r3
 8006236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800623a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80063f8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800623e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006242:	4b6a      	ldr	r3, [pc, #424]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006246:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800624a:	ee07 3a90 	vmov	s15, r3
 800624e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006252:	ed97 6a03 	vldr	s12, [r7, #12]
 8006256:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80063f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800625a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800625e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006262:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006266:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800626a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800626e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006272:	e065      	b.n	8006340 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	ee07 3a90 	vmov	s15, r3
 800627a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800627e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80063fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006282:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006286:	4b59      	ldr	r3, [pc, #356]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800628a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800628e:	ee07 3a90 	vmov	s15, r3
 8006292:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006296:	ed97 6a03 	vldr	s12, [r7, #12]
 800629a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80063f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800629e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062b6:	e043      	b.n	8006340 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	ee07 3a90 	vmov	s15, r3
 80062be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062c2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006400 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80062c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ca:	4b48      	ldr	r3, [pc, #288]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062d2:	ee07 3a90 	vmov	s15, r3
 80062d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062da:	ed97 6a03 	vldr	s12, [r7, #12]
 80062de:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80063f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80062e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062fa:	e021      	b.n	8006340 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	ee07 3a90 	vmov	s15, r3
 8006302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006306:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80063fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800630a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800630e:	4b37      	ldr	r3, [pc, #220]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006316:	ee07 3a90 	vmov	s15, r3
 800631a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800631e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006322:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80063f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006326:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800632a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800632e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006332:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800633a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800633e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006340:	4b2a      	ldr	r3, [pc, #168]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006344:	0a5b      	lsrs	r3, r3, #9
 8006346:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800634a:	ee07 3a90 	vmov	s15, r3
 800634e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006352:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006356:	ee37 7a87 	vadd.f32	s14, s15, s14
 800635a:	edd7 6a07 	vldr	s13, [r7, #28]
 800635e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006362:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006366:	ee17 2a90 	vmov	r2, s15
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800636e:	4b1f      	ldr	r3, [pc, #124]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006372:	0c1b      	lsrs	r3, r3, #16
 8006374:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006378:	ee07 3a90 	vmov	s15, r3
 800637c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006380:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006384:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006388:	edd7 6a07 	vldr	s13, [r7, #28]
 800638c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006390:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006394:	ee17 2a90 	vmov	r2, s15
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800639c:	4b13      	ldr	r3, [pc, #76]	@ (80063ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800639e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063a0:	0e1b      	lsrs	r3, r3, #24
 80063a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063a6:	ee07 3a90 	vmov	s15, r3
 80063aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80063ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063c2:	ee17 2a90 	vmov	r2, s15
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80063ca:	e008      	b.n	80063de <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	609a      	str	r2, [r3, #8]
}
 80063de:	bf00      	nop
 80063e0:	3724      	adds	r7, #36	@ 0x24
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	58024400 	.word	0x58024400
 80063f0:	03d09000 	.word	0x03d09000
 80063f4:	46000000 	.word	0x46000000
 80063f8:	4c742400 	.word	0x4c742400
 80063fc:	4a742400 	.word	0x4a742400
 8006400:	4bbebc20 	.word	0x4bbebc20

08006404 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006404:	b480      	push	{r7}
 8006406:	b089      	sub	sp, #36	@ 0x24
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800640c:	4ba1      	ldr	r3, [pc, #644]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800640e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006410:	f003 0303 	and.w	r3, r3, #3
 8006414:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006416:	4b9f      	ldr	r3, [pc, #636]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800641a:	0d1b      	lsrs	r3, r3, #20
 800641c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006420:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006422:	4b9c      	ldr	r3, [pc, #624]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006426:	0a1b      	lsrs	r3, r3, #8
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800642e:	4b99      	ldr	r3, [pc, #612]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006432:	08db      	lsrs	r3, r3, #3
 8006434:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006438:	693a      	ldr	r2, [r7, #16]
 800643a:	fb02 f303 	mul.w	r3, r2, r3
 800643e:	ee07 3a90 	vmov	s15, r3
 8006442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006446:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 8111 	beq.w	8006674 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	2b02      	cmp	r3, #2
 8006456:	f000 8083 	beq.w	8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	2b02      	cmp	r3, #2
 800645e:	f200 80a1 	bhi.w	80065a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d003      	beq.n	8006470 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	2b01      	cmp	r3, #1
 800646c:	d056      	beq.n	800651c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800646e:	e099      	b.n	80065a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006470:	4b88      	ldr	r3, [pc, #544]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 0320 	and.w	r3, r3, #32
 8006478:	2b00      	cmp	r3, #0
 800647a:	d02d      	beq.n	80064d8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800647c:	4b85      	ldr	r3, [pc, #532]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	08db      	lsrs	r3, r3, #3
 8006482:	f003 0303 	and.w	r3, r3, #3
 8006486:	4a84      	ldr	r2, [pc, #528]	@ (8006698 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006488:	fa22 f303 	lsr.w	r3, r2, r3
 800648c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	ee07 3a90 	vmov	s15, r3
 8006494:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	ee07 3a90 	vmov	s15, r3
 800649e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064a6:	4b7b      	ldr	r3, [pc, #492]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064ae:	ee07 3a90 	vmov	s15, r3
 80064b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80064ba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800669c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80064be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064d2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80064d6:	e087      	b.n	80065e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	ee07 3a90 	vmov	s15, r3
 80064de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064e2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80066a0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80064e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064ea:	4b6a      	ldr	r3, [pc, #424]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064f2:	ee07 3a90 	vmov	s15, r3
 80064f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80064fe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800669c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006502:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006506:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800650a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800650e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006516:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800651a:	e065      	b.n	80065e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	ee07 3a90 	vmov	s15, r3
 8006522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006526:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80066a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800652a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800652e:	4b59      	ldr	r3, [pc, #356]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006536:	ee07 3a90 	vmov	s15, r3
 800653a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800653e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006542:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800669c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006546:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800654a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800654e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006552:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800655a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800655e:	e043      	b.n	80065e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	ee07 3a90 	vmov	s15, r3
 8006566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800656a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80066a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800656e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006572:	4b48      	ldr	r3, [pc, #288]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006576:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800657a:	ee07 3a90 	vmov	s15, r3
 800657e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006582:	ed97 6a03 	vldr	s12, [r7, #12]
 8006586:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800669c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800658a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800658e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006592:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006596:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800659a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800659e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065a2:	e021      	b.n	80065e8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	ee07 3a90 	vmov	s15, r3
 80065aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80066a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80065b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065b6:	4b37      	ldr	r3, [pc, #220]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065be:	ee07 3a90 	vmov	s15, r3
 80065c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80065ca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800669c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80065ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065e6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80065e8:	4b2a      	ldr	r3, [pc, #168]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ec:	0a5b      	lsrs	r3, r3, #9
 80065ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065f2:	ee07 3a90 	vmov	s15, r3
 80065f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006602:	edd7 6a07 	vldr	s13, [r7, #28]
 8006606:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800660a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800660e:	ee17 2a90 	vmov	r2, s15
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006616:	4b1f      	ldr	r3, [pc, #124]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800661a:	0c1b      	lsrs	r3, r3, #16
 800661c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006620:	ee07 3a90 	vmov	s15, r3
 8006624:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006628:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800662c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006630:	edd7 6a07 	vldr	s13, [r7, #28]
 8006634:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006638:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800663c:	ee17 2a90 	vmov	r2, s15
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006644:	4b13      	ldr	r3, [pc, #76]	@ (8006694 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006648:	0e1b      	lsrs	r3, r3, #24
 800664a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800664e:	ee07 3a90 	vmov	s15, r3
 8006652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006656:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800665a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800665e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006662:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006666:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800666a:	ee17 2a90 	vmov	r2, s15
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006672:	e008      	b.n	8006686 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2200      	movs	r2, #0
 8006678:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	609a      	str	r2, [r3, #8]
}
 8006686:	bf00      	nop
 8006688:	3724      	adds	r7, #36	@ 0x24
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	58024400 	.word	0x58024400
 8006698:	03d09000 	.word	0x03d09000
 800669c:	46000000 	.word	0x46000000
 80066a0:	4c742400 	.word	0x4c742400
 80066a4:	4a742400 	.word	0x4a742400
 80066a8:	4bbebc20 	.word	0x4bbebc20

080066ac <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b089      	sub	sp, #36	@ 0x24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80066b4:	4ba0      	ldr	r3, [pc, #640]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b8:	f003 0303 	and.w	r3, r3, #3
 80066bc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80066be:	4b9e      	ldr	r3, [pc, #632]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c2:	091b      	lsrs	r3, r3, #4
 80066c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066c8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80066ca:	4b9b      	ldr	r3, [pc, #620]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80066d4:	4b98      	ldr	r3, [pc, #608]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066d8:	08db      	lsrs	r3, r3, #3
 80066da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80066de:	693a      	ldr	r2, [r7, #16]
 80066e0:	fb02 f303 	mul.w	r3, r2, r3
 80066e4:	ee07 3a90 	vmov	s15, r3
 80066e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ec:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f000 8111 	beq.w	800691a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	2b02      	cmp	r3, #2
 80066fc:	f000 8083 	beq.w	8006806 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	2b02      	cmp	r3, #2
 8006704:	f200 80a1 	bhi.w	800684a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d003      	beq.n	8006716 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d056      	beq.n	80067c2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006714:	e099      	b.n	800684a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006716:	4b88      	ldr	r3, [pc, #544]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 0320 	and.w	r3, r3, #32
 800671e:	2b00      	cmp	r3, #0
 8006720:	d02d      	beq.n	800677e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006722:	4b85      	ldr	r3, [pc, #532]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	08db      	lsrs	r3, r3, #3
 8006728:	f003 0303 	and.w	r3, r3, #3
 800672c:	4a83      	ldr	r2, [pc, #524]	@ (800693c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800672e:	fa22 f303 	lsr.w	r3, r2, r3
 8006732:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	ee07 3a90 	vmov	s15, r3
 800673a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	ee07 3a90 	vmov	s15, r3
 8006744:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006748:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800674c:	4b7a      	ldr	r3, [pc, #488]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800674e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006754:	ee07 3a90 	vmov	s15, r3
 8006758:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800675c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006760:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8006940 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006764:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006768:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800676c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006770:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006774:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006778:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800677c:	e087      	b.n	800688e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	ee07 3a90 	vmov	s15, r3
 8006784:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006788:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8006944 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800678c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006790:	4b69      	ldr	r3, [pc, #420]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006798:	ee07 3a90 	vmov	s15, r3
 800679c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067a0:	ed97 6a03 	vldr	s12, [r7, #12]
 80067a4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8006940 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80067a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067bc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067c0:	e065      	b.n	800688e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	ee07 3a90 	vmov	s15, r3
 80067c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067cc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8006948 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80067d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067d4:	4b58      	ldr	r3, [pc, #352]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80067d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067dc:	ee07 3a90 	vmov	s15, r3
 80067e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067e4:	ed97 6a03 	vldr	s12, [r7, #12]
 80067e8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8006940 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80067ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006800:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006804:	e043      	b.n	800688e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	ee07 3a90 	vmov	s15, r3
 800680c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006810:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800694c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8006814:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006818:	4b47      	ldr	r3, [pc, #284]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800681a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800681c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006820:	ee07 3a90 	vmov	s15, r3
 8006824:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006828:	ed97 6a03 	vldr	s12, [r7, #12]
 800682c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8006940 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006830:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006834:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006838:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800683c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006840:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006844:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006848:	e021      	b.n	800688e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	ee07 3a90 	vmov	s15, r3
 8006850:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006854:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8006944 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006858:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800685c:	4b36      	ldr	r3, [pc, #216]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800685e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006864:	ee07 3a90 	vmov	s15, r3
 8006868:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800686c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006870:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006940 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006874:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006878:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800687c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006880:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006884:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006888:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800688c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800688e:	4b2a      	ldr	r3, [pc, #168]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006892:	0a5b      	lsrs	r3, r3, #9
 8006894:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006898:	ee07 3a90 	vmov	s15, r3
 800689c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80068ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068b4:	ee17 2a90 	vmov	r2, s15
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80068bc:	4b1e      	ldr	r3, [pc, #120]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80068be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068c0:	0c1b      	lsrs	r3, r3, #16
 80068c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068c6:	ee07 3a90 	vmov	s15, r3
 80068ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80068da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068e2:	ee17 2a90 	vmov	r2, s15
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80068ea:	4b13      	ldr	r3, [pc, #76]	@ (8006938 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80068ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ee:	0e1b      	lsrs	r3, r3, #24
 80068f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068f4:	ee07 3a90 	vmov	s15, r3
 80068f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006900:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006904:	edd7 6a07 	vldr	s13, [r7, #28]
 8006908:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800690c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006910:	ee17 2a90 	vmov	r2, s15
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006918:	e008      	b.n	800692c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	609a      	str	r2, [r3, #8]
}
 800692c:	bf00      	nop
 800692e:	3724      	adds	r7, #36	@ 0x24
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr
 8006938:	58024400 	.word	0x58024400
 800693c:	03d09000 	.word	0x03d09000
 8006940:	46000000 	.word	0x46000000
 8006944:	4c742400 	.word	0x4c742400
 8006948:	4a742400 	.word	0x4a742400
 800694c:	4bbebc20 	.word	0x4bbebc20

08006950 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800695a:	2300      	movs	r3, #0
 800695c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800695e:	4b53      	ldr	r3, [pc, #332]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006962:	f003 0303 	and.w	r3, r3, #3
 8006966:	2b03      	cmp	r3, #3
 8006968:	d101      	bne.n	800696e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e099      	b.n	8006aa2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800696e:	4b4f      	ldr	r3, [pc, #316]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a4e      	ldr	r2, [pc, #312]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006974:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006978:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800697a:	f7fa fd2d 	bl	80013d8 <HAL_GetTick>
 800697e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006980:	e008      	b.n	8006994 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006982:	f7fa fd29 	bl	80013d8 <HAL_GetTick>
 8006986:	4602      	mov	r2, r0
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	2b02      	cmp	r3, #2
 800698e:	d901      	bls.n	8006994 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e086      	b.n	8006aa2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006994:	4b45      	ldr	r3, [pc, #276]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800699c:	2b00      	cmp	r3, #0
 800699e:	d1f0      	bne.n	8006982 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80069a0:	4b42      	ldr	r3, [pc, #264]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 80069a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	031b      	lsls	r3, r3, #12
 80069ae:	493f      	ldr	r1, [pc, #252]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 80069b0:	4313      	orrs	r3, r2
 80069b2:	628b      	str	r3, [r1, #40]	@ 0x28
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	3b01      	subs	r3, #1
 80069ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	3b01      	subs	r3, #1
 80069c4:	025b      	lsls	r3, r3, #9
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	431a      	orrs	r2, r3
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	3b01      	subs	r3, #1
 80069d0:	041b      	lsls	r3, r3, #16
 80069d2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80069d6:	431a      	orrs	r2, r3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	3b01      	subs	r3, #1
 80069de:	061b      	lsls	r3, r3, #24
 80069e0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80069e4:	4931      	ldr	r1, [pc, #196]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80069ea:	4b30      	ldr	r3, [pc, #192]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 80069ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	695b      	ldr	r3, [r3, #20]
 80069f6:	492d      	ldr	r1, [pc, #180]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 80069f8:	4313      	orrs	r3, r2
 80069fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80069fc:	4b2b      	ldr	r3, [pc, #172]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 80069fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a00:	f023 0220 	bic.w	r2, r3, #32
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	699b      	ldr	r3, [r3, #24]
 8006a08:	4928      	ldr	r1, [pc, #160]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006a0e:	4b27      	ldr	r3, [pc, #156]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a12:	4a26      	ldr	r2, [pc, #152]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a14:	f023 0310 	bic.w	r3, r3, #16
 8006a18:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006a1a:	4b24      	ldr	r3, [pc, #144]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a1e:	4b24      	ldr	r3, [pc, #144]	@ (8006ab0 <RCCEx_PLL2_Config+0x160>)
 8006a20:	4013      	ands	r3, r2
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	69d2      	ldr	r2, [r2, #28]
 8006a26:	00d2      	lsls	r2, r2, #3
 8006a28:	4920      	ldr	r1, [pc, #128]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a32:	4a1e      	ldr	r2, [pc, #120]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a34:	f043 0310 	orr.w	r3, r3, #16
 8006a38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d106      	bne.n	8006a4e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006a40:	4b1a      	ldr	r3, [pc, #104]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a44:	4a19      	ldr	r2, [pc, #100]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a46:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006a4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006a4c:	e00f      	b.n	8006a6e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d106      	bne.n	8006a62 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006a54:	4b15      	ldr	r3, [pc, #84]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a58:	4a14      	ldr	r2, [pc, #80]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006a60:	e005      	b.n	8006a6e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006a62:	4b12      	ldr	r3, [pc, #72]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a66:	4a11      	ldr	r2, [pc, #68]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006a6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a0e      	ldr	r2, [pc, #56]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a74:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006a78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a7a:	f7fa fcad 	bl	80013d8 <HAL_GetTick>
 8006a7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006a80:	e008      	b.n	8006a94 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006a82:	f7fa fca9 	bl	80013d8 <HAL_GetTick>
 8006a86:	4602      	mov	r2, r0
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	1ad3      	subs	r3, r2, r3
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	d901      	bls.n	8006a94 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006a90:	2303      	movs	r3, #3
 8006a92:	e006      	b.n	8006aa2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006a94:	4b05      	ldr	r3, [pc, #20]	@ (8006aac <RCCEx_PLL2_Config+0x15c>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d0f0      	beq.n	8006a82 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3710      	adds	r7, #16
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	58024400 	.word	0x58024400
 8006ab0:	ffff0007 	.word	0xffff0007

08006ab4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006ac2:	4b53      	ldr	r3, [pc, #332]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ac6:	f003 0303 	and.w	r3, r3, #3
 8006aca:	2b03      	cmp	r3, #3
 8006acc:	d101      	bne.n	8006ad2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e099      	b.n	8006c06 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006ad2:	4b4f      	ldr	r3, [pc, #316]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a4e      	ldr	r2, [pc, #312]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006ad8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006adc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ade:	f7fa fc7b 	bl	80013d8 <HAL_GetTick>
 8006ae2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006ae4:	e008      	b.n	8006af8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006ae6:	f7fa fc77 	bl	80013d8 <HAL_GetTick>
 8006aea:	4602      	mov	r2, r0
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	1ad3      	subs	r3, r2, r3
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	d901      	bls.n	8006af8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e086      	b.n	8006c06 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006af8:	4b45      	ldr	r3, [pc, #276]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d1f0      	bne.n	8006ae6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006b04:	4b42      	ldr	r3, [pc, #264]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b08:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	051b      	lsls	r3, r3, #20
 8006b12:	493f      	ldr	r1, [pc, #252]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b14:	4313      	orrs	r3, r2
 8006b16:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	3b01      	subs	r3, #1
 8006b28:	025b      	lsls	r3, r3, #9
 8006b2a:	b29b      	uxth	r3, r3
 8006b2c:	431a      	orrs	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	3b01      	subs	r3, #1
 8006b34:	041b      	lsls	r3, r3, #16
 8006b36:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006b3a:	431a      	orrs	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	691b      	ldr	r3, [r3, #16]
 8006b40:	3b01      	subs	r3, #1
 8006b42:	061b      	lsls	r3, r3, #24
 8006b44:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006b48:	4931      	ldr	r1, [pc, #196]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006b4e:	4b30      	ldr	r3, [pc, #192]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b52:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	695b      	ldr	r3, [r3, #20]
 8006b5a:	492d      	ldr	r1, [pc, #180]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006b60:	4b2b      	ldr	r3, [pc, #172]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b64:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	699b      	ldr	r3, [r3, #24]
 8006b6c:	4928      	ldr	r1, [pc, #160]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006b72:	4b27      	ldr	r3, [pc, #156]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b76:	4a26      	ldr	r2, [pc, #152]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006b7e:	4b24      	ldr	r3, [pc, #144]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b82:	4b24      	ldr	r3, [pc, #144]	@ (8006c14 <RCCEx_PLL3_Config+0x160>)
 8006b84:	4013      	ands	r3, r2
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	69d2      	ldr	r2, [r2, #28]
 8006b8a:	00d2      	lsls	r2, r2, #3
 8006b8c:	4920      	ldr	r1, [pc, #128]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006b92:	4b1f      	ldr	r3, [pc, #124]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b96:	4a1e      	ldr	r2, [pc, #120]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d106      	bne.n	8006bb2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba8:	4a19      	ldr	r2, [pc, #100]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006baa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006bae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006bb0:	e00f      	b.n	8006bd2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d106      	bne.n	8006bc6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006bb8:	4b15      	ldr	r3, [pc, #84]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bbc:	4a14      	ldr	r2, [pc, #80]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006bbe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006bc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006bc4:	e005      	b.n	8006bd2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006bc6:	4b12      	ldr	r3, [pc, #72]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bca:	4a11      	ldr	r2, [pc, #68]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006bcc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006bd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bde:	f7fa fbfb 	bl	80013d8 <HAL_GetTick>
 8006be2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006be4:	e008      	b.n	8006bf8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006be6:	f7fa fbf7 	bl	80013d8 <HAL_GetTick>
 8006bea:	4602      	mov	r2, r0
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	1ad3      	subs	r3, r2, r3
 8006bf0:	2b02      	cmp	r3, #2
 8006bf2:	d901      	bls.n	8006bf8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006bf4:	2303      	movs	r3, #3
 8006bf6:	e006      	b.n	8006c06 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006bf8:	4b05      	ldr	r3, [pc, #20]	@ (8006c10 <RCCEx_PLL3_Config+0x15c>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d0f0      	beq.n	8006be6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3710      	adds	r7, #16
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	58024400 	.word	0x58024400
 8006c14:	ffff0007 	.word	0xffff0007

08006c18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d101      	bne.n	8006c2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e042      	b.n	8006cb0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d106      	bne.n	8006c42 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f7fa f977 	bl	8000f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2224      	movs	r2, #36	@ 0x24
 8006c46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f022 0201 	bic.w	r2, r2, #1
 8006c58:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d002      	beq.n	8006c68 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 fd90 	bl	8007788 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 f825 	bl	8006cb8 <UART_SetConfig>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d101      	bne.n	8006c78 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e01b      	b.n	8006cb0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	689a      	ldr	r2, [r3, #8]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c96:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f042 0201 	orr.w	r2, r2, #1
 8006ca6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 fe0f 	bl	80078cc <UART_CheckIdleState>
 8006cae:	4603      	mov	r3, r0
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	3708      	adds	r7, #8
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cbc:	b092      	sub	sp, #72	@ 0x48
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	689a      	ldr	r2, [r3, #8]
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	691b      	ldr	r3, [r3, #16]
 8006cd0:	431a      	orrs	r2, r3
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	431a      	orrs	r2, r3
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	69db      	ldr	r3, [r3, #28]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	4bbe      	ldr	r3, [pc, #760]	@ (8006fe0 <UART_SetConfig+0x328>)
 8006ce8:	4013      	ands	r3, r2
 8006cea:	697a      	ldr	r2, [r7, #20]
 8006cec:	6812      	ldr	r2, [r2, #0]
 8006cee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006cf0:	430b      	orrs	r3, r1
 8006cf2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	68da      	ldr	r2, [r3, #12]
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	430a      	orrs	r2, r1
 8006d08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	699b      	ldr	r3, [r3, #24]
 8006d0e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4ab3      	ldr	r2, [pc, #716]	@ (8006fe4 <UART_SetConfig+0x32c>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d004      	beq.n	8006d24 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	6a1b      	ldr	r3, [r3, #32]
 8006d1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d20:	4313      	orrs	r3, r2
 8006d22:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689a      	ldr	r2, [r3, #8]
 8006d2a:	4baf      	ldr	r3, [pc, #700]	@ (8006fe8 <UART_SetConfig+0x330>)
 8006d2c:	4013      	ands	r3, r2
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	6812      	ldr	r2, [r2, #0]
 8006d32:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006d34:	430b      	orrs	r3, r1
 8006d36:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d3e:	f023 010f 	bic.w	r1, r3, #15
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	430a      	orrs	r2, r1
 8006d4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4aa6      	ldr	r2, [pc, #664]	@ (8006fec <UART_SetConfig+0x334>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d177      	bne.n	8006e48 <UART_SetConfig+0x190>
 8006d58:	4ba5      	ldr	r3, [pc, #660]	@ (8006ff0 <UART_SetConfig+0x338>)
 8006d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d60:	2b28      	cmp	r3, #40	@ 0x28
 8006d62:	d86d      	bhi.n	8006e40 <UART_SetConfig+0x188>
 8006d64:	a201      	add	r2, pc, #4	@ (adr r2, 8006d6c <UART_SetConfig+0xb4>)
 8006d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d6a:	bf00      	nop
 8006d6c:	08006e11 	.word	0x08006e11
 8006d70:	08006e41 	.word	0x08006e41
 8006d74:	08006e41 	.word	0x08006e41
 8006d78:	08006e41 	.word	0x08006e41
 8006d7c:	08006e41 	.word	0x08006e41
 8006d80:	08006e41 	.word	0x08006e41
 8006d84:	08006e41 	.word	0x08006e41
 8006d88:	08006e41 	.word	0x08006e41
 8006d8c:	08006e19 	.word	0x08006e19
 8006d90:	08006e41 	.word	0x08006e41
 8006d94:	08006e41 	.word	0x08006e41
 8006d98:	08006e41 	.word	0x08006e41
 8006d9c:	08006e41 	.word	0x08006e41
 8006da0:	08006e41 	.word	0x08006e41
 8006da4:	08006e41 	.word	0x08006e41
 8006da8:	08006e41 	.word	0x08006e41
 8006dac:	08006e21 	.word	0x08006e21
 8006db0:	08006e41 	.word	0x08006e41
 8006db4:	08006e41 	.word	0x08006e41
 8006db8:	08006e41 	.word	0x08006e41
 8006dbc:	08006e41 	.word	0x08006e41
 8006dc0:	08006e41 	.word	0x08006e41
 8006dc4:	08006e41 	.word	0x08006e41
 8006dc8:	08006e41 	.word	0x08006e41
 8006dcc:	08006e29 	.word	0x08006e29
 8006dd0:	08006e41 	.word	0x08006e41
 8006dd4:	08006e41 	.word	0x08006e41
 8006dd8:	08006e41 	.word	0x08006e41
 8006ddc:	08006e41 	.word	0x08006e41
 8006de0:	08006e41 	.word	0x08006e41
 8006de4:	08006e41 	.word	0x08006e41
 8006de8:	08006e41 	.word	0x08006e41
 8006dec:	08006e31 	.word	0x08006e31
 8006df0:	08006e41 	.word	0x08006e41
 8006df4:	08006e41 	.word	0x08006e41
 8006df8:	08006e41 	.word	0x08006e41
 8006dfc:	08006e41 	.word	0x08006e41
 8006e00:	08006e41 	.word	0x08006e41
 8006e04:	08006e41 	.word	0x08006e41
 8006e08:	08006e41 	.word	0x08006e41
 8006e0c:	08006e39 	.word	0x08006e39
 8006e10:	2301      	movs	r3, #1
 8006e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e16:	e222      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e18:	2304      	movs	r3, #4
 8006e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e1e:	e21e      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e20:	2308      	movs	r3, #8
 8006e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e26:	e21a      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e28:	2310      	movs	r3, #16
 8006e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e2e:	e216      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e30:	2320      	movs	r3, #32
 8006e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e36:	e212      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e38:	2340      	movs	r3, #64	@ 0x40
 8006e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e3e:	e20e      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e40:	2380      	movs	r3, #128	@ 0x80
 8006e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e46:	e20a      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a69      	ldr	r2, [pc, #420]	@ (8006ff4 <UART_SetConfig+0x33c>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d130      	bne.n	8006eb4 <UART_SetConfig+0x1fc>
 8006e52:	4b67      	ldr	r3, [pc, #412]	@ (8006ff0 <UART_SetConfig+0x338>)
 8006e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e56:	f003 0307 	and.w	r3, r3, #7
 8006e5a:	2b05      	cmp	r3, #5
 8006e5c:	d826      	bhi.n	8006eac <UART_SetConfig+0x1f4>
 8006e5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e64 <UART_SetConfig+0x1ac>)
 8006e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e64:	08006e7d 	.word	0x08006e7d
 8006e68:	08006e85 	.word	0x08006e85
 8006e6c:	08006e8d 	.word	0x08006e8d
 8006e70:	08006e95 	.word	0x08006e95
 8006e74:	08006e9d 	.word	0x08006e9d
 8006e78:	08006ea5 	.word	0x08006ea5
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e82:	e1ec      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e84:	2304      	movs	r3, #4
 8006e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e8a:	e1e8      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e8c:	2308      	movs	r3, #8
 8006e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e92:	e1e4      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e94:	2310      	movs	r3, #16
 8006e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e9a:	e1e0      	b.n	800725e <UART_SetConfig+0x5a6>
 8006e9c:	2320      	movs	r3, #32
 8006e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ea2:	e1dc      	b.n	800725e <UART_SetConfig+0x5a6>
 8006ea4:	2340      	movs	r3, #64	@ 0x40
 8006ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eaa:	e1d8      	b.n	800725e <UART_SetConfig+0x5a6>
 8006eac:	2380      	movs	r3, #128	@ 0x80
 8006eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eb2:	e1d4      	b.n	800725e <UART_SetConfig+0x5a6>
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a4f      	ldr	r2, [pc, #316]	@ (8006ff8 <UART_SetConfig+0x340>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d130      	bne.n	8006f20 <UART_SetConfig+0x268>
 8006ebe:	4b4c      	ldr	r3, [pc, #304]	@ (8006ff0 <UART_SetConfig+0x338>)
 8006ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ec2:	f003 0307 	and.w	r3, r3, #7
 8006ec6:	2b05      	cmp	r3, #5
 8006ec8:	d826      	bhi.n	8006f18 <UART_SetConfig+0x260>
 8006eca:	a201      	add	r2, pc, #4	@ (adr r2, 8006ed0 <UART_SetConfig+0x218>)
 8006ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed0:	08006ee9 	.word	0x08006ee9
 8006ed4:	08006ef1 	.word	0x08006ef1
 8006ed8:	08006ef9 	.word	0x08006ef9
 8006edc:	08006f01 	.word	0x08006f01
 8006ee0:	08006f09 	.word	0x08006f09
 8006ee4:	08006f11 	.word	0x08006f11
 8006ee8:	2300      	movs	r3, #0
 8006eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eee:	e1b6      	b.n	800725e <UART_SetConfig+0x5a6>
 8006ef0:	2304      	movs	r3, #4
 8006ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ef6:	e1b2      	b.n	800725e <UART_SetConfig+0x5a6>
 8006ef8:	2308      	movs	r3, #8
 8006efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006efe:	e1ae      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f00:	2310      	movs	r3, #16
 8006f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f06:	e1aa      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f08:	2320      	movs	r3, #32
 8006f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f0e:	e1a6      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f10:	2340      	movs	r3, #64	@ 0x40
 8006f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f16:	e1a2      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f18:	2380      	movs	r3, #128	@ 0x80
 8006f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f1e:	e19e      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a35      	ldr	r2, [pc, #212]	@ (8006ffc <UART_SetConfig+0x344>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d130      	bne.n	8006f8c <UART_SetConfig+0x2d4>
 8006f2a:	4b31      	ldr	r3, [pc, #196]	@ (8006ff0 <UART_SetConfig+0x338>)
 8006f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f2e:	f003 0307 	and.w	r3, r3, #7
 8006f32:	2b05      	cmp	r3, #5
 8006f34:	d826      	bhi.n	8006f84 <UART_SetConfig+0x2cc>
 8006f36:	a201      	add	r2, pc, #4	@ (adr r2, 8006f3c <UART_SetConfig+0x284>)
 8006f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3c:	08006f55 	.word	0x08006f55
 8006f40:	08006f5d 	.word	0x08006f5d
 8006f44:	08006f65 	.word	0x08006f65
 8006f48:	08006f6d 	.word	0x08006f6d
 8006f4c:	08006f75 	.word	0x08006f75
 8006f50:	08006f7d 	.word	0x08006f7d
 8006f54:	2300      	movs	r3, #0
 8006f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f5a:	e180      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f5c:	2304      	movs	r3, #4
 8006f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f62:	e17c      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f64:	2308      	movs	r3, #8
 8006f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f6a:	e178      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f6c:	2310      	movs	r3, #16
 8006f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f72:	e174      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f74:	2320      	movs	r3, #32
 8006f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f7a:	e170      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f7c:	2340      	movs	r3, #64	@ 0x40
 8006f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f82:	e16c      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f84:	2380      	movs	r3, #128	@ 0x80
 8006f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f8a:	e168      	b.n	800725e <UART_SetConfig+0x5a6>
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a1b      	ldr	r2, [pc, #108]	@ (8007000 <UART_SetConfig+0x348>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d142      	bne.n	800701c <UART_SetConfig+0x364>
 8006f96:	4b16      	ldr	r3, [pc, #88]	@ (8006ff0 <UART_SetConfig+0x338>)
 8006f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f9a:	f003 0307 	and.w	r3, r3, #7
 8006f9e:	2b05      	cmp	r3, #5
 8006fa0:	d838      	bhi.n	8007014 <UART_SetConfig+0x35c>
 8006fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8006fa8 <UART_SetConfig+0x2f0>)
 8006fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fa8:	08006fc1 	.word	0x08006fc1
 8006fac:	08006fc9 	.word	0x08006fc9
 8006fb0:	08006fd1 	.word	0x08006fd1
 8006fb4:	08006fd9 	.word	0x08006fd9
 8006fb8:	08007005 	.word	0x08007005
 8006fbc:	0800700d 	.word	0x0800700d
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fc6:	e14a      	b.n	800725e <UART_SetConfig+0x5a6>
 8006fc8:	2304      	movs	r3, #4
 8006fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fce:	e146      	b.n	800725e <UART_SetConfig+0x5a6>
 8006fd0:	2308      	movs	r3, #8
 8006fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fd6:	e142      	b.n	800725e <UART_SetConfig+0x5a6>
 8006fd8:	2310      	movs	r3, #16
 8006fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fde:	e13e      	b.n	800725e <UART_SetConfig+0x5a6>
 8006fe0:	cfff69f3 	.word	0xcfff69f3
 8006fe4:	58000c00 	.word	0x58000c00
 8006fe8:	11fff4ff 	.word	0x11fff4ff
 8006fec:	40011000 	.word	0x40011000
 8006ff0:	58024400 	.word	0x58024400
 8006ff4:	40004400 	.word	0x40004400
 8006ff8:	40004800 	.word	0x40004800
 8006ffc:	40004c00 	.word	0x40004c00
 8007000:	40005000 	.word	0x40005000
 8007004:	2320      	movs	r3, #32
 8007006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800700a:	e128      	b.n	800725e <UART_SetConfig+0x5a6>
 800700c:	2340      	movs	r3, #64	@ 0x40
 800700e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007012:	e124      	b.n	800725e <UART_SetConfig+0x5a6>
 8007014:	2380      	movs	r3, #128	@ 0x80
 8007016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800701a:	e120      	b.n	800725e <UART_SetConfig+0x5a6>
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4acb      	ldr	r2, [pc, #812]	@ (8007350 <UART_SetConfig+0x698>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d176      	bne.n	8007114 <UART_SetConfig+0x45c>
 8007026:	4bcb      	ldr	r3, [pc, #812]	@ (8007354 <UART_SetConfig+0x69c>)
 8007028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800702a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800702e:	2b28      	cmp	r3, #40	@ 0x28
 8007030:	d86c      	bhi.n	800710c <UART_SetConfig+0x454>
 8007032:	a201      	add	r2, pc, #4	@ (adr r2, 8007038 <UART_SetConfig+0x380>)
 8007034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007038:	080070dd 	.word	0x080070dd
 800703c:	0800710d 	.word	0x0800710d
 8007040:	0800710d 	.word	0x0800710d
 8007044:	0800710d 	.word	0x0800710d
 8007048:	0800710d 	.word	0x0800710d
 800704c:	0800710d 	.word	0x0800710d
 8007050:	0800710d 	.word	0x0800710d
 8007054:	0800710d 	.word	0x0800710d
 8007058:	080070e5 	.word	0x080070e5
 800705c:	0800710d 	.word	0x0800710d
 8007060:	0800710d 	.word	0x0800710d
 8007064:	0800710d 	.word	0x0800710d
 8007068:	0800710d 	.word	0x0800710d
 800706c:	0800710d 	.word	0x0800710d
 8007070:	0800710d 	.word	0x0800710d
 8007074:	0800710d 	.word	0x0800710d
 8007078:	080070ed 	.word	0x080070ed
 800707c:	0800710d 	.word	0x0800710d
 8007080:	0800710d 	.word	0x0800710d
 8007084:	0800710d 	.word	0x0800710d
 8007088:	0800710d 	.word	0x0800710d
 800708c:	0800710d 	.word	0x0800710d
 8007090:	0800710d 	.word	0x0800710d
 8007094:	0800710d 	.word	0x0800710d
 8007098:	080070f5 	.word	0x080070f5
 800709c:	0800710d 	.word	0x0800710d
 80070a0:	0800710d 	.word	0x0800710d
 80070a4:	0800710d 	.word	0x0800710d
 80070a8:	0800710d 	.word	0x0800710d
 80070ac:	0800710d 	.word	0x0800710d
 80070b0:	0800710d 	.word	0x0800710d
 80070b4:	0800710d 	.word	0x0800710d
 80070b8:	080070fd 	.word	0x080070fd
 80070bc:	0800710d 	.word	0x0800710d
 80070c0:	0800710d 	.word	0x0800710d
 80070c4:	0800710d 	.word	0x0800710d
 80070c8:	0800710d 	.word	0x0800710d
 80070cc:	0800710d 	.word	0x0800710d
 80070d0:	0800710d 	.word	0x0800710d
 80070d4:	0800710d 	.word	0x0800710d
 80070d8:	08007105 	.word	0x08007105
 80070dc:	2301      	movs	r3, #1
 80070de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070e2:	e0bc      	b.n	800725e <UART_SetConfig+0x5a6>
 80070e4:	2304      	movs	r3, #4
 80070e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ea:	e0b8      	b.n	800725e <UART_SetConfig+0x5a6>
 80070ec:	2308      	movs	r3, #8
 80070ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070f2:	e0b4      	b.n	800725e <UART_SetConfig+0x5a6>
 80070f4:	2310      	movs	r3, #16
 80070f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070fa:	e0b0      	b.n	800725e <UART_SetConfig+0x5a6>
 80070fc:	2320      	movs	r3, #32
 80070fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007102:	e0ac      	b.n	800725e <UART_SetConfig+0x5a6>
 8007104:	2340      	movs	r3, #64	@ 0x40
 8007106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800710a:	e0a8      	b.n	800725e <UART_SetConfig+0x5a6>
 800710c:	2380      	movs	r3, #128	@ 0x80
 800710e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007112:	e0a4      	b.n	800725e <UART_SetConfig+0x5a6>
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a8f      	ldr	r2, [pc, #572]	@ (8007358 <UART_SetConfig+0x6a0>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d130      	bne.n	8007180 <UART_SetConfig+0x4c8>
 800711e:	4b8d      	ldr	r3, [pc, #564]	@ (8007354 <UART_SetConfig+0x69c>)
 8007120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007122:	f003 0307 	and.w	r3, r3, #7
 8007126:	2b05      	cmp	r3, #5
 8007128:	d826      	bhi.n	8007178 <UART_SetConfig+0x4c0>
 800712a:	a201      	add	r2, pc, #4	@ (adr r2, 8007130 <UART_SetConfig+0x478>)
 800712c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007130:	08007149 	.word	0x08007149
 8007134:	08007151 	.word	0x08007151
 8007138:	08007159 	.word	0x08007159
 800713c:	08007161 	.word	0x08007161
 8007140:	08007169 	.word	0x08007169
 8007144:	08007171 	.word	0x08007171
 8007148:	2300      	movs	r3, #0
 800714a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800714e:	e086      	b.n	800725e <UART_SetConfig+0x5a6>
 8007150:	2304      	movs	r3, #4
 8007152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007156:	e082      	b.n	800725e <UART_SetConfig+0x5a6>
 8007158:	2308      	movs	r3, #8
 800715a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800715e:	e07e      	b.n	800725e <UART_SetConfig+0x5a6>
 8007160:	2310      	movs	r3, #16
 8007162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007166:	e07a      	b.n	800725e <UART_SetConfig+0x5a6>
 8007168:	2320      	movs	r3, #32
 800716a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800716e:	e076      	b.n	800725e <UART_SetConfig+0x5a6>
 8007170:	2340      	movs	r3, #64	@ 0x40
 8007172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007176:	e072      	b.n	800725e <UART_SetConfig+0x5a6>
 8007178:	2380      	movs	r3, #128	@ 0x80
 800717a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800717e:	e06e      	b.n	800725e <UART_SetConfig+0x5a6>
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a75      	ldr	r2, [pc, #468]	@ (800735c <UART_SetConfig+0x6a4>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d130      	bne.n	80071ec <UART_SetConfig+0x534>
 800718a:	4b72      	ldr	r3, [pc, #456]	@ (8007354 <UART_SetConfig+0x69c>)
 800718c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800718e:	f003 0307 	and.w	r3, r3, #7
 8007192:	2b05      	cmp	r3, #5
 8007194:	d826      	bhi.n	80071e4 <UART_SetConfig+0x52c>
 8007196:	a201      	add	r2, pc, #4	@ (adr r2, 800719c <UART_SetConfig+0x4e4>)
 8007198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800719c:	080071b5 	.word	0x080071b5
 80071a0:	080071bd 	.word	0x080071bd
 80071a4:	080071c5 	.word	0x080071c5
 80071a8:	080071cd 	.word	0x080071cd
 80071ac:	080071d5 	.word	0x080071d5
 80071b0:	080071dd 	.word	0x080071dd
 80071b4:	2300      	movs	r3, #0
 80071b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ba:	e050      	b.n	800725e <UART_SetConfig+0x5a6>
 80071bc:	2304      	movs	r3, #4
 80071be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071c2:	e04c      	b.n	800725e <UART_SetConfig+0x5a6>
 80071c4:	2308      	movs	r3, #8
 80071c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ca:	e048      	b.n	800725e <UART_SetConfig+0x5a6>
 80071cc:	2310      	movs	r3, #16
 80071ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071d2:	e044      	b.n	800725e <UART_SetConfig+0x5a6>
 80071d4:	2320      	movs	r3, #32
 80071d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071da:	e040      	b.n	800725e <UART_SetConfig+0x5a6>
 80071dc:	2340      	movs	r3, #64	@ 0x40
 80071de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071e2:	e03c      	b.n	800725e <UART_SetConfig+0x5a6>
 80071e4:	2380      	movs	r3, #128	@ 0x80
 80071e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ea:	e038      	b.n	800725e <UART_SetConfig+0x5a6>
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a5b      	ldr	r2, [pc, #364]	@ (8007360 <UART_SetConfig+0x6a8>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d130      	bne.n	8007258 <UART_SetConfig+0x5a0>
 80071f6:	4b57      	ldr	r3, [pc, #348]	@ (8007354 <UART_SetConfig+0x69c>)
 80071f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071fa:	f003 0307 	and.w	r3, r3, #7
 80071fe:	2b05      	cmp	r3, #5
 8007200:	d826      	bhi.n	8007250 <UART_SetConfig+0x598>
 8007202:	a201      	add	r2, pc, #4	@ (adr r2, 8007208 <UART_SetConfig+0x550>)
 8007204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007208:	08007221 	.word	0x08007221
 800720c:	08007229 	.word	0x08007229
 8007210:	08007231 	.word	0x08007231
 8007214:	08007239 	.word	0x08007239
 8007218:	08007241 	.word	0x08007241
 800721c:	08007249 	.word	0x08007249
 8007220:	2302      	movs	r3, #2
 8007222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007226:	e01a      	b.n	800725e <UART_SetConfig+0x5a6>
 8007228:	2304      	movs	r3, #4
 800722a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800722e:	e016      	b.n	800725e <UART_SetConfig+0x5a6>
 8007230:	2308      	movs	r3, #8
 8007232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007236:	e012      	b.n	800725e <UART_SetConfig+0x5a6>
 8007238:	2310      	movs	r3, #16
 800723a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800723e:	e00e      	b.n	800725e <UART_SetConfig+0x5a6>
 8007240:	2320      	movs	r3, #32
 8007242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007246:	e00a      	b.n	800725e <UART_SetConfig+0x5a6>
 8007248:	2340      	movs	r3, #64	@ 0x40
 800724a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800724e:	e006      	b.n	800725e <UART_SetConfig+0x5a6>
 8007250:	2380      	movs	r3, #128	@ 0x80
 8007252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007256:	e002      	b.n	800725e <UART_SetConfig+0x5a6>
 8007258:	2380      	movs	r3, #128	@ 0x80
 800725a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a3f      	ldr	r2, [pc, #252]	@ (8007360 <UART_SetConfig+0x6a8>)
 8007264:	4293      	cmp	r3, r2
 8007266:	f040 80f8 	bne.w	800745a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800726a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800726e:	2b20      	cmp	r3, #32
 8007270:	dc46      	bgt.n	8007300 <UART_SetConfig+0x648>
 8007272:	2b02      	cmp	r3, #2
 8007274:	f2c0 8082 	blt.w	800737c <UART_SetConfig+0x6c4>
 8007278:	3b02      	subs	r3, #2
 800727a:	2b1e      	cmp	r3, #30
 800727c:	d87e      	bhi.n	800737c <UART_SetConfig+0x6c4>
 800727e:	a201      	add	r2, pc, #4	@ (adr r2, 8007284 <UART_SetConfig+0x5cc>)
 8007280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007284:	08007307 	.word	0x08007307
 8007288:	0800737d 	.word	0x0800737d
 800728c:	0800730f 	.word	0x0800730f
 8007290:	0800737d 	.word	0x0800737d
 8007294:	0800737d 	.word	0x0800737d
 8007298:	0800737d 	.word	0x0800737d
 800729c:	0800731f 	.word	0x0800731f
 80072a0:	0800737d 	.word	0x0800737d
 80072a4:	0800737d 	.word	0x0800737d
 80072a8:	0800737d 	.word	0x0800737d
 80072ac:	0800737d 	.word	0x0800737d
 80072b0:	0800737d 	.word	0x0800737d
 80072b4:	0800737d 	.word	0x0800737d
 80072b8:	0800737d 	.word	0x0800737d
 80072bc:	0800732f 	.word	0x0800732f
 80072c0:	0800737d 	.word	0x0800737d
 80072c4:	0800737d 	.word	0x0800737d
 80072c8:	0800737d 	.word	0x0800737d
 80072cc:	0800737d 	.word	0x0800737d
 80072d0:	0800737d 	.word	0x0800737d
 80072d4:	0800737d 	.word	0x0800737d
 80072d8:	0800737d 	.word	0x0800737d
 80072dc:	0800737d 	.word	0x0800737d
 80072e0:	0800737d 	.word	0x0800737d
 80072e4:	0800737d 	.word	0x0800737d
 80072e8:	0800737d 	.word	0x0800737d
 80072ec:	0800737d 	.word	0x0800737d
 80072f0:	0800737d 	.word	0x0800737d
 80072f4:	0800737d 	.word	0x0800737d
 80072f8:	0800737d 	.word	0x0800737d
 80072fc:	0800736f 	.word	0x0800736f
 8007300:	2b40      	cmp	r3, #64	@ 0x40
 8007302:	d037      	beq.n	8007374 <UART_SetConfig+0x6bc>
 8007304:	e03a      	b.n	800737c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007306:	f7fe ff13 	bl	8006130 <HAL_RCCEx_GetD3PCLK1Freq>
 800730a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800730c:	e03c      	b.n	8007388 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800730e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007312:	4618      	mov	r0, r3
 8007314:	f7fe ff22 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800731a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800731c:	e034      	b.n	8007388 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800731e:	f107 0318 	add.w	r3, r7, #24
 8007322:	4618      	mov	r0, r3
 8007324:	f7ff f86e 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800732c:	e02c      	b.n	8007388 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800732e:	4b09      	ldr	r3, [pc, #36]	@ (8007354 <UART_SetConfig+0x69c>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f003 0320 	and.w	r3, r3, #32
 8007336:	2b00      	cmp	r3, #0
 8007338:	d016      	beq.n	8007368 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800733a:	4b06      	ldr	r3, [pc, #24]	@ (8007354 <UART_SetConfig+0x69c>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	08db      	lsrs	r3, r3, #3
 8007340:	f003 0303 	and.w	r3, r3, #3
 8007344:	4a07      	ldr	r2, [pc, #28]	@ (8007364 <UART_SetConfig+0x6ac>)
 8007346:	fa22 f303 	lsr.w	r3, r2, r3
 800734a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800734c:	e01c      	b.n	8007388 <UART_SetConfig+0x6d0>
 800734e:	bf00      	nop
 8007350:	40011400 	.word	0x40011400
 8007354:	58024400 	.word	0x58024400
 8007358:	40007800 	.word	0x40007800
 800735c:	40007c00 	.word	0x40007c00
 8007360:	58000c00 	.word	0x58000c00
 8007364:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007368:	4b9d      	ldr	r3, [pc, #628]	@ (80075e0 <UART_SetConfig+0x928>)
 800736a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800736c:	e00c      	b.n	8007388 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800736e:	4b9d      	ldr	r3, [pc, #628]	@ (80075e4 <UART_SetConfig+0x92c>)
 8007370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007372:	e009      	b.n	8007388 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007374:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007378:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800737a:	e005      	b.n	8007388 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800737c:	2300      	movs	r3, #0
 800737e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007386:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800738a:	2b00      	cmp	r3, #0
 800738c:	f000 81de 	beq.w	800774c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007394:	4a94      	ldr	r2, [pc, #592]	@ (80075e8 <UART_SetConfig+0x930>)
 8007396:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800739a:	461a      	mov	r2, r3
 800739c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800739e:	fbb3 f3f2 	udiv	r3, r3, r2
 80073a2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	685a      	ldr	r2, [r3, #4]
 80073a8:	4613      	mov	r3, r2
 80073aa:	005b      	lsls	r3, r3, #1
 80073ac:	4413      	add	r3, r2
 80073ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d305      	bcc.n	80073c0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80073ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073bc:	429a      	cmp	r2, r3
 80073be:	d903      	bls.n	80073c8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80073c6:	e1c1      	b.n	800774c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073ca:	2200      	movs	r2, #0
 80073cc:	60bb      	str	r3, [r7, #8]
 80073ce:	60fa      	str	r2, [r7, #12]
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d4:	4a84      	ldr	r2, [pc, #528]	@ (80075e8 <UART_SetConfig+0x930>)
 80073d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073da:	b29b      	uxth	r3, r3
 80073dc:	2200      	movs	r2, #0
 80073de:	603b      	str	r3, [r7, #0]
 80073e0:	607a      	str	r2, [r7, #4]
 80073e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80073ea:	f7f8 ff75 	bl	80002d8 <__aeabi_uldivmod>
 80073ee:	4602      	mov	r2, r0
 80073f0:	460b      	mov	r3, r1
 80073f2:	4610      	mov	r0, r2
 80073f4:	4619      	mov	r1, r3
 80073f6:	f04f 0200 	mov.w	r2, #0
 80073fa:	f04f 0300 	mov.w	r3, #0
 80073fe:	020b      	lsls	r3, r1, #8
 8007400:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007404:	0202      	lsls	r2, r0, #8
 8007406:	6979      	ldr	r1, [r7, #20]
 8007408:	6849      	ldr	r1, [r1, #4]
 800740a:	0849      	lsrs	r1, r1, #1
 800740c:	2000      	movs	r0, #0
 800740e:	460c      	mov	r4, r1
 8007410:	4605      	mov	r5, r0
 8007412:	eb12 0804 	adds.w	r8, r2, r4
 8007416:	eb43 0905 	adc.w	r9, r3, r5
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	469a      	mov	sl, r3
 8007422:	4693      	mov	fp, r2
 8007424:	4652      	mov	r2, sl
 8007426:	465b      	mov	r3, fp
 8007428:	4640      	mov	r0, r8
 800742a:	4649      	mov	r1, r9
 800742c:	f7f8 ff54 	bl	80002d8 <__aeabi_uldivmod>
 8007430:	4602      	mov	r2, r0
 8007432:	460b      	mov	r3, r1
 8007434:	4613      	mov	r3, r2
 8007436:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800743a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800743e:	d308      	bcc.n	8007452 <UART_SetConfig+0x79a>
 8007440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007442:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007446:	d204      	bcs.n	8007452 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800744e:	60da      	str	r2, [r3, #12]
 8007450:	e17c      	b.n	800774c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007458:	e178      	b.n	800774c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	69db      	ldr	r3, [r3, #28]
 800745e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007462:	f040 80c5 	bne.w	80075f0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007466:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800746a:	2b20      	cmp	r3, #32
 800746c:	dc48      	bgt.n	8007500 <UART_SetConfig+0x848>
 800746e:	2b00      	cmp	r3, #0
 8007470:	db7b      	blt.n	800756a <UART_SetConfig+0x8b2>
 8007472:	2b20      	cmp	r3, #32
 8007474:	d879      	bhi.n	800756a <UART_SetConfig+0x8b2>
 8007476:	a201      	add	r2, pc, #4	@ (adr r2, 800747c <UART_SetConfig+0x7c4>)
 8007478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800747c:	08007507 	.word	0x08007507
 8007480:	0800750f 	.word	0x0800750f
 8007484:	0800756b 	.word	0x0800756b
 8007488:	0800756b 	.word	0x0800756b
 800748c:	08007517 	.word	0x08007517
 8007490:	0800756b 	.word	0x0800756b
 8007494:	0800756b 	.word	0x0800756b
 8007498:	0800756b 	.word	0x0800756b
 800749c:	08007527 	.word	0x08007527
 80074a0:	0800756b 	.word	0x0800756b
 80074a4:	0800756b 	.word	0x0800756b
 80074a8:	0800756b 	.word	0x0800756b
 80074ac:	0800756b 	.word	0x0800756b
 80074b0:	0800756b 	.word	0x0800756b
 80074b4:	0800756b 	.word	0x0800756b
 80074b8:	0800756b 	.word	0x0800756b
 80074bc:	08007537 	.word	0x08007537
 80074c0:	0800756b 	.word	0x0800756b
 80074c4:	0800756b 	.word	0x0800756b
 80074c8:	0800756b 	.word	0x0800756b
 80074cc:	0800756b 	.word	0x0800756b
 80074d0:	0800756b 	.word	0x0800756b
 80074d4:	0800756b 	.word	0x0800756b
 80074d8:	0800756b 	.word	0x0800756b
 80074dc:	0800756b 	.word	0x0800756b
 80074e0:	0800756b 	.word	0x0800756b
 80074e4:	0800756b 	.word	0x0800756b
 80074e8:	0800756b 	.word	0x0800756b
 80074ec:	0800756b 	.word	0x0800756b
 80074f0:	0800756b 	.word	0x0800756b
 80074f4:	0800756b 	.word	0x0800756b
 80074f8:	0800756b 	.word	0x0800756b
 80074fc:	0800755d 	.word	0x0800755d
 8007500:	2b40      	cmp	r3, #64	@ 0x40
 8007502:	d02e      	beq.n	8007562 <UART_SetConfig+0x8aa>
 8007504:	e031      	b.n	800756a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007506:	f7fc fe5d 	bl	80041c4 <HAL_RCC_GetPCLK1Freq>
 800750a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800750c:	e033      	b.n	8007576 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800750e:	f7fc fe6f 	bl	80041f0 <HAL_RCC_GetPCLK2Freq>
 8007512:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007514:	e02f      	b.n	8007576 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007516:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800751a:	4618      	mov	r0, r3
 800751c:	f7fe fe1e 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007524:	e027      	b.n	8007576 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007526:	f107 0318 	add.w	r3, r7, #24
 800752a:	4618      	mov	r0, r3
 800752c:	f7fe ff6a 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007534:	e01f      	b.n	8007576 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007536:	4b2d      	ldr	r3, [pc, #180]	@ (80075ec <UART_SetConfig+0x934>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 0320 	and.w	r3, r3, #32
 800753e:	2b00      	cmp	r3, #0
 8007540:	d009      	beq.n	8007556 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007542:	4b2a      	ldr	r3, [pc, #168]	@ (80075ec <UART_SetConfig+0x934>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	08db      	lsrs	r3, r3, #3
 8007548:	f003 0303 	and.w	r3, r3, #3
 800754c:	4a24      	ldr	r2, [pc, #144]	@ (80075e0 <UART_SetConfig+0x928>)
 800754e:	fa22 f303 	lsr.w	r3, r2, r3
 8007552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007554:	e00f      	b.n	8007576 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007556:	4b22      	ldr	r3, [pc, #136]	@ (80075e0 <UART_SetConfig+0x928>)
 8007558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800755a:	e00c      	b.n	8007576 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800755c:	4b21      	ldr	r3, [pc, #132]	@ (80075e4 <UART_SetConfig+0x92c>)
 800755e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007560:	e009      	b.n	8007576 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007562:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007568:	e005      	b.n	8007576 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800756a:	2300      	movs	r3, #0
 800756c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007574:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007578:	2b00      	cmp	r3, #0
 800757a:	f000 80e7 	beq.w	800774c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007582:	4a19      	ldr	r2, [pc, #100]	@ (80075e8 <UART_SetConfig+0x930>)
 8007584:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007588:	461a      	mov	r2, r3
 800758a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800758c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007590:	005a      	lsls	r2, r3, #1
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	085b      	lsrs	r3, r3, #1
 8007598:	441a      	add	r2, r3
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	fbb2 f3f3 	udiv	r3, r2, r3
 80075a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a6:	2b0f      	cmp	r3, #15
 80075a8:	d916      	bls.n	80075d8 <UART_SetConfig+0x920>
 80075aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075b0:	d212      	bcs.n	80075d8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80075b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	f023 030f 	bic.w	r3, r3, #15
 80075ba:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80075bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075be:	085b      	lsrs	r3, r3, #1
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	f003 0307 	and.w	r3, r3, #7
 80075c6:	b29a      	uxth	r2, r3
 80075c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80075ca:	4313      	orrs	r3, r2
 80075cc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80075d4:	60da      	str	r2, [r3, #12]
 80075d6:	e0b9      	b.n	800774c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
 80075da:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80075de:	e0b5      	b.n	800774c <UART_SetConfig+0xa94>
 80075e0:	03d09000 	.word	0x03d09000
 80075e4:	003d0900 	.word	0x003d0900
 80075e8:	08007f8c 	.word	0x08007f8c
 80075ec:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80075f0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80075f4:	2b20      	cmp	r3, #32
 80075f6:	dc49      	bgt.n	800768c <UART_SetConfig+0x9d4>
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	db7c      	blt.n	80076f6 <UART_SetConfig+0xa3e>
 80075fc:	2b20      	cmp	r3, #32
 80075fe:	d87a      	bhi.n	80076f6 <UART_SetConfig+0xa3e>
 8007600:	a201      	add	r2, pc, #4	@ (adr r2, 8007608 <UART_SetConfig+0x950>)
 8007602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007606:	bf00      	nop
 8007608:	08007693 	.word	0x08007693
 800760c:	0800769b 	.word	0x0800769b
 8007610:	080076f7 	.word	0x080076f7
 8007614:	080076f7 	.word	0x080076f7
 8007618:	080076a3 	.word	0x080076a3
 800761c:	080076f7 	.word	0x080076f7
 8007620:	080076f7 	.word	0x080076f7
 8007624:	080076f7 	.word	0x080076f7
 8007628:	080076b3 	.word	0x080076b3
 800762c:	080076f7 	.word	0x080076f7
 8007630:	080076f7 	.word	0x080076f7
 8007634:	080076f7 	.word	0x080076f7
 8007638:	080076f7 	.word	0x080076f7
 800763c:	080076f7 	.word	0x080076f7
 8007640:	080076f7 	.word	0x080076f7
 8007644:	080076f7 	.word	0x080076f7
 8007648:	080076c3 	.word	0x080076c3
 800764c:	080076f7 	.word	0x080076f7
 8007650:	080076f7 	.word	0x080076f7
 8007654:	080076f7 	.word	0x080076f7
 8007658:	080076f7 	.word	0x080076f7
 800765c:	080076f7 	.word	0x080076f7
 8007660:	080076f7 	.word	0x080076f7
 8007664:	080076f7 	.word	0x080076f7
 8007668:	080076f7 	.word	0x080076f7
 800766c:	080076f7 	.word	0x080076f7
 8007670:	080076f7 	.word	0x080076f7
 8007674:	080076f7 	.word	0x080076f7
 8007678:	080076f7 	.word	0x080076f7
 800767c:	080076f7 	.word	0x080076f7
 8007680:	080076f7 	.word	0x080076f7
 8007684:	080076f7 	.word	0x080076f7
 8007688:	080076e9 	.word	0x080076e9
 800768c:	2b40      	cmp	r3, #64	@ 0x40
 800768e:	d02e      	beq.n	80076ee <UART_SetConfig+0xa36>
 8007690:	e031      	b.n	80076f6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007692:	f7fc fd97 	bl	80041c4 <HAL_RCC_GetPCLK1Freq>
 8007696:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007698:	e033      	b.n	8007702 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800769a:	f7fc fda9 	bl	80041f0 <HAL_RCC_GetPCLK2Freq>
 800769e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80076a0:	e02f      	b.n	8007702 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076a6:	4618      	mov	r0, r3
 80076a8:	f7fe fd58 	bl	800615c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80076ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076b0:	e027      	b.n	8007702 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80076b2:	f107 0318 	add.w	r3, r7, #24
 80076b6:	4618      	mov	r0, r3
 80076b8:	f7fe fea4 	bl	8006404 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076c0:	e01f      	b.n	8007702 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80076c2:	4b2d      	ldr	r3, [pc, #180]	@ (8007778 <UART_SetConfig+0xac0>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f003 0320 	and.w	r3, r3, #32
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d009      	beq.n	80076e2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80076ce:	4b2a      	ldr	r3, [pc, #168]	@ (8007778 <UART_SetConfig+0xac0>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	08db      	lsrs	r3, r3, #3
 80076d4:	f003 0303 	and.w	r3, r3, #3
 80076d8:	4a28      	ldr	r2, [pc, #160]	@ (800777c <UART_SetConfig+0xac4>)
 80076da:	fa22 f303 	lsr.w	r3, r2, r3
 80076de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80076e0:	e00f      	b.n	8007702 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80076e2:	4b26      	ldr	r3, [pc, #152]	@ (800777c <UART_SetConfig+0xac4>)
 80076e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076e6:	e00c      	b.n	8007702 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80076e8:	4b25      	ldr	r3, [pc, #148]	@ (8007780 <UART_SetConfig+0xac8>)
 80076ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076ec:	e009      	b.n	8007702 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076f4:	e005      	b.n	8007702 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80076f6:	2300      	movs	r3, #0
 80076f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007700:	bf00      	nop
    }

    if (pclk != 0U)
 8007702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007704:	2b00      	cmp	r3, #0
 8007706:	d021      	beq.n	800774c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800770c:	4a1d      	ldr	r2, [pc, #116]	@ (8007784 <UART_SetConfig+0xacc>)
 800770e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007712:	461a      	mov	r2, r3
 8007714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007716:	fbb3 f2f2 	udiv	r2, r3, r2
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	085b      	lsrs	r3, r3, #1
 8007720:	441a      	add	r2, r3
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	fbb2 f3f3 	udiv	r3, r2, r3
 800772a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800772c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800772e:	2b0f      	cmp	r3, #15
 8007730:	d909      	bls.n	8007746 <UART_SetConfig+0xa8e>
 8007732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007734:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007738:	d205      	bcs.n	8007746 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800773a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800773c:	b29a      	uxth	r2, r3
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	60da      	str	r2, [r3, #12]
 8007744:	e002      	b.n	800774c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	2201      	movs	r2, #1
 8007750:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	2201      	movs	r2, #1
 8007758:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	2200      	movs	r2, #0
 8007760:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	2200      	movs	r2, #0
 8007766:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007768:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800776c:	4618      	mov	r0, r3
 800776e:	3748      	adds	r7, #72	@ 0x48
 8007770:	46bd      	mov	sp, r7
 8007772:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007776:	bf00      	nop
 8007778:	58024400 	.word	0x58024400
 800777c:	03d09000 	.word	0x03d09000
 8007780:	003d0900 	.word	0x003d0900
 8007784:	08007f8c 	.word	0x08007f8c

08007788 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007794:	f003 0308 	and.w	r3, r3, #8
 8007798:	2b00      	cmp	r3, #0
 800779a:	d00a      	beq.n	80077b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	430a      	orrs	r2, r1
 80077b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b6:	f003 0301 	and.w	r3, r3, #1
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d00a      	beq.n	80077d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	430a      	orrs	r2, r1
 80077d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d8:	f003 0302 	and.w	r3, r3, #2
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d00a      	beq.n	80077f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	430a      	orrs	r2, r1
 80077f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077fa:	f003 0304 	and.w	r3, r3, #4
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d00a      	beq.n	8007818 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	430a      	orrs	r2, r1
 8007816:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800781c:	f003 0310 	and.w	r3, r3, #16
 8007820:	2b00      	cmp	r3, #0
 8007822:	d00a      	beq.n	800783a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	430a      	orrs	r2, r1
 8007838:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800783e:	f003 0320 	and.w	r3, r3, #32
 8007842:	2b00      	cmp	r3, #0
 8007844:	d00a      	beq.n	800785c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	689b      	ldr	r3, [r3, #8]
 800784c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	430a      	orrs	r2, r1
 800785a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007864:	2b00      	cmp	r3, #0
 8007866:	d01a      	beq.n	800789e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	430a      	orrs	r2, r1
 800787c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007882:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007886:	d10a      	bne.n	800789e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	430a      	orrs	r2, r1
 800789c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00a      	beq.n	80078c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	430a      	orrs	r2, r1
 80078be:	605a      	str	r2, [r3, #4]
  }
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b098      	sub	sp, #96	@ 0x60
 80078d0:	af02      	add	r7, sp, #8
 80078d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80078dc:	f7f9 fd7c 	bl	80013d8 <HAL_GetTick>
 80078e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0308 	and.w	r3, r3, #8
 80078ec:	2b08      	cmp	r3, #8
 80078ee:	d12f      	bne.n	8007950 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80078f4:	9300      	str	r3, [sp, #0]
 80078f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078f8:	2200      	movs	r2, #0
 80078fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 f88e 	bl	8007a20 <UART_WaitOnFlagUntilTimeout>
 8007904:	4603      	mov	r3, r0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d022      	beq.n	8007950 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007912:	e853 3f00 	ldrex	r3, [r3]
 8007916:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800791a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800791e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	461a      	mov	r2, r3
 8007926:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007928:	647b      	str	r3, [r7, #68]	@ 0x44
 800792a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800792e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007930:	e841 2300 	strex	r3, r2, [r1]
 8007934:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007938:	2b00      	cmp	r3, #0
 800793a:	d1e6      	bne.n	800790a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2220      	movs	r2, #32
 8007940:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800794c:	2303      	movs	r3, #3
 800794e:	e063      	b.n	8007a18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 0304 	and.w	r3, r3, #4
 800795a:	2b04      	cmp	r3, #4
 800795c:	d149      	bne.n	80079f2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800795e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007962:	9300      	str	r3, [sp, #0]
 8007964:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007966:	2200      	movs	r2, #0
 8007968:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f000 f857 	bl	8007a20 <UART_WaitOnFlagUntilTimeout>
 8007972:	4603      	mov	r3, r0
 8007974:	2b00      	cmp	r3, #0
 8007976:	d03c      	beq.n	80079f2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007980:	e853 3f00 	ldrex	r3, [r3]
 8007984:	623b      	str	r3, [r7, #32]
   return(result);
 8007986:	6a3b      	ldr	r3, [r7, #32]
 8007988:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800798c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	461a      	mov	r2, r3
 8007994:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007996:	633b      	str	r3, [r7, #48]	@ 0x30
 8007998:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800799c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800799e:	e841 2300 	strex	r3, r2, [r1]
 80079a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d1e6      	bne.n	8007978 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	3308      	adds	r3, #8
 80079b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	e853 3f00 	ldrex	r3, [r3]
 80079b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f023 0301 	bic.w	r3, r3, #1
 80079c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	3308      	adds	r3, #8
 80079c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079ca:	61fa      	str	r2, [r7, #28]
 80079cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ce:	69b9      	ldr	r1, [r7, #24]
 80079d0:	69fa      	ldr	r2, [r7, #28]
 80079d2:	e841 2300 	strex	r3, r2, [r1]
 80079d6:	617b      	str	r3, [r7, #20]
   return(result);
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d1e5      	bne.n	80079aa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2220      	movs	r2, #32
 80079e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2200      	movs	r2, #0
 80079ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079ee:	2303      	movs	r3, #3
 80079f0:	e012      	b.n	8007a18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2220      	movs	r2, #32
 80079f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2220      	movs	r2, #32
 80079fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2200      	movs	r2, #0
 8007a06:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a16:	2300      	movs	r3, #0
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3758      	adds	r7, #88	@ 0x58
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	603b      	str	r3, [r7, #0]
 8007a2c:	4613      	mov	r3, r2
 8007a2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a30:	e04f      	b.n	8007ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a38:	d04b      	beq.n	8007ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a3a:	f7f9 fccd 	bl	80013d8 <HAL_GetTick>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	1ad3      	subs	r3, r2, r3
 8007a44:	69ba      	ldr	r2, [r7, #24]
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d302      	bcc.n	8007a50 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a4a:	69bb      	ldr	r3, [r7, #24]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d101      	bne.n	8007a54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a50:	2303      	movs	r3, #3
 8007a52:	e04e      	b.n	8007af2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 0304 	and.w	r3, r3, #4
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d037      	beq.n	8007ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	2b80      	cmp	r3, #128	@ 0x80
 8007a66:	d034      	beq.n	8007ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	2b40      	cmp	r3, #64	@ 0x40
 8007a6c:	d031      	beq.n	8007ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	69db      	ldr	r3, [r3, #28]
 8007a74:	f003 0308 	and.w	r3, r3, #8
 8007a78:	2b08      	cmp	r3, #8
 8007a7a:	d110      	bne.n	8007a9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	2208      	movs	r2, #8
 8007a82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f000 f839 	bl	8007afc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2208      	movs	r2, #8
 8007a8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	e029      	b.n	8007af2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	69db      	ldr	r3, [r3, #28]
 8007aa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007aa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007aac:	d111      	bne.n	8007ad2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ab6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f000 f81f 	bl	8007afc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2220      	movs	r2, #32
 8007ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e00f      	b.n	8007af2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	69da      	ldr	r2, [r3, #28]
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	4013      	ands	r3, r2
 8007adc:	68ba      	ldr	r2, [r7, #8]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	bf0c      	ite	eq
 8007ae2:	2301      	moveq	r3, #1
 8007ae4:	2300      	movne	r3, #0
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	461a      	mov	r2, r3
 8007aea:	79fb      	ldrb	r3, [r7, #7]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d0a0      	beq.n	8007a32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3710      	adds	r7, #16
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
	...

08007afc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b095      	sub	sp, #84	@ 0x54
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b0c:	e853 3f00 	ldrex	r3, [r3]
 8007b10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b22:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b24:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b2a:	e841 2300 	strex	r3, r2, [r1]
 8007b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d1e6      	bne.n	8007b04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	3308      	adds	r3, #8
 8007b3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3e:	6a3b      	ldr	r3, [r7, #32]
 8007b40:	e853 3f00 	ldrex	r3, [r3]
 8007b44:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b46:	69fa      	ldr	r2, [r7, #28]
 8007b48:	4b1e      	ldr	r3, [pc, #120]	@ (8007bc4 <UART_EndRxTransfer+0xc8>)
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	3308      	adds	r3, #8
 8007b54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b5e:	e841 2300 	strex	r3, r2, [r1]
 8007b62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d1e5      	bne.n	8007b36 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d118      	bne.n	8007ba4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	e853 3f00 	ldrex	r3, [r3]
 8007b7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	f023 0310 	bic.w	r3, r3, #16
 8007b86:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b90:	61bb      	str	r3, [r7, #24]
 8007b92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b94:	6979      	ldr	r1, [r7, #20]
 8007b96:	69ba      	ldr	r2, [r7, #24]
 8007b98:	e841 2300 	strex	r3, r2, [r1]
 8007b9c:	613b      	str	r3, [r7, #16]
   return(result);
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d1e6      	bne.n	8007b72 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2220      	movs	r2, #32
 8007ba8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007bb8:	bf00      	nop
 8007bba:	3754      	adds	r7, #84	@ 0x54
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr
 8007bc4:	effffffe 	.word	0xeffffffe

08007bc8 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b086      	sub	sp, #24
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]
 8007bd4:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d101      	bne.n	8007be0 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	e056      	b.n	8007c8e <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d106      	bne.n	8007bf8 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8007bf2:	68f8      	ldr	r0, [r7, #12]
 8007bf4:	f7f9 f99c 	bl	8000f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2224      	movs	r2, #36	@ 0x24
 8007bfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f022 0201 	bic.w	r2, r2, #1
 8007c0e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d002      	beq.n	8007c1e <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 8007c18:	68f8      	ldr	r0, [r7, #12]
 8007c1a:	f7ff fdb5 	bl	8007788 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c1e:	68f8      	ldr	r0, [r7, #12]
 8007c20:	f7ff f84a 	bl	8006cb8 <UART_SetConfig>
 8007c24:	4603      	mov	r3, r0
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d101      	bne.n	8007c2e <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e02f      	b.n	8007c8e <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	689a      	ldr	r2, [r3, #8]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c3c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	055b      	lsls	r3, r3, #21
 8007c56:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	041b      	lsls	r3, r3, #16
 8007c5c:	697a      	ldr	r2, [r7, #20]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	4b0b      	ldr	r3, [pc, #44]	@ (8007c98 <HAL_RS485Ex_Init+0xd0>)
 8007c6a:	4013      	ands	r3, r2
 8007c6c:	68fa      	ldr	r2, [r7, #12]
 8007c6e:	6812      	ldr	r2, [r2, #0]
 8007c70:	6979      	ldr	r1, [r7, #20]
 8007c72:	430b      	orrs	r3, r1
 8007c74:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f042 0201 	orr.w	r2, r2, #1
 8007c84:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c86:	68f8      	ldr	r0, [r7, #12]
 8007c88:	f7ff fe20 	bl	80078cc <UART_CheckIdleState>
 8007c8c:	4603      	mov	r3, r0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3718      	adds	r7, #24
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop
 8007c98:	fc00ffff 	.word	0xfc00ffff

08007c9c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	d101      	bne.n	8007cb2 <HAL_UARTEx_DisableFifoMode+0x16>
 8007cae:	2302      	movs	r3, #2
 8007cb0:	e027      	b.n	8007d02 <HAL_UARTEx_DisableFifoMode+0x66>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2224      	movs	r2, #36	@ 0x24
 8007cbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f022 0201 	bic.w	r2, r2, #1
 8007cd8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007ce0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d00:	2300      	movs	r3, #0
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3714      	adds	r7, #20
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr

08007d0e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b084      	sub	sp, #16
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
 8007d16:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d101      	bne.n	8007d26 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d22:	2302      	movs	r3, #2
 8007d24:	e02d      	b.n	8007d82 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2201      	movs	r2, #1
 8007d2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2224      	movs	r2, #36	@ 0x24
 8007d32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f022 0201 	bic.w	r2, r2, #1
 8007d4c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	683a      	ldr	r2, [r7, #0]
 8007d5e:	430a      	orrs	r2, r1
 8007d60:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f000 f850 	bl	8007e08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2220      	movs	r2, #32
 8007d74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3710      	adds	r7, #16
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}

08007d8a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d8a:	b580      	push	{r7, lr}
 8007d8c:	b084      	sub	sp, #16
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
 8007d92:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d101      	bne.n	8007da2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d9e:	2302      	movs	r3, #2
 8007da0:	e02d      	b.n	8007dfe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2201      	movs	r2, #1
 8007da6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2224      	movs	r2, #36	@ 0x24
 8007dae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	681a      	ldr	r2, [r3, #0]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f022 0201 	bic.w	r2, r2, #1
 8007dc8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	683a      	ldr	r2, [r7, #0]
 8007dda:	430a      	orrs	r2, r1
 8007ddc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 f812 	bl	8007e08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2220      	movs	r2, #32
 8007df0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
	...

08007e08 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d108      	bne.n	8007e2a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2201      	movs	r2, #1
 8007e24:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e28:	e031      	b.n	8007e8e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e2a:	2310      	movs	r3, #16
 8007e2c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e2e:	2310      	movs	r3, #16
 8007e30:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	0e5b      	lsrs	r3, r3, #25
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	f003 0307 	and.w	r3, r3, #7
 8007e40:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	0f5b      	lsrs	r3, r3, #29
 8007e4a:	b2db      	uxtb	r3, r3
 8007e4c:	f003 0307 	and.w	r3, r3, #7
 8007e50:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e52:	7bbb      	ldrb	r3, [r7, #14]
 8007e54:	7b3a      	ldrb	r2, [r7, #12]
 8007e56:	4911      	ldr	r1, [pc, #68]	@ (8007e9c <UARTEx_SetNbDataToProcess+0x94>)
 8007e58:	5c8a      	ldrb	r2, [r1, r2]
 8007e5a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007e5e:	7b3a      	ldrb	r2, [r7, #12]
 8007e60:	490f      	ldr	r1, [pc, #60]	@ (8007ea0 <UARTEx_SetNbDataToProcess+0x98>)
 8007e62:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e64:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e68:	b29a      	uxth	r2, r3
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e70:	7bfb      	ldrb	r3, [r7, #15]
 8007e72:	7b7a      	ldrb	r2, [r7, #13]
 8007e74:	4909      	ldr	r1, [pc, #36]	@ (8007e9c <UARTEx_SetNbDataToProcess+0x94>)
 8007e76:	5c8a      	ldrb	r2, [r1, r2]
 8007e78:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007e7c:	7b7a      	ldrb	r2, [r7, #13]
 8007e7e:	4908      	ldr	r1, [pc, #32]	@ (8007ea0 <UARTEx_SetNbDataToProcess+0x98>)
 8007e80:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e82:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e86:	b29a      	uxth	r2, r3
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007e8e:	bf00      	nop
 8007e90:	3714      	adds	r7, #20
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
 8007e9a:	bf00      	nop
 8007e9c:	08007fa4 	.word	0x08007fa4
 8007ea0:	08007fac 	.word	0x08007fac

08007ea4 <memset>:
 8007ea4:	4402      	add	r2, r0
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d100      	bne.n	8007eae <memset+0xa>
 8007eac:	4770      	bx	lr
 8007eae:	f803 1b01 	strb.w	r1, [r3], #1
 8007eb2:	e7f9      	b.n	8007ea8 <memset+0x4>

08007eb4 <__libc_init_array>:
 8007eb4:	b570      	push	{r4, r5, r6, lr}
 8007eb6:	4d0d      	ldr	r5, [pc, #52]	@ (8007eec <__libc_init_array+0x38>)
 8007eb8:	4c0d      	ldr	r4, [pc, #52]	@ (8007ef0 <__libc_init_array+0x3c>)
 8007eba:	1b64      	subs	r4, r4, r5
 8007ebc:	10a4      	asrs	r4, r4, #2
 8007ebe:	2600      	movs	r6, #0
 8007ec0:	42a6      	cmp	r6, r4
 8007ec2:	d109      	bne.n	8007ed8 <__libc_init_array+0x24>
 8007ec4:	4d0b      	ldr	r5, [pc, #44]	@ (8007ef4 <__libc_init_array+0x40>)
 8007ec6:	4c0c      	ldr	r4, [pc, #48]	@ (8007ef8 <__libc_init_array+0x44>)
 8007ec8:	f000 f826 	bl	8007f18 <_init>
 8007ecc:	1b64      	subs	r4, r4, r5
 8007ece:	10a4      	asrs	r4, r4, #2
 8007ed0:	2600      	movs	r6, #0
 8007ed2:	42a6      	cmp	r6, r4
 8007ed4:	d105      	bne.n	8007ee2 <__libc_init_array+0x2e>
 8007ed6:	bd70      	pop	{r4, r5, r6, pc}
 8007ed8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007edc:	4798      	blx	r3
 8007ede:	3601      	adds	r6, #1
 8007ee0:	e7ee      	b.n	8007ec0 <__libc_init_array+0xc>
 8007ee2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ee6:	4798      	blx	r3
 8007ee8:	3601      	adds	r6, #1
 8007eea:	e7f2      	b.n	8007ed2 <__libc_init_array+0x1e>
 8007eec:	08007fbc 	.word	0x08007fbc
 8007ef0:	08007fbc 	.word	0x08007fbc
 8007ef4:	08007fbc 	.word	0x08007fbc
 8007ef8:	08007fc0 	.word	0x08007fc0

08007efc <memcpy>:
 8007efc:	440a      	add	r2, r1
 8007efe:	4291      	cmp	r1, r2
 8007f00:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f04:	d100      	bne.n	8007f08 <memcpy+0xc>
 8007f06:	4770      	bx	lr
 8007f08:	b510      	push	{r4, lr}
 8007f0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f12:	4291      	cmp	r1, r2
 8007f14:	d1f9      	bne.n	8007f0a <memcpy+0xe>
 8007f16:	bd10      	pop	{r4, pc}

08007f18 <_init>:
 8007f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f1a:	bf00      	nop
 8007f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f1e:	bc08      	pop	{r3}
 8007f20:	469e      	mov	lr, r3
 8007f22:	4770      	bx	lr

08007f24 <_fini>:
 8007f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f26:	bf00      	nop
 8007f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f2a:	bc08      	pop	{r3}
 8007f2c:	469e      	mov	lr, r3
 8007f2e:	4770      	bx	lr
