//: version "1.8.7"

module SignExtend(D32b, D16b);
//: interface  /sz:(207, 73) /bd:[ Li0>D16b[15:0](37/73) Li1>D16b[15:0](37/73) Li2>D16b[15:0](37/73) Ro0<D32b[31:0](36/73) Ro1<D32b[31:0](36/73) Ro2<D32b[31:0](36/73) ]
output [31:0] D32b;    //: /sn:0 /dp:1 {0}(737,171)(678,171)(678,167)(641,167){1}
supply0 [15:0] w0;    //: /sn:0 {0}(153,107)(153,98)(169,98)(169,162)(635,162){1}
input [15:0] D16b;    //: /sn:0 /dp:1 {0}(635,172)(149,172){1}
//: enddecls

  //: output g3 (D32b) @(734,171) /sn:0 /w:[ 0 ]
  concat g2 (.I0(D16b), .I1(w0), .Z(D32b));   //: @(640,167) /sn:0 /w:[ 0 1 1 ] /dr:0
  //: supply0 g1 (w0) @(153,113) /sn:0 /w:[ 0 ]
  //: input g0 (D16b) @(147,172) /sn:0 /w:[ 1 ]

endmodule

module DataMemory(ReadData, MemWrite, MemRead, WriteData, Address);
//: interface  /sz:(113, 152) /bd:[ Ti0>MemWrite(49/113) Li0>WriteData[31:0](125/152) Li1>Address[31:0](39/152) Bi0>MemRead(56/113) Ro0<DataMemory[31:0](105/152) Ro1<ReadData[31:0](54/152) ]
output [31:0] ReadData;    //: /sn:0 /dp:1 {0}(479,279)(628,279)(628,363){1}
//: {2}(630,365)(714,365)(714,391)(829,391){3}
//: {4}(626,365)(586,365){5}
input [31:0] WriteData;    //: /sn:0 {0}(463,279)(423,279)(423,241)(128,241){1}
input MemWrite;    //: /sn:0 /dp:1 {0}(569,342)(569,333)(230,333){1}
//: {2}(228,331)(228,178)(471,178)(471,274){3}
//: {4}(228,335)(228,436)(198,436){5}
//: {6}(194,436)(134,436)(134,375)(64,375){7}
//: {8}(196,438)(196,471)(281,471){9}
input MemRead;    //: /sn:0 {0}(576,392)(576,567)(225,567)(225,509){1}
//: {2}(227,507)(273,507)(273,476)(281,476){3}
//: {4}(223,507)(49,507){5}
input [31:0] Address;    //: /sn:0 {0}(336,367)(551,367){1}
wire w0;    //: /sn:0 {0}(562,392)(562,474)(302,474){1}
//: enddecls

  //: output g8 (ReadData) @(826,391) /sn:0 /w:[ 3 ]
  ram g4 (.A(Address), .D(ReadData), .WE(!MemWrite), .OE(!MemRead), .CS(w0));   //: @(569,366) /sn:0 /w:[ 1 5 0 0 0 ]
  //: comment g3 /dolink:0 /link:"" @(199,90) /sn:0
  //: /line:"case1: lw Memread=1 MemWrite=0 MTR=1"
  //: /line:"case2: sw Memread=0 MemWrite=1 MTR=X"
  //: /end
  //: input g2 (MemWrite) @(62,375) /sn:0 /w:[ 7 ]
  //: comment g1 /dolink:0 /link:"" @(293,493) /sn:0
  //: /line:"Mr   Mw"
  //: /line:"0    0    1"
  //: /line:"0    1    0"
  //: /line:"1    0    0"
  //: /line:"1    1    1"
  //: /end
  //: input g10 (MemRead) @(47,507) /sn:0 /w:[ 5 ]
  bufif1 g6 (.Z(ReadData), .I(WriteData), .E(MemWrite));   //: @(469,279) /sn:0 /w:[ 0 0 3 ]
  //: input g7 (WriteData) @(126,241) /sn:0 /w:[ 1 ]
  xnor g9 (.I0(MemWrite), .I1(MemRead), .Z(w0));   //: @(292,474) /sn:0 /w:[ 9 3 1 ]
  //: joint g12 (MemWrite) @(196, 436) /w:[ 5 -1 6 8 ]
  //: joint g11 (ReadData) @(628, 365) /w:[ 2 1 4 -1 ]
  //: input g5 (Address) @(334,367) /sn:0 /w:[ 0 ]
  //: joint g14 (MemRead) @(225, 507) /w:[ 2 -1 4 1 ]
  //: comment g0 /dolink:0 /link:"" @(615,414) /sn:0
  //: /line:"lw: if (CS & OE) = 0, valor dins @Adress surt per D"
  //: /line:"sw: if (CS & WE) = 0, D es guarda a @Adress"
  //: /line:""
  //: /end
  //: joint g13 (MemWrite) @(228, 333) /w:[ 1 2 -1 4 ]

endmodule

module ALU(Result, Zero, B, A, ALU_OP);
//: interface  /sz:(94, 87) /bd:[ Ti0>ALU_OP[3:0](45/94) Ti1>ALU_OP[3:0](45/94) Ti2>ALU_OP[3:0](45/94) Ti3>ALU_OP[3:0](45/94) Ti4>ALU_OP[3:0](45/94) Ti5>ALU_OP[3:0](45/94) Li0>A[31:0](30/87) Li1>B[31:0](70/87) Li2>B[31:0](70/87) Li3>A[31:0](30/87) Li4>A[31:0](30/87) Li5>B[31:0](70/87) Li6>B[31:0](70/87) Li7>A[31:0](30/87) Li8>A[31:0](30/87) Li9>B[31:0](70/87) Li10>B[31:0](70/87) Li11>A[31:0](30/87) Ro0<Zero(32/87) Ro1<Result[31:0](66/87) Ro2<Result[31:0](66/87) Ro3<Zero(32/87) Ro4<Zero(32/87) Ro5<Result[31:0](66/87) Ro6<Result[31:0](66/87) Ro7<Zero(32/87) Ro8<Zero(32/87) Ro9<Result[31:0](66/87) Ro10<Result[31:0](66/87) Ro11<Zero(32/87) ]
input [31:0] B;    //: /sn:0 /dp:1 {0}(571,193)(270,193)(270,280){1}
//: {2}(272,282)(576,282){3}
//: {4}(270,284)(270,358){5}
//: {6}(268,360)(131,360)(131,153){7}
//: {8}(270,362)(270,411){9}
//: {10}(268,413)(222,413){11}
//: {12}(270,415)(270,454){13}
//: {14}(272,456)(569,456){15}
//: {16}(270,458)(270,599)(446,599){17}
output Zero;    //: /sn:0 {0}(1411,566)(1505,566){1}
input [31:0] A;    //: /sn:0 {0}(317,322)(359,322){1}
//: {2}(361,320)(361,279){3}
//: {4}(363,277)(576,277){5}
//: {6}(361,275)(361,188)(571,188){7}
//: {8}(361,324)(361,344){9}
//: {10}(363,346)(513,346)(513,112){11}
//: {12}(361,348)(361,422){13}
//: {14}(363,424)(569,424){15}
//: {16}(361,426)(361,566)(570,566){17}
output [31:0] Result;    //: /sn:0 /dp:1 {0}(1098,341)(1317,341){1}
//: {2}(1321,341)(1415,341){3}
//: {4}(1319,343)(1319,565)(1369,565){5}
supply0 [31:0] w1;    //: /sn:0 /dp:2 {0}(1069,337)(932,337)(932,342){1}
//: {2}(934,344)(1069,344){3}
//: {4}(932,346)(932,348){5}
//: {6}(934,350)(1069,350){7}
//: {8}(932,352)(932,419){9}
input [3:0] ALU_OP;    //: /sn:0 /dp:3 {0}(1025,129)(995,129){1}
//: {2}(994,129)(929,129){3}
wire w16;    //: /sn:0 {0}(584,606)(584,636)(610,636)(610,626){1}
wire [31:0] w13;    //: /sn:0 {0}(1011,532)(1011,503){1}
//: {2}(1013,501)(1162,501)(1162,493){3}
//: {4}(1011,499)(1011,364)(1069,364){5}
wire [31:0] w6;    //: /sn:0 /dp:1 {0}(1021,699)(1021,561){1}
wire [2:0] w7;    //: /sn:0 {0}(995,133)(995,268)(1085,268)(1085,318){1}
wire [31:0] w4;    //: /sn:0 {0}(1069,317)(1043,317)(1043,304)(704,304)(704,191)(592,191){1}
wire [31:0] w0;    //: /sn:0 {0}(520,598)(570,598){1}
wire w22;    //: /sn:0 {0}(545,525)(584,525)(584,558){1}
wire [31:0] w3;    //: /sn:0 /dp:1 {0}(685,683)(685,643)(676,643)(676,584){1}
//: {2}(678,582)(693,582)(693,545){3}
//: {4}(693,544)(693,357)(1069,357){5}
//: {6}(674,582)(599,582){7}
wire [31:0] w20;    //: /sn:0 {0}(953,644)(953,607)(1001,607)(1001,561){1}
wire w23;    //: /sn:0 {0}(537,372)(583,372)(583,416){1}
wire w21;    //: /sn:0 {0}(583,464)(583,498)(600,498)(600,488){1}
wire [31:0] w2;    //: /sn:0 {0}(597,280)(693,280)(693,324)(1069,324){1}
wire w11;    //: /sn:0 {0}(697,545)(988,545){1}
wire [31:0] w5;    //: /sn:0 {0}(598,440)(656,440)(656,330)(1069,330){1}
//: enddecls

  led g44 (.I(A));   //: @(513,105) /sn:0 /w:[ 11 ] /type:3
  //: output g4 (Result) @(1412,341) /sn:0 /w:[ 3 ]
  add g8 (.A(w0), .B(A), .S(w3), .CI(w22), .CO(w16));   //: @(586,582) /sn:0 /R:1 /w:[ 1 17 7 1 0 ]
  //: output g3 (Zero) @(1502,566) /sn:0 /w:[ 1 ]
  //: joint g16 (B) @(270, 282) /w:[ 2 1 -1 4 ]
  //: joint g17 (B) @(270, 413) /w:[ -1 9 10 12 ]
  led g26 (.I(w13));   //: @(1162,486) /sn:0 /w:[ 3 ] /type:3
  //: input g2 (B) @(220,413) /sn:0 /w:[ 11 ]
  //: joint g30 (w13) @(1011, 501) /w:[ 2 4 -1 1 ]
  //: comment g23 /dolink:0 /link:"" @(1052,527) /sn:0
  //: /line:"if (A < B)   // bit 31 = 1"
  //: /line:"   ALU = 1;"
  //: /line:"else         // bit 31 = 0"
  //: /line:"   ALU = 0;"
  //: /end
  //: input g1 (A) @(315,322) /sn:0 /w:[ 0 ]
  //: dip g24 (w6) @(1021,710) /sn:0 /R:2 /w:[ 0 ] /st:1
  Zero g29 (.i(Result), .f(Zero));   //: @(1370, 544) /sz:(40, 40) /sn:0 /p:[ Li0>5 Ro0<0 ]
  //: joint g18 (B) @(270, 456) /w:[ 14 13 -1 16 ]
  //: switch g10 (w22) @(528,525) /sn:0 /w:[ 0 ] /st:0
  //: dip g25 (w20) @(953,655) /sn:0 /R:2 /w:[ 0 ] /st:0
  or g6 (.I0(A), .I1(B), .Z(w2));   //: @(587,280) /sn:0 /w:[ 5 3 0 ]
  //: joint g35 (Result) @(1319, 341) /w:[ 2 -1 1 4 ]
  mux g7 (.I0(w4), .I1(w2), .I2(w5), .I3(w1), .I4(w1), .I5(w1), .I6(w3), .I7(w13), .S(w7), .Z(Result));   //: @(1085,341) /sn:0 /R:1 /w:[ 0 1 1 0 3 7 5 5 1 0 ] /ss:1 /do:1
  add g9 (.A(B), .B(A), .S(w5), .CI(w23), .CO(w21));   //: @(585,440) /sn:0 /R:1 /w:[ 15 15 0 1 0 ]
  //: joint g31 (w3) @(676, 582) /w:[ 2 -1 6 1 ]
  tran g22(.Z(w11), .I(w3[31]));   //: @(691,545) /sn:0 /R:2 /w:[ 0 3 4 ] /ss:1
  //: joint g33 (w1) @(932, 344) /w:[ 2 1 -1 4 ]
  //: joint g45 (A) @(361, 346) /w:[ 10 9 -1 12 ]
  led g42 (.I(B));   //: @(131,146) /sn:0 /w:[ 7 ] /type:3
  //: input g12 (ALU_OP) @(927,129) /sn:0 /w:[ 3 ]
  //: joint g34 (w1) @(932, 350) /w:[ 6 5 -1 8 ]
  led g46 (.I(w3));   //: @(685,690) /sn:0 /R:2 /w:[ 0 ] /type:3
  //: comment g28 /dolink:0 /link:"" @(846,413) /sn:0
  //: /line:"not used pins"
  //: /line:""
  //: /end
  and g5 (.I0(A), .I1(B), .Z(w4));   //: @(582,191) /sn:0 /w:[ 7 0 1 ]
  //: switch g11 (w23) @(520,372) /sn:0 /w:[ 0 ] /st:0
  //: joint g14 (A) @(361, 322) /w:[ -1 2 1 8 ]
  led g19 (.I(w16));   //: @(610,619) /sn:0 /w:[ 1 ] /type:0
  mux g21 (.I0(w20), .I1(w6), .S(w11), .Z(w13));   //: @(1011,545) /sn:0 /R:2 /w:[ 1 1 1 0 ] /ss:1 /do:1
  //: supply0 g32 (w1) @(932,425) /sn:0 /w:[ 9 ]
  led g20 (.I(w21));   //: @(600,481) /sn:0 /w:[ 1 ] /type:0
  //: joint g43 (B) @(270, 360) /w:[ -1 5 6 8 ]
  Ca2 g0 (.in(B), .out(w0));   //: @(447, 577) /sz:(72, 40) /sn:0 /p:[ Li0>17 Ro0<0 ]
  //: joint g15 (A) @(361, 424) /w:[ 14 13 -1 16 ]
  tran g27(.Z(w7), .I(ALU_OP[2:0]));   //: @(995,127) /sn:0 /R:1 /w:[ 0 2 1 ] /ss:1
  //: joint g13 (A) @(361, 277) /w:[ 4 6 -1 3 ]

endmodule

module BRegs32x32(Read2, Write, Read1, Data2, Data1, clr, clk, RegWrite, WriteData);
//: interface  /sz:(147, 182) /bd:[ Ti0>clr(66/147) Ti1>clr(66/147) Ti2>clr(66/147) Ti3>clr(66/147) Ti4>clr(66/147) Li0>WriteData[31:0](148/182) Li1>Write[4:0](108/182) Li2>Read2[4:0](72/182) Li3>Read1[4:0](32/182) Li4>Read1[4:0](32/182) Li5>Read2[4:0](72/182) Li6>Write[4:0](108/182) Li7>WriteData[31:0](148/182) Li8>WriteData[31:0](148/182) Li9>Write[4:0](108/182) Li10>Read2[4:0](72/182) Li11>Read1[4:0](32/182) Li12>Read1[4:0](32/182) Li13>Read2[4:0](72/182) Li14>Write[4:0](108/182) Li15>WriteData[31:0](148/182) Li16>Read1[4:0](32/182) Li17>Read2[4:0](72/182) Li18>Write[4:0](108/182) Li19>WriteData[31:0](148/182) Bi0>RegWrite(40/147) Bi1>clk(108/147) Bi2>clk(108/147) Bi3>RegWrite(40/147) Bi4>RegWrite(40/147) Bi5>clk(108/147) Bi6>clk(108/147) Bi7>RegWrite(40/147) Bi8>clk(108/147) Bi9>RegWrite(40/147) Ro0<Data2[31:0](139/182) Ro1<Data1[31:0](47/182) Ro2<Data1[31:0](47/182) Ro3<Data2[31:0](139/182) Ro4<Data2[31:0](139/182) Ro5<Data1[31:0](47/182) Ro6<Data1[31:0](47/182) Ro7<Data2[31:0](139/182) Ro8<Data1[31:0](47/182) Ro9<Data2[31:0](139/182) ]
output [31:0] Data2;    //: /sn:0 {0}(668,485)(668,472)(669,472)(669,445){1}
input [4:0] Write;    //: /sn:0 {0}(-238,-38)(-138,-38)(-138,-37)(-66,-37){1}
//: {2}(-65,-37)(-28,-37){3}
//: {4}(-27,-37)(-16,-37){5}
input [31:0] WriteData;    //: /sn:0 {0}(669,157)(669,75)(481,75){1}
//: {2}(477,75)(292,75){3}
//: {4}(288,75)(89,75){5}
//: {6}(85,75)(-104,75)(-104,73)(-237,73){7}
//: {8}(87,77)(87,157){9}
//: {10}(290,77)(290,107)(291,107)(291,152){11}
//: {12}(479,77)(479,157){13}
output [31:0] Data1;    //: /sn:0 {0}(59,382)(59,465){1}
supply1 w21;    //: /sn:0 {0}(82,3)(57,3)(57,-11){1}
input clr;    //: /sn:0 {0}(721,193)(731,193)(731,-83)(543,-83){1}
//: {2}(539,-83)(355,-83){3}
//: {4}(351,-83)(150,-83){5}
//: {6}(146,-83)(-44,-83)(-44,-92)(-235,-92){7}
//: {8}(148,-81)(148,193)(139,193){9}
//: {10}(353,-81)(353,188)(343,188){11}
//: {12}(541,-81)(541,193)(531,193){13}
input RegWrite;    //: /sn:0 {0}(-237,263)(-71,263){1}
//: {2}(-67,263)(171,263){3}
//: {4}(175,263)(370,263){5}
//: {6}(374,263)(552,263)(552,219)(556,219){7}
//: {8}(372,261)(372,219)(383,219){9}
//: {10}(173,261)(173,214)(183,214){11}
//: {12}(-69,261)(-69,219)(-38,219){13}
input clk;    //: /sn:0 {0}(556,214)(542,214)(542,285)(364,285){1}
//: {2}(362,283)(362,214)(383,214){3}
//: {4}(360,285)(167,285){5}
//: {6}(165,283)(165,209)(183,209){7}
//: {8}(163,285)(-56,285){9}
//: {10}(-58,283)(-58,214)(-38,214){11}
//: {12}(-60,285)(-237,285){13}
input [4:0] Read1;    //: {0}(-237,96)(-208,96)(-208,95)(-124,95){1}
//: {2}(-123,95)(-96,95){3}
//: {4}(-95,95)(-78,95){5}
input [4:0] Read2;    //: {0}(-237,145)(-141,145){1}
//: {2}(-140,145)(-123,145)(-123,144)(-94,144){3}
//: {4}(-93,144)(-79,144){5}
wire [1:0] w6;    //: /sn:0 {0}(36,369)(-123,369)(-123,99){1}
wire w16;    //: /sn:0 {0}(39,205)(-50,205)(-50,39)(88,39)(88,19){1}
wire w4;    //: /sn:0 {0}(112,19)(112,46)(370,46)(370,205)(431,205){1}
wire [31:0] w3;    //: /sn:0 {0}(77,353)(77,334)(659,334)(659,228){1}
wire [31:0] R2;    //: {0}(65,353)(65,319)(469,319)(469,228){1}
wire [31:0] w0;    //: /sn:0 {0}(651,416)(651,398)(105,398)(105,228){1}
wire w22;    //: /sn:0 {0}(404,217)(431,217){1}
wire w20;    //: /sn:0 {0}(124,19)(124,29)(556,29)(556,205)(621,205){1}
wire [2:0] w19;    //: /sn:0 {0}(431,169)(419,169)(419,109){1}
//: {2}(421,107)(606,107)(606,169)(621,169){3}
//: {4}(417,107)(297,107)(297,106)(231,106){5}
//: {6}(227,106)(25,106){7}
//: {8}(21,106)(-95,106)(-95,99){9}
//: {10}(23,108)(23,169)(39,169){11}
//: {12}(229,108)(229,164)(243,164){13}
wire [2:0] w18;    //: /sn:0 {0}(431,180)(402,180)(402,125){1}
//: {2}(404,123)(589,123)(589,180)(621,180){3}
//: {4}(400,123)(279,123)(279,122)(212,122){5}
//: {6}(208,122)(8,122){7}
//: {8}(4,122)(-93,122)(-93,139){9}
//: {10}(6,124)(6,180)(39,180){11}
//: {12}(210,124)(210,175)(243,175){13}
wire w23;    //: /sn:0 {0}(577,217)(621,217){1}
wire [1:0] w10;    //: /sn:0 {0}(-140,149)(-140,432)(646,432){1}
wire [2:0] w24;    //: /sn:0 {0}(431,193)(381,193)(381,141){1}
//: {2}(383,139)(568,139)(568,193)(621,193){3}
//: {4}(379,139)(260,139)(260,138)(195,138){5}
//: {6}(191,138)(-13,138){7}
//: {8}(-17,138)(-65,138)(-65,-33){9}
//: {10}(-15,140)(-15,193)(39,193){11}
//: {12}(193,140)(193,188)(243,188){13}
wire w31;    //: /sn:0 {0}(243,200)(178,200)(178,60)(100,60)(100,19){1}
wire w1;    //: /sn:0 {0}(-17,217)(39,217){1}
wire [31:0] R1;    //: {0}(281,223)(281,308)(53,308)(53,353){1}
wire [31:0] R3;    //: {0}(687,228)(687,416){1}
wire [1:0] w11;    //: /sn:0 {0}(-27,-33)(-27,-23)(106,-23)(106,-10){1}
wire w2;    //: /sn:0 {0}(243,212)(204,212){1}
wire [31:0] R0;    //: {0}(77,228)(77,299)(41,299)(41,353){1}
wire [31:0] w5;    //: /sn:0 {0}(675,416)(675,372)(497,372)(497,228){1}
wire [31:0] w9;    //: /sn:0 {0}(663,416)(663,387)(309,387)(309,223){1}
//: enddecls

  //: joint g8 (w18) @(6, 122) /w:[ 7 -1 8 10 ]
  //: input g4 (Read2) @(-239,145) /sn:0 /w:[ 0 ]
  //: joint g44 (clr) @(353, -83) /w:[ 3 -1 4 10 ]
  //: input g3 (Write) @(-240,-38) /sn:0 /w:[ 0 ]
  //: joint g16 (clk) @(165, 285) /w:[ 5 6 8 -1 ]
  //: joint g47 (clr) @(541, -83) /w:[ 1 -1 2 12 ]
  //: input g17 (Read1) @(-239,96) /sn:0 /w:[ 0 ]
  //: joint g26 (w19) @(229, 106) /w:[ 5 -1 6 12 ]
  //: output g2 (Data2) @(668,482) /sn:0 /R:3 /w:[ 0 ]
  tran g23(.Z(w24), .I(Write[2:0]));   //: @(-65,-39) /sn:0 /R:1 /w:[ 9 1 2 ] /ss:1
  tran g30(.Z(w10), .I(Read2[4:3]));   //: @(-140,143) /sn:0 /R:1 /w:[ 0 1 2 ] /ss:1
  //: output g1 (Data1) @(59,462) /sn:0 /R:3 /w:[ 1 ]
  //: joint g39 (RegWrite) @(372, 263) /w:[ 6 8 5 -1 ]
  Regs8x32 g24 (.DIN(WriteData), .SD(w24), .SA(w19), .SB(w18), .RegWr(w31), .clk(w2), .clr(clr), .AOUT(R1), .BOUT(w9));   //: @(244, 153) /sz:(98, 69) /sn:0 /p:[ Ti0>11 Li0>13 Li1>13 Li2>13 Li3>0 Li4>0 Ri0>11 Bo0<0 Bo1<1 ]
  Regs8x32 g29 (.DIN(WriteData), .SD(w24), .SA(w19), .SB(w18), .RegWr(w4), .clk(w22), .clr(clr), .AOUT(R2), .BOUT(w5));   //: @(432, 158) /sz:(98, 69) /sn:0 /p:[ Ti0>13 Li0>0 Li1>0 Li2>0 Li3>1 Li4>1 Ri0>13 Bo0<1 Bo1<1 ]
  //: comment g51 /dolink:0 /link:"" @(395,229) /sn:0
  //: /line:"Regs 16-23"
  //: /end
  tran g18(.Z(w19), .I(Read1[2:0]));   //: @(-95,93) /sn:0 /R:1 /w:[ 9 3 4 ] /ss:1
  //: supply1 g10 (w21) @(68,-11) /sn:0 /w:[ 1 ]
  //: joint g25 (w18) @(210, 122) /w:[ 5 -1 6 12 ]
  //: comment g49 /dolink:0 /link:"" @(210,225) /sn:0
  //: /line:"Regs 8-15"
  //: /end
  //: comment g50 /dolink:0 /link:"" @(585,229) /sn:0
  //: /line:"Regs 24-31"
  //: /end
  Regs8x32 g6 (.DIN(WriteData), .SD(w24), .SA(w19), .SB(w18), .RegWr(w16), .clk(w1), .clr(clr), .AOUT(R0), .BOUT(w0));   //: @(40, 158) /sz:(98, 69) /sn:0 /p:[ Ti0>9 Li0>11 Li1>11 Li2>11 Li3>0 Li4>1 Ri0>9 Bo0<0 Bo1<1 ]
  //: joint g7 (w19) @(23, 106) /w:[ 7 -1 8 10 ]
  demux g9 (.I(w11), .E(w21), .Z0(w16), .Z1(w31), .Z2(w4), .Z3(w20));   //: @(106,3) /sn:0 /w:[ 1 0 1 1 0 0 ]
  and g35 (.I0(clk), .I1(RegWrite), .Z(w22));   //: @(394,217) /sn:0 /delay:" 1" /w:[ 3 9 0 ]
  tran g31(.Z(w6), .I(Read1[4:3]));   //: @(-123,93) /sn:0 /R:1 /w:[ 1 1 2 ] /ss:1
  tran g22(.Z(w18), .I(Read2[2:0]));   //: @(-93,142) /sn:0 /R:1 /w:[ 9 3 4 ] /ss:0
  and g36 (.I0(clk), .I1(RegWrite), .Z(w23));   //: @(567,217) /sn:0 /delay:" 1" /w:[ 0 7 0 ]
  //: joint g41 (w19) @(419, 107) /w:[ 2 -1 4 1 ]
  //: joint g45 (WriteData) @(479, 75) /w:[ 1 -1 2 12 ]
  and g33 (.I0(clk), .I1(RegWrite), .Z(w1));   //: @(-27,217) /sn:0 /delay:" 1" /w:[ 11 13 0 ]
  //: input g42 (clr) @(-237,-92) /sn:0 /w:[ 7 ]
  //: joint g40 (w18) @(402, 123) /w:[ 2 -1 4 1 ]
  //: input g12 (clk) @(-239,285) /sn:0 /w:[ 13 ]
  and g34 (.I0(clk), .I1(RegWrite), .Z(w2));   //: @(194,212) /sn:0 /delay:" 1" /w:[ 7 11 1 ]
  //: joint g28 (w24) @(381, 139) /w:[ 2 -1 4 1 ]
  Regs8x32 g46 (.DIN(WriteData), .SD(w24), .SA(w19), .SB(w18), .RegWr(w20), .clk(w23), .clr(clr), .AOUT(w3), .BOUT(R3));   //: @(622, 158) /sz:(98, 69) /sn:0 /p:[ Ti0>0 Li0>3 Li1>3 Li2>3 Li3>1 Li4>1 Ri0>0 Bo0<1 Bo1<0 ]
  //: joint g11 (w24) @(-15, 138) /w:[ 7 -1 8 10 ]
  mux g14 (.I0(R0), .I1(R1), .I2(R2), .I3(w3), .S(w6), .Z(Data1));   //: @(59,369) /sn:0 /w:[ 1 1 0 0 0 0 ] /ss:0 /do:0
  tran g5(.Z(w11), .I(Write[4:3]));   //: @(-27,-39) /sn:0 /R:1 /w:[ 0 3 4 ] /ss:1
  //: joint g19 (clk) @(-58, 285) /w:[ 9 10 12 -1 ]
  //: joint g21 (w24) @(193, 138) /w:[ 5 -1 6 12 ]
  //: input g32 (RegWrite) @(-239,263) /sn:0 /w:[ 0 ]
  //: joint g20 (WriteData) @(87, 75) /w:[ 5 -1 6 8 ]
  //: joint g38 (RegWrite) @(173, 263) /w:[ 4 10 3 -1 ]
  //: joint g15 (clk) @(362, 285) /w:[ 1 2 4 -1 ]
  //: joint g43 (clr) @(148, -83) /w:[ 5 -1 6 8 ]
  //: input g0 (WriteData) @(-239,73) /sn:0 /w:[ 7 ]
  //: joint g27 (WriteData) @(290, 75) /w:[ 3 -1 4 10 ]
  //: comment g48 /dolink:0 /link:"" @(11,228) /sn:0
  //: /line:"Regs 0-7"
  //: /end
  //: joint g37 (RegWrite) @(-69, 263) /w:[ 2 12 1 -1 ]
  mux g13 (.I0(w0), .I1(w9), .I2(w5), .I3(R3), .S(w10), .Z(Data2));   //: @(669,432) /sn:0 /w:[ 0 0 0 1 1 1 ] /ss:0 /do:0

endmodule

module main;    //: root_module
supply0 w39;    //: /sn:0 /dp:1 {0}(-77,508)(-77,536){1}
supply0 w42;    //: /sn:0 {0}(-68,335)(-38,335)(-38,354){1}
supply0 w43;    //: /sn:0 /dp:1 {0}(-195,445)(-195,432)(-151,432)(-151,443){1}
wire w16;    //: /sn:0 {0}(993,145)(993,157)(972,157)(972,163){1}
wire [31:0] w6;    //: /sn:0 {0}(274,383)(242,383)(242,624)(1387,624)(1387,336)(1363,336){1}
wire [31:0] w13;    //: /sn:0 {0}(423,282)(725,282)(725,305)(735,305){1}
wire [4:0] w7;    //: /sn:0 {0}(274,343)(241,343)(241,355)(217,355){1}
wire w50;    //: /sn:0 {0}(1200,292)(1210,292){1}
wire w34;    //: /sn:0 {0}(22442,-11681)(22442,-11671){1}
wire [31:0] w25;    //: /sn:0 /dp:3 {0}(958,171)(866,171){1}
//: {2}(864,169)(864,120)(1050,120)(1050,167)(1077,167){3}
//: {4}(862,171)(612,171){5}
//: {6}(611,171)(514,171){7}
wire w4;    //: /sn:0 {0}(831,307)(854,307)(854,294){1}
wire [31:0] w36;    //: /sn:0 /dp:1 {0}(1221,167)(1328,167)(1328,158){1}
wire [3:0] w0;    //: /sn:0 {0}(781,274)(781,243){1}
wire [31:0] w3;    //: /sn:0 {0}(831,341)(1237,341){1}
wire w22;    //: /sn:0 /dp:1 {0}(644,361)(644,309)(627,309){1}
wire [31:0] w20;    //: /sn:0 /dp:1 {0}(628,374)(423,374){1}
wire [31:0] w30;    //: /sn:0 {0}(1077,187)(987,187){1}
wire w29;    //: /sn:0 {0}(22476,-11710)(22476,-11700){1}
wire w37;    //: /sn:0 {0}(-247,534)(-200,534)(-200,521){1}
wire [31:0] w19;    //: /sn:0 {0}(958,203)(583,203)(583,392){1}
//: {2}(585,394)(628,394){3}
//: {4}(583,396)(583,557)(526,557){5}
wire w18;    //: /sn:0 {0}(479,195)(479,222)(467,222){1}
wire [31:0] w12;    //: /sn:0 /dp:1 {0}(660,87)(1167,87)(1167,157)(1192,157){1}
wire w10;    //: /sn:0 {0}(315,418)(315,442)(301,442){1}
wire [31:0] w23;    //: /sn:0 /dp:1 {0}(657,384)(725,384)(725,345)(735,345){1}
wire w21;    //: /sn:0 {0}(938,231)(972,231)(972,211){1}
wire [15:0] w24;    //: /sn:0 {0}(317,558)(142,558)(142,471)(70,471){1}
wire w31;    //: /sn:0 {0}(4281,420)(4271,420){1}
wire [25:0] w1;    //: /sn:0 {0}(70,207)(136,207)(136,92)(654,92){1}
wire [31:0] w32;    //: /sn:0 /dp:1 {0}(1106,177)(1192,177){1}
wire [31:0] w46;    //: /sn:0 /dp:1 {0}(1301,353)(1301,346)(1334,346){1}
wire [4:0] w8;    //: /sn:0 {0}(274,307)(155,307){1}
//: {2}(151,307)(70,307){3}
//: {4}(153,309)(153,365)(188,365){5}
wire w52;    //: /sn:0 /dp:1 {0}(410,443)(435,443){1}
wire [4:0] w27;    //: /sn:0 {0}(70,345)(188,345){1}
wire w17;    //: /sn:0 {0}(479,147)(479,142)(499,142)(499,121){1}
wire [31:0] w44;    //: /sn:0 {0}(-80,423)(-80,394)(-52,394){1}
wire w28;    //: /sn:0 {0}(318,207)(341,207)(341,234){1}
wire w33;    //: /sn:0 {0}(181,388)(204,388)(204,378){1}
wire w35;    //: /sn:0 /dp:1 {0}(1208,190)(1208,207)(1179,207){1}
wire w49;    //: /sn:0 {0}(1234,485)(1244,485){1}
wire [7:0] w14;    //: /sn:0 {0}(455,187)(465,187){1}
wire [31:0] w45;    //: /sn:0 /dp:1 {0}(-23,378)(-13,378)(-13,319)(-253,319)(-253,483)(-211,483){1}
wire [31:0] w48;    //: /sn:0 {0}(1305,326)(1334,326){1}
wire [5:0] w2;    //: /sn:0 {0}(612,166)(612,82)(654,82){1}
wire w11;    //: /sn:0 {0}(383,418)(383,443)(394,443){1}
wire [31:0] w41;    //: /sn:0 /dp:3 {0}(-60,481)(66,481)(66,471){1}
//: {2}(66,470)(66,345){3}
//: {4}(66,344)(66,307){5}
//: {6}(66,306)(66,267){7}
//: {8}(66,266)(66,207){9}
//: {10}(66,206)(66,198){11}
wire w47;    //: /sn:0 {0}(-38,402)(-38,413)(-13,413){1}
wire [31:0] w5;    //: /sn:0 {0}(504,171)(494,171){1}
wire w38;    //: /sn:0 /dp:1 {0}(-205,445)(-205,391)(-210,391){1}
wire w26;    //: /sn:0 {0}(1062,220)(1093,220)(1093,200){1}
wire [4:0] w9;    //: /sn:0 {0}(274,267)(70,267){1}
wire w51;    //: /sn:0 {0}(1329,278)(1350,278)(1350,313){1}
wire [31:0] w40;    //: /sn:0 {0}(-95,483)(-127,483){1}
//: {2}(-129,481)(-129,362)(-52,362){3}
//: {4}(-131,483)(-168,483){5}
//: {6}(-170,481)(-170,155)(465,155){7}
//: {8}(-172,483)(-190,483){9}
//: enddecls

  mux g44 (.I0(w46), .I1(w48), .S(w51), .Z(w6));   //: @(1350,336) /sn:0 /R:1 /w:[ 1 1 1 1 ] /ss:1 /do:0
  mux g8 (.I0(w32), .I1(w12), .S(w35), .Z(w36));   //: @(1208,167) /sn:0 /R:1 /w:[ 1 1 0 0 ] /ss:0 /do:0
  SignExtend g4 (.D16b(w24), .D32b(w19));   //: @(318, 521) /sz:(207, 73) /sn:0 /p:[ Li0>0 Ro0<5 ]
  //: switch g47 (w50) @(1183,292) /sn:0 /w:[ 0 ] /st:0
  //: switch g16 (w35) @(1162,207) /sn:0 /w:[ 1 ] /st:0
  mux g3 (.I0(w20), .I1(w19), .S(w22), .Z(w23));   //: @(644,384) /sn:0 /R:1 /w:[ 0 3 0 0 ] /ss:1 /do:1
  mux g17 (.I0(w27), .I1(w8), .S(w33), .Z(w7));   //: @(204,355) /sn:0 /R:1 /w:[ 1 5 1 1 ] /ss:0 /do:1
  //: supply0 g26 (w43) @(-151,449) /sn:0 /w:[ 1 ]
  concat g2 (.I0(w1), .I1(w2), .Z(w12));   //: @(659,87) /sn:0 /w:[ 1 1 0 ] /dr:0
  clock g23 (.Z(w52));   //: @(448,444) /sn:0 /R:2 /w:[ 1 ] /omega:100 /phi:0 /duty:50
  //: dip g30 (w44) @(-80,434) /sn:0 /R:2 /w:[ 0 ] /st:0
  BRegs32x32 g1 (.RegWrite(w28), .Read1(w9), .Read2(w8), .Write(w7), .WriteData(w6), .clk(w11), .clr(w10), .Data1(w13), .Data2(w20));   //: @(275, 235) /sz:(147, 182) /sn:0 /p:[ Ti0>1 Li0>0 Li1>0 Li2>0 Li3>0 Bi0>0 Bi1>0 Ro0<0 Ro1<1 ]
  register g24 (.Q(w40), .D(w45), .EN(w43), .CLR(w38), .CK(w37));   //: @(-200,483) /sn:0 /R:1 /w:[ 9 1 0 0 1 ]
  tran g39(.Z(w24), .I(w41[15:0]));   //: @(64,471) /sn:0 /R:2 /w:[ 1 1 2 ] /ss:1
  //: joint g29 (w40) @(-129, 483) /w:[ 1 2 4 -1 ]
  //: switch g51 (w18) @(450,222) /sn:0 /w:[ 1 ] /st:0
  //: switch g18 (w31) @(4299,420) /sn:0 /R:2 /w:[ 0 ] /st:0
  //: joint g10 (w19) @(583, 394) /w:[ 2 1 -1 4 ]
  rom g25 (.A(w40), .D(w41), .OE(w39));   //: @(-77,482) /sn:0 /w:[ 0 0 0 ]
  not g49 (.I(w52), .Z(w11));   //: @(404,443) /sn:0 /R:2 /w:[ 0 1 ]
  led g50 (.I(w17));   //: @(499,114) /sn:0 /w:[ 1 ] /type:0
  add g6 (.A(w19), .B(w25), .S(w30), .CI(w16), .CO(w21));   //: @(974,187) /sn:0 /R:1 /w:[ 0 0 1 1 1 ]
  tran g9(.Z(w2), .I(w25[31:26]));   //: @(612,169) /sn:0 /R:1 /w:[ 0 6 5 ] /ss:0
  mux g7 (.I0(w25), .I1(w30), .S(w26), .Z(w32));   //: @(1093,177) /sn:0 /R:1 /w:[ 3 0 1 0 ] /ss:0 /do:1
  //: supply0 g35 (w39) @(-77,542) /sn:0 /w:[ 1 ]
  //: switch g22 (w10) @(284,442) /sn:0 /w:[ 1 ] /st:0
  //: switch g31 (w29) @(22476,-11723) /sn:0 /R:3 /w:[ 0 ] /st:0
  //: switch g45 (w51) @(1312,278) /sn:0 /w:[ 0 ] /st:0
  tran g41(.Z(w1), .I(w41[25:0]));   //: @(64,207) /sn:0 /R:2 /w:[ 0 9 10 ] /ss:1
  //: switch g33 (w38) @(-227,391) /sn:0 /w:[ 1 ] /st:0
  //: supply0 g36 (w42) @(-74,335) /sn:0 /R:3 /w:[ 0 ]
  //: joint g52 (w40) @(-170, 483) /w:[ 5 6 8 -1 ]
  //: switch g42 (w22) @(610,309) /sn:0 /w:[ 1 ] /st:0
  tran g40(.Z(w9), .I(w41[25:0]));   //: @(64,267) /sn:0 /R:2 /w:[ 1 7 8 ] /ss:1
  led g12 (.I(w16));   //: @(993,138) /sn:0 /w:[ 0 ] /type:0
  //: switch g46 (w49) @(1217,485) /sn:0 /w:[ 0 ] /st:0
  add g28 (.A(w44), .B(w40), .S(w45), .CI(w42), .CO(w47));   //: @(-36,378) /sn:0 /R:1 /w:[ 1 3 0 1 0 ]
  clock g34 (.Z(w37));   //: @(-260,534) /sn:0 /w:[ 0 ] /omega:100 /phi:0 /duty:50
  //: joint g14 (w25) @(864, 171) /w:[ 1 2 4 -1 ]
  //: dip g11 (w0) @(781,233) /sn:0 /w:[ 1 ] /st:0
  add g5 (.A(w14), .B(w40), .S(w5), .CI(w17), .CO(w18));   //: @(481,171) /sn:0 /R:1 /w:[ 1 7 1 0 0 ]
  //: switch g21 (w28) @(301,207) /sn:0 /w:[ 0 ] /st:0
  //: switch g19 (w33) @(164,388) /sn:0 /w:[ 0 ] /st:0
  //: joint g20 (w8) @(153, 307) /w:[ 1 -1 2 4 ]
  //: switch g32 (w34) @(22442,-11694) /sn:0 /R:3 /w:[ 0 ] /st:0
  led g43 (.I(w4));   //: @(854,287) /sn:0 /w:[ 1 ] /type:0
  //: switch g15 (w26) @(1045,220) /sn:0 /w:[ 0 ] /st:0
  ALU g0 (.ALU_OP(w0), .A(w13), .B(w23), .Zero(w4), .Result(w3));   //: @(736, 275) /sz:(94, 87) /sn:0 /p:[ Ti0>0 Li0>1 Li1>1 Ro0<0 Ro1<0 ]
  tran g38(.Z(w27), .I(w41[15:11]));   //: @(64,345) /sn:0 /R:2 /w:[ 0 3 4 ] /ss:1
  //: comment g48 /dolink:0 /link:"" @(591,328) /sn:0
  //: /line:"ALUSrc"
  //: /end
  led g27 (.I(w47));   //: @(-6,413) /sn:0 /R:3 /w:[ 1 ] /type:0
  tran g37(.Z(w8), .I(w41[20:16]));   //: @(64,307) /sn:0 /R:2 /w:[ 3 5 6 ] /ss:1
  //: switch g13 (w21) @(921,231) /sn:0 /w:[ 0 ] /st:0

endmodule
