<!DOCTYPE html>
<html>
<head>
	<title>Dr. Vidyadhar SM: Research Interests</title>
	<meta charset="utf-8">
	<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no"/ >
	<link rel="icon" href="images/logo.png">
	<link rel="stylesheet" type="text/css" href="style-research-interests.css">
	<link href="https://stackpath.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
</head>
<body>
	<script language="javascript" type="text/javascript" src="header.txt"></script>

	<h2 class="heading">Reasearch Interests</h2>

	<div class="research-interests">
		
		<h3>DGS Antennas</h3>

		<ul>
			<li>Continues research work in the field of Microstrip antenna</li>
			<li>Parameter enhancement using Defected Ground Structures.</li>	
			<li>Novel Design and development concepts in field of microwave engineering.</li>	
			<li>Practical testing using HFSS/CST/FEKO software’s and design development using AUTOCAD</li>
		</ul>

		<h3>5G Array and MIMO antenna design</h3>

		<ul>
			<li>Design and development of complex structural 5G antennas to meet industrial standards</li>
			<li>Array and MIMO design for efficient results</li>
			<li>Base station design of 5G</li>
			<li>Particular work on 28GHz and 38GHz antenna</li>
		</ul>

		<h3>OFDM communication Systems</h3>

		<ul>
			<li>Design of a complete OFDM system.</li>
			<li>Novel work on offset estimation in both Time and Frequency</li>
			<li>System design with work on implementation using MATLAB and XILINX</li>
			<li>Reed Solomon encoders and Decoders implementation</li>
		</ul>

		<h3>Embedded systems and Robotics</h3>

		<ul>
			<li>Research work on Embedded systems using ZED-Boards/ Nexas-DDR4/Raspberry-pi/Arduino</li>
			<li>Brain Machine Interface</li>
			<li>Autonomous navigation</li>
			<li>Machine learning and machine interface.</li>
		</ul>

		<h3>Technical Skills</h3>

		<ul>
			<li><b>Hardware Description Languages</b> : VHDL, Verilog (XILINX 13.2 & VIVADO), Model-Sim, MASM, KEIL.</li>
			<li><b>Schematic & Layout Design</b> : Microwind, HFSS, CST, FEKO, IE3D, Auto-CAD</li>
			<li><b>Programming Language</b> : C, C++</li>
			<li><b>ALP & Simulation</b> :  8051, 8085, 8086, MATLAB, Python</li>
			<li><b>Operating Systems</b> : Windows,  Linux</li>
		</ul>

		<h3>Research Projects</h3>

		<ol id="reasearch-projects">
			
			<li>
				<h4>BE Project</h4>
				<b>Embedded based centralized prepaid electricity billing system using smart card.</b><br>
				<b>Tools:</b> Visual basics, Microcontroller<br>
				<b>Description:</b> The system is designed using the concept of a prepaid SIM card where in user has to recharge the amount before he uses it, same way in this system, user has to fill in the recharge units or number of units required, and can be monitored both by the user and the central unit as the every unit is centrally connected to the regional center wireless.
			</li>

			<li>
				<h4>Mtech Dissertation</h4>
				<b>Novel time offset estimation in OFDM systems in presence of CFO and TO.</b><br>
				<b>Description:</b> The time synchronization problem for OFDM systems is most common in the downlink of wireless communication systems, in this thesis a novel timing synchronization algorithm which minimizes false alarm probability and indirectly improves correct detection probability. We then introduce a universal fractional carrier frequency offset (CFO) estimator that outperforms conventional methods at low signal to noise ratio with lower complexity. More accurate timing and frequency estimates can be obtained by our proposed algorithms, presenting a successive timing estimation algorithm to solve the timing ambiguity.
			</li>

			<li>
				<b>Design and Implementation of Reed Solomon Encoder and Decoder, IP core at SEMTRONICS MICROSYSTEMS Pvt. Ltd, Bangalore.</b><br>
				<b>Role:</b> Design and Testing<br>
				<b>Tools used:</b> XILINX ISE 13.2, MATLAB7.8 R2008b.<br>
				<b>Description:</b> Reed-Solomon encoder finds its application in DVB systems, satellite communication, storage systems etc. RS encoder is a forward error correcting encoder. The RTL description using Verilog with least, minimum latency possible for the RS encoder, it is tested on SPARTAN 3E FPGA board. IP core design is done for all possible symbol length.
			</li>

			<li>
				<b>Design and implementation of ‘IEEE 802.15.4 ZIGBEE TRANSCEIVER’. (Implementation was under process)</b><br>
				<b>Role:</b> Design and Testing<br>
				<b>Tools used:</b> Xilinx ISE 13.2, MATLAB7 R2008b<br>
				<b>Description:</b> IEEE 802.15.4/ZIGBEE is a standard which specifies the physical layer and media access control for low-rate wireless personal area networks. ZIGBEE is mainly used for control applications. 
			</li>

		</ol>

	</div>

	<script language="javascript" type="text/javascript" src="footer.txt"></script>

	<script src="https://code.jquery.com/jquery-3.5.1.js"></script>

	<script type="text/javascript" src="toggle.js"></script>
</body>
</html>