0.6
2019.2
Oct 24 2019
18:48:46
/home/luke/Documents/Capstone/FPGA_API/vivado_designs/basic_led_test/basic_led_test.ip_user_files/bd/design_1/sim/design_1.v,1580784433,verilog,,/home/luke/Documents/Capstone/FPGA_API/vivado_designs/basic_led_test/basic_led_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/luke/Documents/Capstone/FPGA_API/vivado_designs/basic_led_test/basic_led_test.sim/sim_1/behav/xsim/glbl.v,1571945291,verilog,,,,glbl,,,,,,,,
/home/luke/Documents/Capstone/FPGA_API/vivado_designs/basic_led_test/basic_led_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1580784433,verilog,,,,design_1_wrapper,,,,,,,,
