
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
Options:	-common_ui 
Date:		Thu Apr  7 22:13:00 2022
Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.42.2.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_41750_pgmicro04_jonas.gava_6s4OH0.


**INFO:  MMMC transition support version v31-84 

Loading fill procedures ...
[DEV]innovus 1> source physical/1_init.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)

Threads Configured:8
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
Library reading multithread flow ended.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
Set DBUPerIGU to M2 pitch 630.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Apr  7 22:13:49 2022
viaInitial ends at Thu Apr  7 22:13:49 2022
*** Begin netlist parsing (mem=612.7M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 1225 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'innovus/NextZ80.v'

*** Memory Usage v#1 (Current mem = 612.699M, initial mem = 170.871M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=612.7M) ***
Top level cell is NextZ80.
** Removed 1 unused lib cells.
**WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 1224 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell NextZ80 ...
*** Netlist is unique.
** info: there are 1277 modules.
** info: there are 2468 stdCell insts.

*** Memory Usage v#1 (Current mem = 628.449M, initial mem = 170.871M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Initializing multi-corner RC extraction with 1 active RC Corners ...
default_emulate_view
Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
Cap table was created using Encounter 07.10-s219_1.
Process name: xc018m6_typ.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
*Info: initialize multi-corner CTS.
Reading timing constraints file 'innovus//NextZ80.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:28.1, real=0:00:51.0, peak res=340.2M, current mem=735.8M)
NextZ80
NextZ80
**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//NextZ80.default_emulate_constraint_mode.sdc, Line 114).

**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//NextZ80.default_emulate_constraint_mode.sdc, Line 115).

**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//NextZ80.default_emulate_constraint_mode.sdc, Line 124).

Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Reading of timing constraints file innovus//NextZ80.default_emulate_constraint_mode.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=357.1M, current mem=754.0M)
Current (total cpu=0:00:28.3, real=0:00:51.0, peak res=357.1M, current mem=754.0M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 511
Total number of sequential cells: 234
Total number of tristate cells: 64
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
Total number of usable buffers: 10
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
Total number of usable inverters: 13
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
Total number of identified usable delay cells: 14
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15default_emulate_view
default_emulate_view
default_emulate_view

Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
Adjusting core size to PlacementGrid : width :278.46 height : 268.4
[DEV]innovus 2> source physical/2_power_plan.tcl 
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 940.1M) ***
*** Begin SPECIAL ROUTE on Thu Apr  7 22:14:06 2022 ***
SPECIAL ROUTE ran on directory: /home/gme/jonas.gava/2022/cci2/next_z80/nextz80/trunk/synthesis
SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.42.2.el7.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1571.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 825 macros, 112 used
Read in 104 components
  104 core components: 104 unplaced, 0 placed, 0 fixed
Read in 42 logical pins
Read in 42 nets
Read in 7 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 108
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 55
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1583.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 35 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Apr  7 22:14:06 2022
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Apr  7 22:14:06 2022

sroute post-processing starts at Thu Apr  7 22:14:06 2022
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Apr  7 22:14:06 2022
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 45.44 megs
sroute: Total Peak Memory used = 983.48 megs
[DEV]innovus 3> place_design
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting place_design default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Multithreaded Timing Analysis is initialized with 8 threads

Effort level <high> specified for reg2reg_tmp.41750 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: NextZ80
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
End delay calculation. (MEM=1698.36 CPU=0:00:00.9 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 1698.4M) ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 44 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.2) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1690.3M)" ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.0 mem=1690.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.9 mem=1690.6M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=2439 (0 fixed + 2439 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2514 #term=9345 #term/net=3.72, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=42
stdCell: 2439 single + 0 double + 0 multi
Total standard cell length = 10.6426 (mm), area = 0.0519 (mm^2)
Estimated cell power/ground rail width = 0.915 um
Average module density = 0.695.
Density for the design = 0.695.
       = stdcell_area 16893 sites (51936 um^2) / alloc_area 24310 sites (74739 um^2).
Pin Density = 0.3844.
            = total # of pins 9345 / total area 24310.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.319e-11 (0.00e+00 4.32e-11)
              Est.  stn bbox = 4.902e-11 (0.00e+00 4.90e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1754.6M
Iteration  2: Total net bbox = 4.319e-11 (0.00e+00 4.32e-11)
              Est.  stn bbox = 4.902e-11 (0.00e+00 4.90e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1754.6M
Iteration  3: Total net bbox = 1.972e+02 (1.36e+02 6.17e+01)
              Est.  stn bbox = 2.447e+02 (1.68e+02 7.64e+01)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1754.6M
Iteration  4: Total net bbox = 6.057e+04 (2.76e+04 3.30e+04)
              Est.  stn bbox = 7.437e+04 (3.37e+04 4.06e+04)
              cpu = 0:00:02.1 real = 0:00:00.0 mem = 1754.6M
Iteration  5: Total net bbox = 9.649e+04 (4.50e+04 5.15e+04)
              Est.  stn bbox = 1.192e+05 (5.59e+04 6.34e+04)
              cpu = 0:00:03.9 real = 0:00:01.0 mem = 1754.6M
Iteration  6: Total net bbox = 1.055e+05 (5.08e+04 5.47e+04)
              Est.  stn bbox = 1.292e+05 (6.23e+04 6.69e+04)
              cpu = 0:00:03.7 real = 0:00:01.0 mem = 1786.7M

Iteration  7: Total net bbox = 1.101e+05 (5.32e+04 5.69e+04)
              Est.  stn bbox = 1.341e+05 (6.49e+04 6.92e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1786.6M
Iteration  8: Total net bbox = 1.101e+05 (5.32e+04 5.69e+04)
              Est.  stn bbox = 1.341e+05 (6.49e+04 6.92e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1786.6M
Iteration  9: Total net bbox = 1.060e+05 (5.27e+04 5.33e+04)
              Est.  stn bbox = 1.289e+05 (6.42e+04 6.47e+04)
              cpu = 0:00:02.2 real = 0:00:00.0 mem = 1786.6M
Iteration 10: Total net bbox = 1.067e+05 (5.32e+04 5.36e+04)
              Est.  stn bbox = 1.297e+05 (6.48e+04 6.49e+04)
              cpu = 0:00:07.8 real = 0:00:01.0 mem = 1786.7M
Iteration 11: Total net bbox = 1.067e+05 (5.32e+04 5.36e+04)
              Est.  stn bbox = 1.297e+05 (6.48e+04 6.49e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1786.7M
*** cost = 1.067e+05 (5.32e+04 5.36e+04) (cpu for global=0:00:21.6) real=0:00:07.0***
Placement multithread real runtime: 0:00:07.0 with 8 threads.
Info: 37 clock gating cells identified, 37 (on average) moved
NextZ80
NextZ80
Core Placement runtime cpu: 0:00:18.8 real: 0:00:05.0
*** Starting refinePlace (0:01:11 mem=1388.5M) ***
Total net length = 1.067e+05 (5.318e+04 5.356e+04) (ext = 4.317e+03)
Density distribution unevenness ratio = 7.301%
Move report: Detail placement moves 2439 insts, mean move: 3.35 um, max move: 49.78 um
	Max move on inst (CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13): (82.60, 50.47) --> (78.12, 95.77)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1394.5MB
Summary Report:
Instances move: 2439 (out of 2439 movable)
Mean displacement: 3.35 um
Max displacement: 49.78 um (Instance: CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13) (82.597, 50.468) -> (78.12, 95.77)
	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
Total net length = 1.036e+05 (5.017e+04 5.343e+04) (ext = 4.283e+03)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1394.5MB
*** Finished refinePlace (0:01:12 mem=1394.5M) ***
Total net length = 1.036e+05 (5.000e+04 5.362e+04) (ext = 4.269e+03)
*** End of Placement (cpu=0:00:30.4, real=0:00:16.0, mem=1394.5M) ***
default core: bins with density >  0.75 = 36.1 % ( 13 / 36 )
Density distribution unevenness ratio = 7.325%
*** Free Virtual Timing Model ...(mem=1394.5M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=120 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=2514  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 25347

[NR-eagl] Usage: 25347 = (11932 H, 13415 V) = (22.91% H, 25.76% V) = (5.823e+04um H, 6.547e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25347 = (11932 H, 13415 V) = (22.91% H, 25.76% V) = (5.823e+04um H, 6.547e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V

[NR-eagl] Usage: 25347 = (11932 H, 13415 V) = (22.91% H, 25.76% V) = (5.823e+04um H, 6.547e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25347 = (11932 H, 13415 V) = (22.91% H, 25.76% V) = (5.823e+04um H, 6.547e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25347 = (11932 H, 13415 V) = (22.91% H, 25.76% V) = (5.823e+04um H, 6.547e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 9303
[NR-eagl] Layer2(MET2)(V) length: 3.529949e+04um, number of vias: 12235
[NR-eagl] Layer3(MET3)(H) length: 4.194765e+04um, number of vias: 2804
[NR-eagl] Layer4(MET4)(V) length: 2.998942e+04um, number of vias: 1209
[NR-eagl] Layer5(MET5)(H) length: 1.796127e+04um, number of vias: 173
[NR-eagl] Layer6(METTP)(V) length: 3.544710e+03um, number of vias: 0
[NR-eagl] Total length: 1.287425e+05um, number of vias: 25724
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing place_design default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:0:34
***** Total real time  0:0:18
**place_design ... cpu = 0: 0:34, real = 0: 0:18, mem = 1372.4M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         44.08             72                                      place_design
[DEV]innovus 4> 

[DEV]innovus 4> #ccopt_design#ccopt_design 
 
[DEV]innovus 5># Pre-CTS opt
 # Pre-CTS opt
[DEV]innovus 6> opt_design -pre_cts
opt_design -pre_cts
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
default_emulate_view
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1378.5M, totSessionCpu=0:01:15 **
Added -handlePreroute to trialRouteMode
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
'set_default_switching_activity' finished successfully.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1378.4M)
Extraction called for design 'NextZ80' of instances=2439 and nets=2548 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design NextZ80.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1372.434M)
#################################################################################
# Design Stage: PreRoute
# Design Name: NextZ80
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=1950.73 CPU=0:00:00.9 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 1950.7M) ***
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:00.0 totSessionCpu=0:01:18 mem=1950.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.704  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   412   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.002   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.490%
------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:01, mem = 1542.0M, totSessionCpu=0:01:18 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1542.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1542.0M) ***
The useful skew maximum allowed delay is: 0.3
**INFO: Num dontuse cells 532, Num usable cells 745
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 745
Info: 38 clock nets excluded from IPO operation.
*info: There are 10 candidate Buffer cells
*info: There are 10 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**opt_design ... cpu = 0:00:09, real = 0:00:08, mem = 1621.5M, totSessionCpu=0:01:24 **
**INFO: Num dontuse cells 532, Num usable cells 745
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 745
Begin: GigaOpt high fanout net optimization
Info: 38 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.49%|        -|   0.100|   0.000|   0:00:00.0| 2337.3M|
|    69.49%|        -|   0.100|   0.000|   0:00:00.0| 2353.3M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2353.3M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
Info: 38 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    10   |    10   |    10   |     10  |     0   |     0   |     0   |     0   | 0.70 |          0|          0|          0|  69.49  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.70 |          2|          0|          9|  69.66  |   0:00:00.0|    2352.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2352.6M) ***

End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:14, real = 0:00:12, mem = 1623.7M, totSessionCpu=0:01:29 **
**INFO: Num dontuse cells 532, Num usable cells 745
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 745
Begin: GigaOpt Global Optimization
Info: 38 clock nets excluded from IPO operation.
*info: 38 clock nets excluded
*info: 7 special nets excluded.
*info: 28 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
+--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
|   0.000|   0.000|    69.66%|   0:00:00.0| 2378.5M|default_emulate_view|       NA| NA                                            |
+--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2378.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2378.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**opt_design ... cpu = 0:00:21, real = 0:00:20, mem = 1656.8M, totSessionCpu=0:01:37 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 532, Num usable cells 745
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 745
Info: 38 clock nets excluded from IPO operation.
**opt_design ... cpu = 0:00:21, real = 0:00:20, mem = 1654.7M, totSessionCpu=0:01:37 **
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0364
real setup target slack: 0.0364
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1662.8 MB
[NR-eagl] buildTerm2TermWires    : 0
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=120 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=2516  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 25350

[NR-eagl] Usage: 25350 = (11936 H, 13414 V) = (22.92% H, 25.75% V) = (5.825e+04um H, 6.546e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25350 = (11936 H, 13414 V) = (22.92% H, 25.75% V) = (5.825e+04um H, 6.546e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V

[NR-eagl] Usage: 25350 = (11936 H, 13414 V) = (22.92% H, 25.75% V) = (5.825e+04um H, 6.546e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25350 = (11936 H, 13414 V) = (22.92% H, 25.75% V) = (5.825e+04um H, 6.546e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25350 = (11936 H, 13414 V) = (22.92% H, 25.75% V) = (5.825e+04um H, 6.546e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] End Peak syMemory usage = 1662.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.08 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:01:37 mem=1662.8M) ***
Density distribution unevenness ratio = 7.386%
Density distribution unevenness ratio = 8.752%
Move report: Timing Driven Placement moves 2391 insts, mean move: 10.36 um, max move: 98.23 um
	Max move on inst (FE_OFC16_WR): (148.68, 168.97) --> (148.05, 266.57)
	Runtime: CPU: 0:00:09.3 REAL: 0:00:02.0 MEM: 1662.8MB
Density distribution unevenness ratio = 8.752%
Move report: Detail placement moves 1089 insts, mean move: 3.86 um, max move: 47.25 um
	Max move on inst (RC_CG_HIER_INST1/g12): (162.54, 227.53) --> (115.29, 227.53)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1662.8MB
Summary Report:
Instances move: 2400 (out of 2441 movable)
Mean displacement: 10.78 um
Max displacement: 98.23 um (Instance: FE_OFC16_WR) (148.68, 168.97) -> (148.05, 266.57)
	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
Runtime: CPU: 0:00:09.9 REAL: 0:00:02.0 MEM: 1662.8MB
*** Finished refinePlace (0:01:47 mem=1662.8M) ***
Density distribution unevenness ratio = 8.766%
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=120 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=2516  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 25635

[NR-eagl] Usage: 25634 = (11953 H, 13681 V) = (22.95% H, 26.27% V) = (5.833e+04um H, 6.676e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25634 = (11953 H, 13681 V) = (22.95% H, 26.27% V) = (5.833e+04um H, 6.676e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 25634 = (11953 H, 13681 V) = (22.95% H, 26.27% V) = (5.833e+04um H, 6.676e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25634 = (11953 H, 13681 V) = (22.95% H, 26.27% V) = (5.833e+04um H, 6.676e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25634 = (11953 H, 13681 V) = (22.95% H, 26.27% V) = (5.833e+04um H, 6.676e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 9307
[NR-eagl] Layer2(MET2)(V) length: 3.644202e+04um, number of vias: 12300
[NR-eagl] Layer3(MET3)(H) length: 4.300128e+04um, number of vias: 2645
[NR-eagl] Layer4(MET4)(V) length: 2.977775e+04um, number of vias: 1139
[NR-eagl] Layer5(MET5)(H) length: 1.681159e+04um, number of vias: 168
[NR-eagl] Layer6(METTP)(V) length: 3.939989e+03um, number of vias: 0
[NR-eagl] Total length: 1.299726e+05um, number of vias: 25559
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1567.3M)
Extraction called for design 'NextZ80' of instances=2441 and nets=2550 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design NextZ80.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1567.301M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: NextZ80
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2102.79 CPU=0:00:01.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 2102.8M) ***
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:00.0 totSessionCpu=0:01:50 mem=2102.8M)

------------------------------------------------------------
     Summary (cpu=0.18min real=0.07min mem=1567.3M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.758  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   412   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.659%
------------------------------------------------------------
**opt_design ... cpu = 0:00:34, real = 0:00:24, mem = 1644.9M, totSessionCpu=0:01:50 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 38 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.66
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.66%|        -|   0.000|   0.000|   0:00:00.0| 2359.8M|
|    69.64%|        1|   0.000|   0.000|   0:00:00.0| 2362.8M|
|    68.54%|       59|   0.000|   0.000|   0:00:01.0| 2368.1M|
|    68.54%|        0|   0.000|   0.000|   0:00:00.0| 2368.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.54
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.5) (real = 0:00:04.0) **
*** Starting refinePlace (0:01:57 mem=2400.1M) ***
Total net length = 1.074e+05 (5.076e+04 5.664e+04) (ext = 4.094e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2400.1MB
Summary Report:
Instances move: 0 (out of 2440 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 1.074e+05 (5.076e+04 5.664e+04) (ext = 4.094e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2400.1MB
*** Finished refinePlace (0:01:57 mem=2400.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2400.1M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2400.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:04, mem=1672.79M, totSessionCpu=0:01:57).
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=120 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=2515  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 25633

[NR-eagl] Usage: 25633 = (11957 H, 13676 V) = (22.96% H, 26.26% V) = (5.835e+04um H, 6.674e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25633 = (11957 H, 13676 V) = (22.96% H, 26.26% V) = (5.835e+04um H, 6.674e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 25633 = (11957 H, 13676 V) = (22.96% H, 26.26% V) = (5.835e+04um H, 6.674e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25633 = (11957 H, 13676 V) = (22.96% H, 26.26% V) = (5.835e+04um H, 6.674e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 25633 = (11957 H, 13676 V) = (22.96% H, 26.26% V) = (5.835e+04um H, 6.674e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 9304
[NR-eagl] Layer2(MET2)(V) length: 3.677630e+04um, number of vias: 12326
[NR-eagl] Layer3(MET3)(H) length: 4.304182e+04um, number of vias: 2626
[NR-eagl] Layer4(MET4)(V) length: 2.941602e+04um, number of vias: 1148
[NR-eagl] Layer5(MET5)(H) length: 1.681585e+04um, number of vias: 165
[NR-eagl] Layer6(METTP)(V) length: 3.866790e+03um, number of vias: 0
[NR-eagl] Total length: 1.299168e+05um, number of vias: 25569
[NR-eagl] End Peak syMemory usage = 1604.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.20 seconds
Extraction called for design 'NextZ80' of instances=2440 and nets=2549 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design NextZ80.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1604.164M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Adjusting target slack by 0.1 ns for power optimization
default_emulate_view
#################################################################################
# Design Stage: PreRoute
# Design Name: NextZ80
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2128.32 CPU=0:00:01.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 2128.3M) ***

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.030  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   412   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.536%
------------------------------------------------------------
Info: 38 clock nets excluded from IPO operation.

Power Net Detected:
    Voltage	    Name
default_emulate_view
default_emulate_view
    0.00V	    gnd!
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Begin Power Analysis

    0.00V	    gnd!
default_emulate_view
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.



Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.




Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.69MB/1208.69MB)

Begin Processing Timing Window Data for Power Calculation

CLK(50MHz) CK: assigning clock CLK to net CLK
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.82MB/1208.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.86MB/1208.86MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)

Starting Levelizing
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 10%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 10%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 20%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 20%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 30%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 30%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 40%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 40%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 50%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 50%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 60%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 60%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 70%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 70%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 80%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 80%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 90%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 90%

Finished Levelizing
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)

Finished Levelizing
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)

Starting Activity Propagation
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)

Starting Activity Propagation
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 10%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 10%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 20%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 20%

Finished Activity Propagation
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)

Finished Activity Propagation
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1209.06MB/1209.06MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)

Starting Calculating power
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 10%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 10%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 20%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 20%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 30%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 30%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 40%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 40%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 50%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 50%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 60%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 60%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 70%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 70%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 80%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 80%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 90%
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT): 90%

Finished Calculating power
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)

Finished Calculating power
2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1215.55MB/1215.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1215.55MB/1215.55MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1215.57MB/1215.57MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: NextZ80
*
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:15:37 (2022-Apr-08 02:15:37 GMT)
*
*----------------------------------------------------------------------------------------
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011445
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011445
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     4.996e-05       43.25
Macro                                  0           0


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     4.996e-05       43.25
IO                                     0           0
Combinational                  6.345e-05       54.93
Macro                                  0           0
IO                                     0           0
Clock (Combinational)           1.05e-06      0.9094
Combinational                  6.345e-05       54.93
Clock (Combinational)           1.05e-06      0.9094
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001145         100
-----------------------------------------------------------------------------------------
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001145         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0001145         100
Default                   1.8  0.0001145         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
CLK                             1.05e-06      0.9177


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
CLK                             1.05e-06      0.9177
-----------------------------------------------------------------------------------------
Total                           1.05e-06      0.9177
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                           1.05e-06      0.9177
-----------------------------------------------------------------------------------------
 
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:              FETCH_reg[7] (SDFRQX2): 	 1.919e-07
* 		Highest Leakage Power:              FETCH_reg[7] (SDFRQX2): 	 1.919e-07
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:              FETCH_reg[7] (SDFRQX2): 	 1.919e-07
* 		Highest Leakage Power:              FETCH_reg[7] (SDFRQX2): 	 1.919e-07
* 		Total Cap: 	5.32875e-11 F
* 		Total instances in design:  2440
* 		Total instances in design with no power:     0
* 		Total Cap: 	5.32875e-11 F
* 		Total instances in design:  2440
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000114454 mW
Total leakage power = 0.000114454 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2440 cells ( 100.000000%) , 0.000114454 mW ( 100.000000% ) 
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2440 cells ( 100.000000%) , 0.000114454 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1215.80MB/1215.80MB)
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1215.80MB/1215.80MB)


     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.030  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.54
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.54%|        -|   0.000|   0.000|   0:00:00.0| 2415.7M|
|    68.54%|        0|   0.000|   0.000|   0:00:18.0| 2415.7M|
|    68.54%|        0|   0.000|   0.000|   0:00:00.0| 2415.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.54
** Finished Core Leakage Power Optimization (cpu = 0:00:19.4) (real = 0:00:19.0) **
*** Finished Leakage Power Optimization (cpu=0:00:19, real=0:00:19, mem=1694.36M, totSessionCpu=0:02:19).
Begin: GigaOpt postEco DRV Optimization
Info: 38 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|          0|  68.54  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.03 |          0|          0|          0|  68.54  |   0:00:00.0|    2418.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2418.2M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2210.2M)
Compute RC Scale Done ...
Multi-CPU acceleration using 8 CPU(s).

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1068.83MB/1068.83MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1069.09MB/1069.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1069.14MB/1069.14MB)

Begin Processing Signal Activity


Starting Activity Propagation
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT)
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 10%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 20%

Finished Activity Propagation
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1069.52MB/1069.52MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT)
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 10%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 20%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 30%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 40%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 50%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 60%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 70%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 80%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 90%

Finished Calculating power
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1085.90MB/1085.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1085.90MB/1085.90MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1085.93MB/1085.93MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011445
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     4.996e-05       43.25
Macro                                  0           0
IO                                     0           0
Combinational                  6.345e-05       54.93
Clock (Combinational)           1.05e-06      0.9094
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001145         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0001145         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
CLK                             1.05e-06      0.9177
-----------------------------------------------------------------------------------------
Total                           1.05e-06      0.9177
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:              FETCH_reg[7] (SDFRQX2): 	 1.919e-07
* 		Highest Leakage Power:              FETCH_reg[7] (SDFRQX2): 	 1.919e-07
* 		Total Cap: 	5.32875e-11 F
* 		Total instances in design:  2440
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000114454 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2440 cells ( 100.000000%) , 0.000114454 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1086.20MB/1086.20MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_power
doiPBLastSyncSlave
default_emulate_view
default_emulate_view

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT)
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 10%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 20%

Finished Activity Propagation
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT)

Starting Calculating power
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT)
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 10%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 20%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 30%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 40%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 50%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 60%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 70%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 80%
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT): 90%

Finished Calculating power
2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:15:58 (2022-Apr-08 02:15:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011445
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     4.996e-05       43.25
Macro                                  0           0
IO                                     0           0
Combinational                  6.345e-05       54.93
Clock (Combinational)           1.05e-06      0.9094
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001145         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0001145         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
CLK                             1.05e-06      0.9177
-----------------------------------------------------------------------------------------
Total                           1.05e-06      0.9177
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:              FETCH_reg[7] (SDFRQX2): 	 1.919e-07
* 		Highest Leakage Power:              FETCH_reg[7] (SDFRQX2): 	 1.919e-07
* 		Total Cap: 	5.32875e-11 F
* 		Total instances in design:  2440
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000114454 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2440 cells ( 100.000000%) , 0.000114454 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1086.20MB/1086.20MB)


<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:06, real = 0:00:53, mem = 1717.2M, totSessionCpu=0:02:21 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.030  |  0.030  |  9.635  |  8.955  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   412   |   363   |   37    |   278   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.536%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:07, real = 0:00:53, mem = 1715.2M, totSessionCpu=0:02:22 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.030  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         69.48             56             0.000             0.030  opt_design_prects
0
[DEV]innovus 7>
 
[DEV]innovus 7> #time_design -pre_cts
#time_design -pre_cts
[DEV]innovus 8> 

[DEV]innovus 8> # CTS# CTS

[DEV]innovus 9> eval_legacy {setCTSMode -engine ck}eval_legacy {setCTSMode -engine ck}
[DEV]innovus 10> Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUX0 BUX1 BUX12 BUX16 BUX2 BUX20 BUX3 BUX4 BUX6 BUX8 INX0 INX1 INX12 INX16 INX2 INX20 INX3 INX4 INX6 INX8 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_emulate_view.
*Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default_emulate_view
Default Analysis Views is default_emulate_view


****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1715.2M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1715.2M) ***
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1673.9M **
eval_legacy { report_message -start_cmd }
setCTSMode -engine ck -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default_emulate_view
Default Analysis Views is default_emulate_view


****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1673.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (382) instances, and (0) nets in Clock CLK.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=1673.9M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
*** Removed (0) buffers and (0) inverters in Clock CLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1673.875M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1673.9M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
***** Allocate Placement Memory Finished (MEM: 1673.875M)

Start to trace clock trees ...
*** Begin Tracer (mem=1673.9M) ***
Tracing Clock CLK ...
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (EMS-27):	Message (IMPCK-35) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Reconvergent mux Check for spec:CLK 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1673.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 1673.875M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          14.64(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          33.8(ps) (derived from BUX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [160(ps) 160(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock CLK has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13
AND2X1               : CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13
AND2X1               : CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13
AND2X1               : CPU_REGS_RC_CG_HIER_INST9/g13
AND2X1               : CPU_REGS_RC_CG_HIER_INST8/g13
AND2X1               : CPU_REGS_RC_CG_HIER_INST7/g13
AND2X1               : CPU_REGS_RC_CG_HIER_INST6/g13
AND2X1               : CPU_REGS_RC_CG_HIER_INST5/g13
AND2X1               : CPU_REGS_RC_CG_HIER_INST10/g13
AND2X1               : RC_CG_HIER_INST4/g12
AND2X1               : RC_CG_HIER_INST3/g12
AND2X1               : RC_CG_HIER_INST2/g12
AND2X1               : RC_CG_HIER_INST1/g12

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          126(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          126(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          85.1657 Ohm (user set)
   Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          33.8(ps) (derived from BUX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          6.862500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [160(ps) 160(ps)]



****** Clock Tree (CLK) Structure
Max. Skew           : 800(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (BUX0) (INX0) (INX1) (BUX1) (INX2) (BUX2) (BUX3) (INX3) (BUX4) (INX4) (INX6) (BUX6) (BUX8) (INX8) (INX12) (BUX12) (BUX16) (INX16) (INX20) (BUX20) 
Nr. Subtrees                    : 38
Nr. Sinks                       : 345
Nr.          Rising  Sync Pins  : 345
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2157)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2157 (8-leaf) (mem=1681.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=4[246,251*] N8 B3 G1 A2(2.2) L[3,3] score=31520 cpu=0:00:00.0 mem=1682M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2157 (cpu=0:00:00.2, real=0:00:01.0, mem=1681.9M)



**** CK_START: Update Database (mem=1681.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1681.9M)
**** CK_START: Macro Models Generation (mem=1681.9M)

Macro model: Skew=5[248,253]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1681.9M)
SubTree No: 1

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2153)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2153 (8-leaf) (mem=1681.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[260,266*] N8 B3 G1 A2(2.2) L[3,3] score=32990 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2153 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=5[259,264]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 2

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2151)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2151 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[251,252*] N8 B3 G1 A3(3.2) L[3,3] score=31680 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2151 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=1[250,251]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 3

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2149)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2149 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[254,257*] N8 B3 G1 A3(3.2) L[3,3] score=32130 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2149 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=3[256,260]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 4

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2145)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2145 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=1[261,262*] N8 B3 G1 A2(2.2) L[3,3] score=32640 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2145 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=0[261,261]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 5

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2143)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2143 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=0[256,256*] N8 B3 G1 A2(2.2) L[3,3] score=32040 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2143 (cpu=0:00:00.2, real=0:00:01.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=0[255,255]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 6

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2141)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2141 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=0[243,243*] N8 B2 G1 A2(2.2) L[3,3] C2/1 score=29890 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2141 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=0[245,246]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 7

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2139)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2139 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=1[240,241*] N8 B2 G1 A2(2.2) L[3,3] C2/1 score=29640 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2139 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=0[242,242]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 8

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2135)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2135 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=1[261,262*] N8 B3 G1 A2(2.2) L[3,3] score=32650 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2135 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=1[263,264]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 9

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2133)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2133 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[256,259*] N8 B3 G1 A2(2.2) L[3,3] score=32320 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2133 (cpu=0:00:00.2, real=0:00:01.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=3[258,261]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 10

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2131)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2131 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=0[261,262*] N8 B3 G1 A2(2.2) L[3,3] score=32580 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2131 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=1[264,264]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 11

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk_2129)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2129 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=1[263,264*] N8 B3 G1 A2(2.2) L[3,3] score=32840 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2129 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=1[266,267]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 12

Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A)
Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/Q)
Output_Net: (CPU_REGS_regs_lo_rc_gclk)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[255,259*] N8 B3 G1 A3(3.2) L[3,3] score=32320 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=4[254,258]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 13

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2157)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2157 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=1[255,256*] N8 B3 G1 A2(2.2) L[3,3] score=32050 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2157 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=2[254,255]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 14

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2153)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2153 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[249,254*] N8 B3 G1 A2(2.2) L[3,3] score=31820 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2153 (cpu=0:00:00.2, real=0:00:01.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=5[248,252]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 15

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2151)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2151 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[252,256*] N8 B3 G1 A3(3.2) L[3,3] score=32010 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2151 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=4[250,254]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 16

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2149)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2149 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[259,265*] N8 B3 G1 A2(2.2) L[3,3] score=32960 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2149 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=6[261,267]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 17

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2145)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2145 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[235,243*] N8 B3 G1 A2(2.2) L[3,3] score=30740 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2145 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=8[235,244]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 18

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2143)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2143 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[259,261*] N8 B3 G1 A2(2.2) L[3,3] score=32570 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2143 (cpu=0:00:00.2, real=0:00:01.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=2[261,264]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 19

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2141)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2141 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=0[254,255*] N8 B2 G1 A2(2.2) L[3,3] C2/1 score=31060 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2141 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=0[253,254]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 20

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2139)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2139 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[260,267*] N8 B3 G1 A2(2.2) L[3,3] score=33170 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2139 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=7[260,266]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 21

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2137)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2137 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[238,240*] N8 B3 G1 A2(2.2) L[3,3] score=30430 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2137 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=3[239,242]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 22

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2135)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2135 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[254,260*] N8 B3 G1 A2(2.2) L[3,3] score=32420 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2135 (cpu=0:00:00.2, real=0:00:01.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=5[253,258]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 23

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2133)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2133 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[252,256*] N8 B3 G1 A3(3.2) L[3,3] score=32000 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2133 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=3[250,253]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 24

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2131)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2131 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[255,258*] N8 B3 G1 A2(2.2) L[3,3] score=32280 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2131 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=3[256,259]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 25

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk_2129)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2129 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[241,245*] N8 B3 G1 A2(2.2) L[3,3] score=30920 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2129 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=4[243,247]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 26

Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A)
Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/Q)
Output_Net: (CPU_REGS_regs_hi_rc_gclk)   
**** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[245,250*] N8 B3 G1 A2(2.2) L[3,3] score=31460 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=5[248,252]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 27

Input_Pin:  (CPU_REGS_RC_CG_HIER_INST9/g13/A)
Output_Pin: (CPU_REGS_RC_CG_HIER_INST9/g13/Q)
Output_Net: (CPU_REGS_rc_gclk_1607)   
**** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1607 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=0[241,241*] N8 B2 G1 A2(2.2) L[3,3] C2/1 score=29690 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1607 (cpu=0:00:00.2, real=0:00:01.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=0[242,242]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 28

Input_Pin:  (CPU_REGS_RC_CG_HIER_INST8/g13/A)
Output_Pin: (CPU_REGS_RC_CG_HIER_INST8/g13/Q)
Output_Net: (CPU_REGS_rc_gclk_1605)   
**** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1605 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=1[235,236*] N8 B2 G1 A2(2.2) L[3,3] C2/1 score=29180 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1605 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=1[238,239]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 29

Input_Pin:  (CPU_REGS_RC_CG_HIER_INST7/g13/A)
Output_Pin: (CPU_REGS_RC_CG_HIER_INST7/g13/Q)
Output_Net: (CPU_REGS_rc_gclk_1603)   
**** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1603 (8-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=0[244,245*] N8 B2 G1 A2(2.2) L[3,3] C2/1 score=30030 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1603 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=0[247,247]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 30

Input_Pin:  (CPU_REGS_RC_CG_HIER_INST6/g13/A)
Output_Pin: (CPU_REGS_RC_CG_HIER_INST6/g13/Q)
Output_Net: (CPU_REGS_rc_gclk_1601)   
**** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1601 (16-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[286,297*] N16 B5 G1 A4(3.8) L[3,3] score=36210 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1601 (cpu=0:00:00.4, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=11[284,295]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 31

Input_Pin:  (CPU_REGS_RC_CG_HIER_INST5/g13/A)
Output_Pin: (CPU_REGS_RC_CG_HIER_INST5/g13/Q)
Output_Net: (CPU_REGS_rc_gclk)   
**** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk (16-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[267,269*] N16 B5 G1 A4(3.8) L[3,3] score=33490 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk (cpu=0:00:00.4, real=0:00:01.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=3[268,272]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 32

Input_Pin:  (CPU_REGS_RC_CG_HIER_INST10/g13/A)
Output_Pin: (CPU_REGS_RC_CG_HIER_INST10/g13/Q)
Output_Net: (CPU_REGS_rc_gclk_1609)   
**** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1609 (7-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=0[229,230*] N7 B2 G1 A2(2.0) L[3,3] C2/1 score=28530 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1609 (cpu=0:00:00.2, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=0[228,228]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 33

Input_Pin:  (RC_CG_HIER_INST4/g12/A)
Output_Pin: (RC_CG_HIER_INST4/g12/Q)
Output_Net: (rc_gclk_18779)   
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=0[150,150]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 34

Input_Pin:  (RC_CG_HIER_INST3/g12/A)
Output_Pin: (RC_CG_HIER_INST3/g12/Q)
Output_Net: (rc_gclk_18777)   
**** CK_START: TopDown Tree Construction for rc_gclk_18777 (3-leaf) (mem=1675.9M)

Total 2 topdown clustering. 
Trig. Edge Skew=0[161,162*] trVio=S1(5)ps N3 B0 G1 A0(0.0) L[1,1] score=21590 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for rc_gclk_18777 (cpu=0:00:00.1, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

*  sink: max rise/fall tran=[202,112], (bnd=200ps) 
Macro model: Skew=0[161,162]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 35

Input_Pin:  (RC_CG_HIER_INST2/g12/A)
Output_Pin: (RC_CG_HIER_INST2/g12/Q)
Output_Net: (rc_gclk_18775)   
**** CK_START: TopDown Tree Construction for rc_gclk_18775 (4-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=0[163,164*] trVio=S5(22)ps N4 B0 G1 A0(0.0) L[1,1] score=22160 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for rc_gclk_18775 (cpu=0:00:00.1, real=0:00:00.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

*  sink: max rise/fall tran=[206,114], (bnd=200ps) 
Macro model: Skew=0[163,164]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 36

Input_Pin:  (RC_CG_HIER_INST1/g12/A)
Output_Pin: (RC_CG_HIER_INST1/g12/Q)
Output_Net: (rc_gclk)   
**** CK_START: TopDown Tree Construction for rc_gclk (18-leaf) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[297,303*] N18 B3 G1 A3(3.2) L[3,3] score=36740 cpu=0:00:00.0 mem=1676M 

**** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:00.4, real=0:00:01.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
**** CK_START: Macro Models Generation (mem=1675.9M)

Macro model: Skew=6[296,302]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)
SubTree No: 37

Input_Pin:  (NULL)
Output_Pin: (CLK)
Output_Net: (CLK)   
**** CK_START: TopDown Tree Construction for CLK (75-leaf) (37 macro model) (mem=1675.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=327[134,460*] N75 B1 G38 A8(8.0) L[2,2] score=51450 cpu=0:00:02.0 mem=1676M 

**** CK_END: TopDown Tree Construction for CLK (cpu=0:00:02.2, real=0:00:02.0, mem=1675.9M)



**** CK_START: Update Database (mem=1675.9M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1675.9M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 6.862500 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:03:18 mem=1675.9M) ***
Total net length = 1.076e+05 (5.148e+04 5.610e+04) (ext = 3.629e+03)
Density distribution unevenness ratio = 7.527%
Move report: Detail placement moves 304 insts, mean move: 5.21 um, max move: 21.26 um
	Max move on inst (CPU_REGS_regs_hi_rc_gclk_2157__L1_I0): (74.97, 56.73) --> (91.35, 51.85)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1675.9MB
Summary Report:
Instances move: 304 (out of 2158 movable)
Mean displacement: 5.21 um
Max displacement: 21.26 um (Instance: CPU_REGS_regs_hi_rc_gclk_2157__L1_I0) (74.97, 56.73) -> (91.35, 51.85)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INX2
Total net length = 1.076e+05 (5.148e+04 5.610e+04) (ext = 3.629e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1675.9MB
*** Finished refinePlace (0:03:18 mem=1675.9M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 1675.879M)
**WARN: (IMPCK-6323):	The placement of CPU_REGS_regs_hi_rc_gclk_2157__L1_I0 was moved by 21.26 microns during refinePlace. Original location : (74.97, 56.73), Refined location : (91.35, 51.85)
**WARN: (IMPCK-6323):	The placement of CPU_REGS_g16433 was moved by 19.84 microns during refinePlace. Original location : (33.39, 144.57), Refined location : (43.47, 154.33)
**WARN: (IMPCK-6323):	The placement of CPU_REGS_regs_hi_rc_gclk_2143__L2_I0 was moved by 19.37 microns during refinePlace. Original location : (74.97, 56.73), Refined location : (89.46, 51.85)
**WARN: (IMPCK-6323):	The placement of CPU_REGS_g16480 was moved by 17.79 microns during refinePlace. Original location : (31.5, 149.45), Refined location : (28.35, 164.09)
**WARN: (IMPCK-6323):	The placement of CPU_REGS_g16503 was moved by 16.69 microns during refinePlace. Original location : (24.57, 144.57), Refined location : (31.5, 154.33)
**WARN: (IMPCK-6323):	The placement of CPU_REGS_g16425 was moved by 16.06 microns during refinePlace. Original location : (47.88, 144.57), Refined location : (54.18, 154.33)
**WARN: (IMPCK-6323):	The placement of CPU_REGS_regs_lo_rc_gclk_2129__L2_I1 was moved by 16.06 microns during refinePlace. Original location : (28.35, 144.57), Refined location : (34.65, 154.33)
**WARN: (IMPCK-6323):	The placement of CPU_REGS_regs_lo_rc_gclk_2131__L2_I1 was moved by 15.9 microns during refinePlace. Original location : (28.35, 144.57), Refined location : (29.61, 159.21)
**WARN: (IMPCK-6323):	The placement of CPU_REGS_regs_hi_rc_gclk_2151__L2_I0 was moved by 15.27 microns during refinePlace. Original location : (64.89, 61.61), Refined location : (64.26, 76.25)
**WARN: (IMPCK-6323):	The placement of CPU_REGS_g16397 was moved by 15.27 microns during refinePlace. Original location : (52.29, 56.73), Refined location : (52.92, 42.09)
**WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 6.8625 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 77...


Refine place movement check finished, CPU=0:00:00.3 
============================================================

# Analysis View: default_emulate_view
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 38
Nr. of Sinks                   : 345
Nr. of Buffer                  : 100
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 160(ps)
Root Fall Input Tran           : 160(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): SRESET_reg/C 464(ps)
Min trig. edge delay at sink(R): CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN 135.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 135.3~464(ps)          0~10(ps)            
Fall Phase Delay               : 157.2~492.9(ps)        0~10(ps)            
Trig. Edge Skew                : 328.7(ps)              800(ps)             
Rise Skew                      : 328.7(ps)              
Fall Skew                      : 335.7(ps)              
Max. Rise Buffer Tran.         : 156.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 116.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 205.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 116.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 61.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 59.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 64.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 63(ps)                 0(ps)               

view default_emulate_view : skew = 328.7ps (required = 800ps)


Clock Analysis (CPU Time 0:00:00.0)


Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
Switching to the default view 'default_emulate_view'...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
Reducing the latency of clock tree 'CLK' in 'default_emulate_view' view ...

Calculating pre-route downstream delay for clock tree 'CLK'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 464 (ps)
MinTriggerDelay: 135.3 (ps)
Skew: 328.7 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=1675.9M) ***
Reducing the skew of clock tree 'CLK' in 'default_emulate_view' view ...

MaxTriggerDelay: 464 (ps)
MinTriggerDelay: 135.3 (ps)
Skew: 328.7 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1675.9M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:00.0 mem=1675.9M) ***

# Analysis View: default_emulate_view
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 38
Nr. of Sinks                   : 345
Nr. of Buffer                  : 100
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 160(ps)
Root Fall Input Tran           : 160(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): SRESET_reg/C 464(ps)
Min trig. edge delay at sink(R): CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN 135.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 135.3~464(ps)          0~10(ps)            
Fall Phase Delay               : 157.2~492.9(ps)        0~10(ps)            
Trig. Edge Skew                : 328.7(ps)              800(ps)             
Rise Skew                      : 328.7(ps)              
Fall Skew                      : 335.7(ps)              
Max. Rise Buffer Tran.         : 156.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 116.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 205.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 116.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 61.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 59.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 64.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 63(ps)                 0(ps)               

view default_emulate_view : skew = 328.7ps (required = 800ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.2 real=0:00:00.0 mem=1675.9M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:03:19 mem=1675.9M) ***
Total net length = 1.087e+05 (5.208e+04 5.666e+04) (ext = 3.628e+03)
Density distribution unevenness ratio = 7.365%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1675.9MB
Summary Report:
Instances move: 0 (out of 2158 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 1.087e+05 (5.208e+04 5.666e+04) (ext = 3.628e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1675.9MB
*** Finished refinePlace (0:03:19 mem=1675.9M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 1675.875M)

# Analysis View: default_emulate_view
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 38
Nr. of Sinks                   : 345
Nr. of Buffer                  : 100
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 160(ps)
Root Fall Input Tran           : 160(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): SRESET_reg/C 464(ps)
Min trig. edge delay at sink(R): CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN 135.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 135.3~464(ps)          0~10(ps)            
Fall Phase Delay               : 157.2~492.9(ps)        0~10(ps)            
Trig. Edge Skew                : 328.7(ps)              800(ps)             
Rise Skew                      : 328.7(ps)              
Fall Skew                      : 335.7(ps)              
Max. Rise Buffer Tran.         : 156.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 116.9(ps)              200(ps)             
Max. Rise Sink Tran.           : 205.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 116.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 61.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 59.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 64.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 63(ps)                 0(ps)               

view default_emulate_view : skew = 328.7ps (required = 800ps)


Clock Analysis (CPU Time 0:00:00.0)


deselect_all
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
route_global_detail

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Apr  7 22:20:52 2022
#
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CLK__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CLK__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance rc_gclk__L2_I1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance rc_gclk__L2_I1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance rc_gclk__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance rc_gclk__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance rc_gclk__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance rc_gclk__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk_1609__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk_1609__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk_1609__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk_1609__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk__L2_I3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk__L2_I3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk__L2_I2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk__L2_I2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk__L2_I1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk__L2_I1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 2645 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1224.48 (MB), peak = 1490.00 (MB)
#Merging special wires using 8 threads...
#
#Connectivity extraction summary:
#2617 (98.79%) nets are without wires.
#32 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2649.
#
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Apr  7 22:20:54 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Apr  7 22:20:54 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         449           0         870    84.83%
#  Metal 2        V         452           0         870     0.00%
#  Metal 3        H         449           0         870     0.00%
#  Metal 4        V         452           0         870     0.00%
#  Metal 5        H         449           0         870     0.00%
#  Metal 6        V         226           0         870     0.00%
#  --------------------------------------------------------------
#  Total                   2477       0.00%  5220    14.14%
#
#  138 nets (5.21%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1224.86 (MB), peak = 1490.00 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.73 (MB), peak = 1490.00 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.74 (MB), peak = 1490.00 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 32 (skipped).
#Total number of selected nets for routing = 138.
#Total number of unselected nets (but routable) for routing = 2479 (skipped).
#Total number of nets in the design = 2649.
#
#2479 skipped nets do not have any wires.
#138 routable nets have only global wires.
#138 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                138               0  
#------------------------------------------------
#        Total                138               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                138            2479  
#------------------------------------------------
#        Total                138            2479  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 10465 um.
#Total half perimeter of net bounding box = 8902 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 123 um.
#Total wire length on LAYER MET3 = 5559 um.
#Total wire length on LAYER MET4 = 4736 um.
#Total wire length on LAYER MET5 = 47 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 1671
#Up-Via Summary (total 1671):
#           
#-----------------------
#  Metal 1          615
#  Metal 2          569
#  Metal 3          480
#  Metal 4            7
#-----------------------
#                  1671 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.87 (MB), peak = 1490.00 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1225.75 (MB), peak = 1490.00 (MB)
#Start Track Assignment.
#Done with 367 horizontal wires in 1 hboxes and 358 vertical wires in 1 hboxes.
#Done with 68 horizontal wires in 1 hboxes and 31 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 11374 um.
#Total half perimeter of net bounding box = 8902 um.
#Total wire length on LAYER MET1 = 692 um.
#Total wire length on LAYER MET2 = 125 um.
#Total wire length on LAYER MET3 = 5719 um.
#Total wire length on LAYER MET4 = 4779 um.
#Total wire length on LAYER MET5 = 59 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 1671
#Up-Via Summary (total 1671):
#           
#-----------------------
#  Metal 1          615
#  Metal 2          569
#  Metal 3          480
#  Metal 4            7
#-----------------------
#                  1671 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.45 (MB), peak = 1490.00 (MB)
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 9.23 (MB)
#Total memory = 1227.45 (MB)
#Peak memory = 1490.00 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.0% of the total area was rechecked for DRC, and 84.0% required routing.
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1294.98 (MB), peak = 1490.00 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.81 (MB), peak = 1490.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 10731 um.
#Total half perimeter of net bounding box = 8902 um.
#Total wire length on LAYER MET1 = 54 um.
#Total wire length on LAYER MET2 = 876 um.
#Total wire length on LAYER MET3 = 5479 um.
#Total wire length on LAYER MET4 = 4322 um.
#Total wire length on LAYER MET5 = 1 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 1742
#Up-Via Summary (total 1742):
#           
#-----------------------
#  Metal 1          621
#  Metal 2          591
#  Metal 3          528
#  Metal 4            2
#-----------------------
#                  1742 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 14.03 (MB)
#Total memory = 1241.48 (MB)
#Peak memory = 1490.00 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 14.03 (MB)
#Total memory = 1241.48 (MB)
#Peak memory = 1490.00 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:05
#Increased memory = 65.67 (MB)
#Total memory = 1227.72 (MB)
#Peak memory = 1490.00 (MB)
#Number of warnings = 64
#Total number of warnings = 64
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr  7 22:20:57 2022
#
deselect_all
*** Look For Un-Routed Clock Tree Net ***
deselect_all

Routing correlation check
============================================================

Min length threshold value is :: 126 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2135__L2_N0 has 57.5316 percent resistance deviation between preRoute resistance (64.9176 ohm) and after route resistance (152.861 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2157__L2_N0 has 55.5578 percent resistance deviation between preRoute resistance (65.9333 ohm) and after route resistance (148.357 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2129__L2_N0 has 55.4065 percent resistance deviation between preRoute resistance (75.176 ohm) and after route resistance (168.581 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2153__L2_N0 has 54.4387 percent resistance deviation between preRoute resistance (64.4923 ohm) and after route resistance (141.55 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk__L2_N1 has 54.0667 percent resistance deviation between preRoute resistance (69.3598 ohm) and after route resistance (151.001 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2153__L2_N1 has 53.5305 percent resistance deviation between preRoute resistance (73.2727 ohm) and after route resistance (157.679 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2139__L2_N1 has 52.4739 percent resistance deviation between preRoute resistance (75.2356 ohm) and after route resistance (158.304 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2149__L2_N1 has 51.7233 percent resistance deviation between preRoute resistance (73.9242 ohm) and after route resistance (153.126 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2141__L2_N0 has 51.0213 percent resistance deviation between preRoute resistance (113.488 ohm) and after route resistance (231.71 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_rc_gclk_1607__L2_N0 has 50.1229 percent resistance deviation between preRoute resistance (97.2291 ohm) and after route resistance (194.937 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2141__L2_N0 has 50.0461 percent resistance deviation between preRoute resistance (118.87 ohm) and after route resistance (237.96 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N0 has 50.0158 percent resistance deviation between preRoute resistance (130.92 ohm) and after route resistance (261.924 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2139__L2_N0 has 49.8066 percent resistance deviation between preRoute resistance (100.863 ohm) and after route resistance (200.949 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2129__L2_N1 has 49.5818 percent resistance deviation between preRoute resistance (71.3084 ohm) and after route resistance (141.434 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2131__L2_N1 has 48.6682 percent resistance deviation between preRoute resistance (67.6466 ohm) and after route resistance (131.783 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2131__L2_N0 has 48.4014 percent resistance deviation between preRoute resistance (72.7381 ohm) and after route resistance (140.969 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2145__L2_N1 has 48.2177 percent resistance deviation between preRoute resistance (73.7244 ohm) and after route resistance (142.374 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2133__L2_N0 has 47.5464 percent resistance deviation between preRoute resistance (65.5819 ohm) and after route resistance (125.028 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2133__L2_N1 has 47.4172 percent resistance deviation between preRoute resistance (62.638 ohm) and after route resistance (119.123 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2145__L2_N1 has 47.385 percent resistance deviation between preRoute resistance (68.326 ohm) and after route resistance (129.86 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (EMS-27):	Message (IMPCK-6350) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================

# Analysis View: default_emulate_view
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 38
Nr. of Sinks                   : 345
Nr. of Buffer                  : 100
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 160(ps)
Root Fall Input Tran           : 160(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): SRESET_reg/C 473.7(ps)
Min trig. edge delay at sink(R): CPU_REGS_r_reg[7]/C 142.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 142.5~473.7(ps)        0~10(ps)            
Fall Phase Delay               : 164.3~503.9(ps)        0~10(ps)            
Trig. Edge Skew                : 331.2(ps)              800(ps)             
Rise Skew                      : 331.2(ps)              
Fall Skew                      : 339.6(ps)              
Max. Rise Buffer Tran.         : 156.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 118.6(ps)              200(ps)             
Max. Rise Sink Tran.           : 211.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 119.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 61.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 60.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 64.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 63.8(ps)               0(ps)               

view default_emulate_view : skew = 331.2ps (required = 800ps)


Clock Analysis (CPU Time 0:00:00.0)


setting up for view 'default_emulate_view'...
Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
Selecting the worst MMMC view of clock tree 'CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1737.0M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1737.0M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net CLK__L1_N0
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net CPU_REGS_rc_gclk_1609__L2_N0
select_net CPU_REGS_rc_gclk_1609__L1_N0
select_net CPU_REGS_rc_gclk__L2_N3
select_net CPU_REGS_rc_gclk__L2_N2
select_net CPU_REGS_rc_gclk__L2_N1
select_net CPU_REGS_rc_gclk__L2_N0
select_net CPU_REGS_rc_gclk__L1_N0
select_net CPU_REGS_rc_gclk_1601__L2_N3
select_net CPU_REGS_rc_gclk_1601__L2_N2
select_net CPU_REGS_rc_gclk_1601__L2_N1
select_net CPU_REGS_rc_gclk_1601__L2_N0
select_net CPU_REGS_rc_gclk_1601__L1_N0
select_net CPU_REGS_rc_gclk_1603__L2_N0
select_net CPU_REGS_rc_gclk_1603__L1_N0
select_net CPU_REGS_rc_gclk_1605__L2_N0
select_net CPU_REGS_rc_gclk_1605__L1_N0
select_net CPU_REGS_rc_gclk_1607__L2_N0
select_net CPU_REGS_rc_gclk_1607__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2129__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2129__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2129__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2131__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2131__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2131__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2133__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2133__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2133__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2135__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2135__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2135__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2137__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2137__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2137__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2139__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2139__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2139__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2141__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2141__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2143__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2143__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2143__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2145__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2145__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2145__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2149__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2149__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2149__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2151__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2151__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2151__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2153__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2153__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2153__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2157__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2157__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2157__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2129__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2129__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2129__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2131__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2131__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2131__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2133__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2133__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2133__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2135__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2135__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2135__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2139__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2139__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2141__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2141__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2143__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2143__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2143__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2145__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2145__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2145__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2149__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2149__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2149__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2151__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2151__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2151__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2153__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2153__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2153__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2157__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2157__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2157__L1_N0
select_net CLK
select_net CPU_REGS_rc_gclk
select_net CPU_REGS_rc_gclk_1601
select_net CPU_REGS_rc_gclk_1603
select_net CPU_REGS_rc_gclk_1605
select_net CPU_REGS_rc_gclk_1607
select_net CPU_REGS_rc_gclk_1609
select_net CPU_REGS_regs_hi_rc_gclk
select_net CPU_REGS_regs_hi_rc_gclk_2129
select_net CPU_REGS_regs_hi_rc_gclk_2131
select_net CPU_REGS_regs_hi_rc_gclk_2133
select_net CPU_REGS_regs_hi_rc_gclk_2135
select_net CPU_REGS_regs_hi_rc_gclk_2137
select_net CPU_REGS_regs_hi_rc_gclk_2139
select_net CPU_REGS_regs_hi_rc_gclk_2141
select_net CPU_REGS_regs_hi_rc_gclk_2143
select_net CPU_REGS_regs_hi_rc_gclk_2145
select_net CPU_REGS_regs_hi_rc_gclk_2149
select_net CPU_REGS_regs_hi_rc_gclk_2151
select_net CPU_REGS_regs_hi_rc_gclk_2153
select_net CPU_REGS_regs_hi_rc_gclk_2157
select_net CPU_REGS_regs_lo_rc_gclk
select_net CPU_REGS_regs_lo_rc_gclk_2129
select_net CPU_REGS_regs_lo_rc_gclk_2131
select_net CPU_REGS_regs_lo_rc_gclk_2133
select_net CPU_REGS_regs_lo_rc_gclk_2135
select_net CPU_REGS_regs_lo_rc_gclk_2139
select_net CPU_REGS_regs_lo_rc_gclk_2141
select_net CPU_REGS_regs_lo_rc_gclk_2143
select_net CPU_REGS_regs_lo_rc_gclk_2145
select_net CPU_REGS_regs_lo_rc_gclk_2149
select_net CPU_REGS_regs_lo_rc_gclk_2151
select_net CPU_REGS_regs_lo_rc_gclk_2153
select_net CPU_REGS_regs_lo_rc_gclk_2157
select_net rc_gclk
select_net rc_gclk_18775
select_net rc_gclk_18777
select_net rc_gclk_18779
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default_emulate_view' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net CLK__L1_N0
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net CPU_REGS_rc_gclk_1609__L2_N0
select_net CPU_REGS_rc_gclk_1609__L1_N0
select_net CPU_REGS_rc_gclk__L2_N3
select_net CPU_REGS_rc_gclk__L2_N2
select_net CPU_REGS_rc_gclk__L2_N1
select_net CPU_REGS_rc_gclk__L2_N0
select_net CPU_REGS_rc_gclk__L1_N0
select_net CPU_REGS_rc_gclk_1601__L2_N3
select_net CPU_REGS_rc_gclk_1601__L2_N2
select_net CPU_REGS_rc_gclk_1601__L2_N1
select_net CPU_REGS_rc_gclk_1601__L2_N0
select_net CPU_REGS_rc_gclk_1601__L1_N0
select_net CPU_REGS_rc_gclk_1603__L2_N0
select_net CPU_REGS_rc_gclk_1603__L1_N0
select_net CPU_REGS_rc_gclk_1605__L2_N0
select_net CPU_REGS_rc_gclk_1605__L1_N0
select_net CPU_REGS_rc_gclk_1607__L2_N0
select_net CPU_REGS_rc_gclk_1607__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2129__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2129__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2129__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2131__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2131__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2131__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2133__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2133__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2133__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2135__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2135__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2135__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2137__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2137__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2137__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2139__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2139__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2139__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2141__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2141__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2143__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2143__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2143__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2145__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2145__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2145__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2149__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2149__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2149__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2151__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2151__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2151__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2153__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2153__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2153__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2157__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2157__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2157__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2129__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2129__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2129__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2131__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2131__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2131__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2133__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2133__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2133__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2135__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2135__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2135__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2139__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2139__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2141__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2141__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2143__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2143__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2143__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2145__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2145__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2145__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2149__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2149__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2149__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2151__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2151__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2151__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2153__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2153__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2153__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2157__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2157__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2157__L1_N0
select_net CLK
select_net CPU_REGS_rc_gclk
select_net CPU_REGS_rc_gclk_1601
select_net CPU_REGS_rc_gclk_1603
select_net CPU_REGS_rc_gclk_1605
select_net CPU_REGS_rc_gclk_1607
select_net CPU_REGS_rc_gclk_1609
select_net CPU_REGS_regs_hi_rc_gclk
select_net CPU_REGS_regs_hi_rc_gclk_2129
select_net CPU_REGS_regs_hi_rc_gclk_2131
select_net CPU_REGS_regs_hi_rc_gclk_2133
select_net CPU_REGS_regs_hi_rc_gclk_2135
select_net CPU_REGS_regs_hi_rc_gclk_2137
select_net CPU_REGS_regs_hi_rc_gclk_2139
select_net CPU_REGS_regs_hi_rc_gclk_2141
select_net CPU_REGS_regs_hi_rc_gclk_2143
select_net CPU_REGS_regs_hi_rc_gclk_2145
select_net CPU_REGS_regs_hi_rc_gclk_2149
select_net CPU_REGS_regs_hi_rc_gclk_2151
select_net CPU_REGS_regs_hi_rc_gclk_2153
select_net CPU_REGS_regs_hi_rc_gclk_2157
select_net CPU_REGS_regs_lo_rc_gclk
select_net CPU_REGS_regs_lo_rc_gclk_2129
select_net CPU_REGS_regs_lo_rc_gclk_2131
select_net CPU_REGS_regs_lo_rc_gclk_2133
select_net CPU_REGS_regs_lo_rc_gclk_2135
select_net CPU_REGS_regs_lo_rc_gclk_2139
select_net CPU_REGS_regs_lo_rc_gclk_2141
select_net CPU_REGS_regs_lo_rc_gclk_2143
select_net CPU_REGS_regs_lo_rc_gclk_2145
select_net CPU_REGS_regs_lo_rc_gclk_2149
select_net CPU_REGS_regs_lo_rc_gclk_2151
select_net CPU_REGS_regs_lo_rc_gclk_2153
select_net CPU_REGS_regs_lo_rc_gclk_2157
select_net rc_gclk
select_net rc_gclk_18775
select_net rc_gclk_18777
select_net rc_gclk_18779
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

# Analysis View: default_emulate_view
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 38
Nr. of Sinks                   : 345
Nr. of Buffer                  : 100
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 160(ps)
Root Fall Input Tran           : 160(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): SRESET_reg/C 473.7(ps)
Min trig. edge delay at sink(R): CPU_REGS_r_reg[7]/C 142.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 142.5~473.7(ps)        0~10(ps)            
Fall Phase Delay               : 164.3~503.9(ps)        0~10(ps)            
Trig. Edge Skew                : 331.2(ps)              800(ps)             
Rise Skew                      : 331.2(ps)              
Fall Skew                      : 339.6(ps)              
Max. Rise Buffer Tran.         : 156.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 118.6(ps)              200(ps)             
Max. Rise Sink Tran.           : 211.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 119.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 61.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 60.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 64.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 63.8(ps)               0(ps)               

view default_emulate_view : skew = 331.2ps (required = 800ps)


Clock CLK has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide NextZ80.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          77
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          28

*** End ckSynthesis (cpu=0:00:21.5, real=0:00:17.0, mem=1739.0M) ***
default_emulate_constraint_mode
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
**WARN: (IMPCK-8086):	The command ckECO is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
***** Doing trialRoute -handlePreroute.

eval_legacy { trialRoute -handlePreRoute }
*** Starting trialRoute (mem=1739.0M) ***

There are 0 guide points passed to route_trial for fixed pins.
There are 0 guide points passed to route_trial for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 138

Phase 1a-1d Overflow: 0.43% H + 1.73% V (0:00:00.1 1739.0M)

Phase 1e-1f Overflow: 0.12% H + 0.89% V (0:00:00.0 1739.0M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.33% H + 1.51% V (0:00:00.1 1747.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	5	 0.10%
 -4:	0	 0.00%	2	 0.04%
 -3:	0	 0.00%	7	 0.14%
 -2:	2	 0.04%	7	 0.14%
 -1:	14	 0.27%	40	 0.78%
--------------------------------------
  0:	32	 0.62%	99	 1.93%
  1:	51	 0.99%	137	 2.67%
  2:	72	 1.40%	205	 4.00%
  3:	126	 2.46%	294	 5.73%
  4:	173	 3.37%	427	 8.32%
  5:	4660	90.84%	3907	76.16%


Total length: 1.361e+05um, number of vias: 22245
M1(H) length: 5.355e+01um, number of vias: 9506
M2(V) length: 3.752e+04um, number of vias: 8346
M3(H) length: 4.865e+04um, number of vias: 3303
M4(V) length: 3.396e+04um, number of vias: 899
M5(H) length: 1.343e+04um, number of vias: 191
M6(V) length: 2.495e+03um

Peak Memory Usage was 1747.0M 
*** Finished trialRoute (cpu=0:00:00.8 real=0:00:00.5 mem=1747.0M) ***

Extraction called for design 'NextZ80' of instances=2540 and nets=2649 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design NextZ80.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1746.992M)
setting up for view 'default_emulate_view'...

# Analysis View: default_emulate_view
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 38
Nr. of Sinks                   : 345
Nr. of Buffer                  : 100
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 160(ps)
Root Fall Input Tran           : 160(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CPU_REGS_sp_reg[11]/C 290.7(ps)
Min trig. edge delay at sink(R): RC_CG_HIER_INST1/enl_reg/GN 85.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 85.9~290.7(ps)         0~10(ps)            
Fall Phase Delay               : 96.6~319.6(ps)         0~10(ps)            
Trig. Edge Skew                : 204.8(ps)              800(ps)             
Rise Skew                      : 204.8(ps)              
Fall Skew                      : 223(ps)                
Max. Rise Buffer Tran.         : 109.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 91.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 81.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 79.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
Min. Rise Sink Tran.           : 4(ps)                  0(ps)               
Min. Fall Sink Tran.           : 4(ps)                  0(ps)               

view default_emulate_view : skew = 204.8ps (required = 800ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'default_emulate_view' ...
Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=1747.0M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net CLK__L1_N0
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net CPU_REGS_rc_gclk_1609__L2_N0
select_net CPU_REGS_rc_gclk_1609__L1_N0
select_net CPU_REGS_rc_gclk__L2_N3
select_net CPU_REGS_rc_gclk__L2_N2
select_net CPU_REGS_rc_gclk__L2_N1
select_net CPU_REGS_rc_gclk__L2_N0
select_net CPU_REGS_rc_gclk__L1_N0
select_net CPU_REGS_rc_gclk_1601__L2_N3
select_net CPU_REGS_rc_gclk_1601__L2_N2
select_net CPU_REGS_rc_gclk_1601__L2_N1
select_net CPU_REGS_rc_gclk_1601__L2_N0
select_net CPU_REGS_rc_gclk_1601__L1_N0
select_net CPU_REGS_rc_gclk_1603__L2_N0
select_net CPU_REGS_rc_gclk_1603__L1_N0
select_net CPU_REGS_rc_gclk_1605__L2_N0
select_net CPU_REGS_rc_gclk_1605__L1_N0
select_net CPU_REGS_rc_gclk_1607__L2_N0
select_net CPU_REGS_rc_gclk_1607__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2129__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2129__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2129__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2131__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2131__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2131__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2133__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2133__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2133__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2135__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2135__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2135__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2137__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2137__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2137__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2139__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2139__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2139__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2141__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2141__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2143__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2143__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2143__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2145__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2145__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2145__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2149__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2149__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2149__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2151__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2151__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2151__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2153__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2153__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2153__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2157__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2157__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2157__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2129__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2129__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2129__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2131__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2131__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2131__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2133__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2133__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2133__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2135__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2135__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2135__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2139__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2139__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2141__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2141__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2143__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2143__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2143__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2145__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2145__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2145__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2149__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2149__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2149__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2151__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2151__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2151__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2153__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2153__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2153__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2157__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2157__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2157__L1_N0
select_net CLK
select_net CPU_REGS_rc_gclk
select_net CPU_REGS_rc_gclk_1601
select_net CPU_REGS_rc_gclk_1603
select_net CPU_REGS_rc_gclk_1605
select_net CPU_REGS_rc_gclk_1607
select_net CPU_REGS_rc_gclk_1609
select_net CPU_REGS_regs_hi_rc_gclk
select_net CPU_REGS_regs_hi_rc_gclk_2129
select_net CPU_REGS_regs_hi_rc_gclk_2131
select_net CPU_REGS_regs_hi_rc_gclk_2133
select_net CPU_REGS_regs_hi_rc_gclk_2135
select_net CPU_REGS_regs_hi_rc_gclk_2137
select_net CPU_REGS_regs_hi_rc_gclk_2139
select_net CPU_REGS_regs_hi_rc_gclk_2141
select_net CPU_REGS_regs_hi_rc_gclk_2143
select_net CPU_REGS_regs_hi_rc_gclk_2145
select_net CPU_REGS_regs_hi_rc_gclk_2149
select_net CPU_REGS_regs_hi_rc_gclk_2151
select_net CPU_REGS_regs_hi_rc_gclk_2153
select_net CPU_REGS_regs_hi_rc_gclk_2157
select_net CPU_REGS_regs_lo_rc_gclk
select_net CPU_REGS_regs_lo_rc_gclk_2129
select_net CPU_REGS_regs_lo_rc_gclk_2131
select_net CPU_REGS_regs_lo_rc_gclk_2133
select_net CPU_REGS_regs_lo_rc_gclk_2135
select_net CPU_REGS_regs_lo_rc_gclk_2139
select_net CPU_REGS_regs_lo_rc_gclk_2141
select_net CPU_REGS_regs_lo_rc_gclk_2143
select_net CPU_REGS_regs_lo_rc_gclk_2145
select_net CPU_REGS_regs_lo_rc_gclk_2149
select_net CPU_REGS_regs_lo_rc_gclk_2151
select_net CPU_REGS_regs_lo_rc_gclk_2153
select_net CPU_REGS_regs_lo_rc_gclk_2157
select_net rc_gclk
select_net rc_gclk_18775
select_net rc_gclk_18777
select_net rc_gclk_18779
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

*** None of the buffer chains at roots are modified by the re-build process.

Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
Selecting the worst MMMC view of clock tree 'CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1747.0M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1747.0M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net CLK__L1_N0
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net CPU_REGS_rc_gclk_1609__L2_N0
select_net CPU_REGS_rc_gclk_1609__L1_N0
select_net CPU_REGS_rc_gclk__L2_N3
select_net CPU_REGS_rc_gclk__L2_N2
select_net CPU_REGS_rc_gclk__L2_N1
select_net CPU_REGS_rc_gclk__L2_N0
select_net CPU_REGS_rc_gclk__L1_N0
select_net CPU_REGS_rc_gclk_1601__L2_N3
select_net CPU_REGS_rc_gclk_1601__L2_N2
select_net CPU_REGS_rc_gclk_1601__L2_N1
select_net CPU_REGS_rc_gclk_1601__L2_N0
select_net CPU_REGS_rc_gclk_1601__L1_N0
select_net CPU_REGS_rc_gclk_1603__L2_N0
select_net CPU_REGS_rc_gclk_1603__L1_N0
select_net CPU_REGS_rc_gclk_1605__L2_N0
select_net CPU_REGS_rc_gclk_1605__L1_N0
select_net CPU_REGS_rc_gclk_1607__L2_N0
select_net CPU_REGS_rc_gclk_1607__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2129__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2129__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2129__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2131__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2131__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2131__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2133__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2133__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2133__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2135__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2135__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2135__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2137__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2137__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2137__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2139__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2139__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2139__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2141__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2141__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2143__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2143__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2143__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2145__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2145__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2145__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2149__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2149__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2149__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2151__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2151__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2151__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2153__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2153__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2153__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2157__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2157__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2157__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2129__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2129__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2129__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2131__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2131__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2131__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2133__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2133__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2133__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2135__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2135__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2135__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2139__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2139__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2141__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2141__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2143__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2143__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2143__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2145__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2145__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2145__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2149__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2149__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2149__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2151__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2151__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2151__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2153__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2153__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2153__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2157__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2157__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2157__L1_N0
select_net CLK
select_net CPU_REGS_rc_gclk
select_net CPU_REGS_rc_gclk_1601
select_net CPU_REGS_rc_gclk_1603
select_net CPU_REGS_rc_gclk_1605
select_net CPU_REGS_rc_gclk_1607
select_net CPU_REGS_rc_gclk_1609
select_net CPU_REGS_regs_hi_rc_gclk
select_net CPU_REGS_regs_hi_rc_gclk_2129
select_net CPU_REGS_regs_hi_rc_gclk_2131
select_net CPU_REGS_regs_hi_rc_gclk_2133
select_net CPU_REGS_regs_hi_rc_gclk_2135
select_net CPU_REGS_regs_hi_rc_gclk_2137
select_net CPU_REGS_regs_hi_rc_gclk_2139
select_net CPU_REGS_regs_hi_rc_gclk_2141
select_net CPU_REGS_regs_hi_rc_gclk_2143
select_net CPU_REGS_regs_hi_rc_gclk_2145
select_net CPU_REGS_regs_hi_rc_gclk_2149
select_net CPU_REGS_regs_hi_rc_gclk_2151
select_net CPU_REGS_regs_hi_rc_gclk_2153
select_net CPU_REGS_regs_hi_rc_gclk_2157
select_net CPU_REGS_regs_lo_rc_gclk
select_net CPU_REGS_regs_lo_rc_gclk_2129
select_net CPU_REGS_regs_lo_rc_gclk_2131
select_net CPU_REGS_regs_lo_rc_gclk_2133
select_net CPU_REGS_regs_lo_rc_gclk_2135
select_net CPU_REGS_regs_lo_rc_gclk_2139
select_net CPU_REGS_regs_lo_rc_gclk_2141
select_net CPU_REGS_regs_lo_rc_gclk_2143
select_net CPU_REGS_regs_lo_rc_gclk_2145
select_net CPU_REGS_regs_lo_rc_gclk_2149
select_net CPU_REGS_regs_lo_rc_gclk_2151
select_net CPU_REGS_regs_lo_rc_gclk_2153
select_net CPU_REGS_regs_lo_rc_gclk_2157
select_net rc_gclk
select_net rc_gclk_18775
select_net rc_gclk_18777
select_net rc_gclk_18779
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default_emulate_view' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net CLK__L1_N0
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net CPU_REGS_rc_gclk_1609__L2_N0
select_net CPU_REGS_rc_gclk_1609__L1_N0
select_net CPU_REGS_rc_gclk__L2_N3
select_net CPU_REGS_rc_gclk__L2_N2
select_net CPU_REGS_rc_gclk__L2_N1
select_net CPU_REGS_rc_gclk__L2_N0
select_net CPU_REGS_rc_gclk__L1_N0
select_net CPU_REGS_rc_gclk_1601__L2_N3
select_net CPU_REGS_rc_gclk_1601__L2_N2
select_net CPU_REGS_rc_gclk_1601__L2_N1
select_net CPU_REGS_rc_gclk_1601__L2_N0
select_net CPU_REGS_rc_gclk_1601__L1_N0
select_net CPU_REGS_rc_gclk_1603__L2_N0
select_net CPU_REGS_rc_gclk_1603__L1_N0
select_net CPU_REGS_rc_gclk_1605__L2_N0
select_net CPU_REGS_rc_gclk_1605__L1_N0
select_net CPU_REGS_rc_gclk_1607__L2_N0
select_net CPU_REGS_rc_gclk_1607__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2129__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2129__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2129__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2131__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2131__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2131__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2133__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2133__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2133__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2135__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2135__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2135__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2137__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2137__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2137__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2139__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2139__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2139__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2141__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2141__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2143__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2143__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2143__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2145__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2145__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2145__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2149__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2149__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2149__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2151__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2151__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2151__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2153__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2153__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2153__L1_N0
select_net CPU_REGS_regs_hi_rc_gclk_2157__L2_N1
select_net CPU_REGS_regs_hi_rc_gclk_2157__L2_N0
select_net CPU_REGS_regs_hi_rc_gclk_2157__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2129__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2129__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2129__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2131__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2131__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2131__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2133__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2133__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2133__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2135__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2135__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2135__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2139__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2139__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2141__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2141__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2143__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2143__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2143__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2145__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2145__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2145__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2149__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2149__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2149__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2151__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2151__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2151__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2153__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2153__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2153__L1_N0
select_net CPU_REGS_regs_lo_rc_gclk_2157__L2_N1
select_net CPU_REGS_regs_lo_rc_gclk_2157__L2_N0
select_net CPU_REGS_regs_lo_rc_gclk_2157__L1_N0
select_net CLK
select_net CPU_REGS_rc_gclk
select_net CPU_REGS_rc_gclk_1601
select_net CPU_REGS_rc_gclk_1603
select_net CPU_REGS_rc_gclk_1605
select_net CPU_REGS_rc_gclk_1607
select_net CPU_REGS_rc_gclk_1609
select_net CPU_REGS_regs_hi_rc_gclk
select_net CPU_REGS_regs_hi_rc_gclk_2129
select_net CPU_REGS_regs_hi_rc_gclk_2131
select_net CPU_REGS_regs_hi_rc_gclk_2133
select_net CPU_REGS_regs_hi_rc_gclk_2135
select_net CPU_REGS_regs_hi_rc_gclk_2137
select_net CPU_REGS_regs_hi_rc_gclk_2139
select_net CPU_REGS_regs_hi_rc_gclk_2141
select_net CPU_REGS_regs_hi_rc_gclk_2143
select_net CPU_REGS_regs_hi_rc_gclk_2145
select_net CPU_REGS_regs_hi_rc_gclk_2149
select_net CPU_REGS_regs_hi_rc_gclk_2151
select_net CPU_REGS_regs_hi_rc_gclk_2153
select_net CPU_REGS_regs_hi_rc_gclk_2157
select_net CPU_REGS_regs_lo_rc_gclk
select_net CPU_REGS_regs_lo_rc_gclk_2129
select_net CPU_REGS_regs_lo_rc_gclk_2131
select_net CPU_REGS_regs_lo_rc_gclk_2133
select_net CPU_REGS_regs_lo_rc_gclk_2135
select_net CPU_REGS_regs_lo_rc_gclk_2139
select_net CPU_REGS_regs_lo_rc_gclk_2141
select_net CPU_REGS_regs_lo_rc_gclk_2143
select_net CPU_REGS_regs_lo_rc_gclk_2145
select_net CPU_REGS_regs_lo_rc_gclk_2149
select_net CPU_REGS_regs_lo_rc_gclk_2151
select_net CPU_REGS_regs_lo_rc_gclk_2153
select_net CPU_REGS_regs_lo_rc_gclk_2157
select_net rc_gclk
select_net rc_gclk_18775
select_net rc_gclk_18777
select_net rc_gclk_18779
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

# Analysis View: default_emulate_view
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 38
Nr. of Sinks                   : 345
Nr. of Buffer                  : 100
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 160(ps)
Root Fall Input Tran           : 160(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CPU_REGS_sp_reg[11]/C 290.7(ps)
Min trig. edge delay at sink(R): RC_CG_HIER_INST1/enl_reg/GN 85.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 85.9~290.7(ps)         0~10(ps)            
Fall Phase Delay               : 96.6~319.6(ps)         0~10(ps)            
Trig. Edge Skew                : 204.8(ps)              800(ps)             
Rise Skew                      : 204.8(ps)              
Fall Skew                      : 223(ps)                
Max. Rise Buffer Tran.         : 109.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 91.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 81.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 79.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
Min. Rise Sink Tran.           : 4(ps)                  0(ps)               
Min. Fall Sink Tran.           : 4(ps)                  0(ps)               

view default_emulate_view : skew = 204.8ps (required = 800ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.1)


*** End ckECO (cpu=0:00:02.1, real=0:00:02.0, mem=1747.0M) ***
**clockDesign ... cpu = 0:00:24, real = 0:00:19, mem = 1739.0M **
eval_legacy { report_message -end_cmd }

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-35            74  The fanout_load of the cell's pin (%s/%s...
WARNING   IMPCK-6324           1  More than %d instances moved during refi...
WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
WARNING   IMPCK-6350          28  Clock net %s has %g percent resistance d...
WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
*** Message Summary: 135 warning(s), 0 error(s)

opt_design -post_cts
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
default_emulate_view
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1745.0M, totSessionCpu=0:03:36 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1745.0M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: NextZ80
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2264.96 CPU=0:00:01.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2265.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:03:41 mem=2265.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   412   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
------------------------------------------------------------
**opt_design ... cpu = 0:00:05, real = 0:00:04, mem = 1788.5M, totSessionCpu=0:03:41 **
** INFO : this run is activating low effort ccoptDesign flow
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = default_emulate_view
Number of VT partitions  = 3
Standard cells in design = 810
Instances in design      = 2540

Instance distribution across the VT partitions:

 LVT : inst = 1187 (46.7%), cells = 557 (69%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1187 (46.7%)

 SVT : inst = 1353 (53.3%), cells = 197 (24%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1353 (53.3%)

 HVT : inst = 0 (0.0%), cells = 29 (4%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)

Reporting took 0 sec
**INFO : Setting latch borrow mode to budget during optimization
*** Starting optimizing excluded clock nets MEM= 1780.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1780.6M) ***
*** Starting optimizing excluded clock nets MEM= 1780.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1780.6M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 532, Num usable cells 745
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 745

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=1780.6M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.309  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   412   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
Routing Overflow: 0.33% H and 1.51% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:05, mem = 1780.6M, totSessionCpu=0:03:42 **
**INFO: Num dontuse cells 532, Num usable cells 745
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 745

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=1780.6M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.309  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   412   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
Routing Overflow: 0.33% H and 1.51% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:05, mem = 1780.6M, totSessionCpu=0:03:43 **
Info: 138 nets with fixed/cover wires excluded.
Info: 138 clock nets excluded from IPO operation.
Adjusting target slack by 0.1 ns for power optimization
default_emulate_view

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.309  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   412   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
------------------------------------------------------------
Info: 138 nets with fixed/cover wires excluded.
Info: 138 clock nets excluded from IPO operation.

default_emulate_view
Begin Power Analysis

    0.00V	    gnd!
default_emulate_view
default_emulate_view
    0.00V	    gnd
    0.00V	    GND

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.


** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.




Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1249.70MB/1249.70MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock CLK to net CLK
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1249.70MB/1249.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1249.70MB/1249.70MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)

Starting Levelizing
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 10%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 10%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 20%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 20%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 30%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 30%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 40%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 40%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 50%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 50%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 60%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 60%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 70%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 70%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 80%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 80%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 90%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 90%

Finished Levelizing
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)

Finished Levelizing
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)

Starting Activity Propagation
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)

Starting Activity Propagation
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 10%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 10%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 20%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 20%

Finished Activity Propagation
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)

Finished Activity Propagation
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1249.71MB/1249.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)

Starting Calculating power
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 10%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 10%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 20%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 20%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 30%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 30%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 40%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 40%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 50%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 50%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 60%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 60%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 70%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 70%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 80%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 80%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 90%
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT): 90%

Finished Calculating power
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)

Finished Calculating power
2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1270.26MB/1270.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1270.26MB/1270.26MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1270.26MB/1270.26MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:21:18 (2022-Apr-08 02:21:18 GMT)
*
*----------------------------------------------------------------------------------------
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*
*	Power Domain used:
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011962


Total Power
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011962
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     4.996e-05        39.7
Macro                                  0           0
Sequential                     4.996e-05        39.7
Macro                                  0           0
IO                                     0           0
IO                                     0           0
Combinational                  6.345e-05       50.42
Combinational                  6.345e-05       50.42
Clock (Combinational)          6.216e-06        4.94
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001196         100
-----------------------------------------------------------------------------------------
Clock (Combinational)          6.216e-06        4.94
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001196         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0001196         100
Default                   1.8  0.0001196         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
CLK                            6.216e-06       5.197


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                          6.216e-06       5.197
-----------------------------------------------------------------------------------------
CLK                            6.216e-06       5.197
-----------------------------------------------------------------------------------------
Total                          6.216e-06       5.197
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
 
 
*	Power Distribution Summary: 
* 		Highest Average Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Highest Leakage Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Highest Leakage Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Total Cap: 	5.87194e-11 F
* 		Total instances in design:  2540
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Cap: 	5.87194e-11 F
* 		Total instances in design:  2540
* 		Total instances in design with no power:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00011962 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2540 cells ( 100.000000%) , 0.00011962 mW ( 100.000000% ) 
Total leakage power = 0.00011962 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2540 cells ( 100.000000%) , 0.00011962 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1270.26MB/1270.26MB)
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1270.26MB/1270.26MB)


     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             4.309  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.07%|        -|   0.000|   0.000|   0:00:00.0| 2569.0M|
|    70.07%|        0|   0.000|   0.000|   0:00:19.0| 2569.0M|
|    70.07%|        0|   0.000|   0.000|   0:00:00.0| 2569.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.07
** Finished Core Leakage Power Optimization (cpu = 0:00:22.3) (real = 0:00:23.0) **
*** Finished Leakage Power Optimization (cpu=0:00:22, real=0:00:23, mem=1811.67M, totSessionCpu=0:04:06).
**INFO : Latch borrow mode reset to max_borrow
Multi-CPU acceleration using 8 CPU(s).

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.80MB/1130.80MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.01MB/1131.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.06MB/1131.06MB)

Begin Processing Signal Activity


Starting Activity Propagation
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT)
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 10%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 20%

Finished Activity Propagation
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.41MB/1131.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT)
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 10%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 20%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 30%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 40%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 50%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 60%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 70%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 80%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 90%

Finished Calculating power
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1144.40MB/1144.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1144.40MB/1144.40MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1144.43MB/1144.43MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011962
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     4.996e-05        39.7
Macro                                  0           0
IO                                     0           0
Combinational                  6.345e-05       50.42
Clock (Combinational)          6.216e-06        4.94
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001196         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0001196         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
CLK                            6.216e-06       5.197
-----------------------------------------------------------------------------------------
Total                          6.216e-06       5.197
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Highest Leakage Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Total Cap: 	5.87194e-11 F
* 		Total instances in design:  2540
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00011962 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2540 cells ( 100.000000%) , 0.00011962 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1144.78MB/1144.78MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_power
doiPBLastSyncSlave
default_emulate_view
default_emulate_view

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT)
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 10%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 20%

Finished Activity Propagation
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT)

Starting Calculating power
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT)
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 10%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 20%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 30%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 40%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 50%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 60%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 70%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 80%
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT): 90%

Finished Calculating power
2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:21:41 (2022-Apr-08 02:21:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011962
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     4.996e-05        39.7
Macro                                  0           0
IO                                     0           0
Combinational                  6.345e-05       50.42
Clock (Combinational)          6.216e-06        4.94
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001196         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0001196         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
CLK                            6.216e-06       5.197
-----------------------------------------------------------------------------------------
Total                          6.216e-06       5.197
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Highest Leakage Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Total Cap: 	5.87194e-11 F
* 		Total instances in design:  2540
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00011962 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2540 cells ( 100.000000%) , 0.00011962 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1144.78MB/1144.78MB)


<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:31, real = 0:00:30, mem = 1827.7M, totSessionCpu=0:04:07 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  9.389  |  9.100  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   412   |   363   |   37    |   278   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
Routing Overflow: 0.33% H and 1.51% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:32, real = 0:00:30, mem = 1825.7M, totSessionCpu=0:04:08 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.000  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        105.69            344             0.000             0.000  opt_design_postcts
0
[DEV]innovus 11> 

[DEV]innovus 11> report_timingreport_timing

###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Apr  7 22:21:43 2022
#  Design:            NextZ80
#  Command:           report_timing
###############################################################
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:CLK
       Startpoint:(R) FETCH_reg[1]/C
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.161 (P)          0.326 (P)
          Arrival:=         10.161              0.326
 
    Time Borrowed:+          0.376
    Required Time:=         10.537
     Launch Clock:-          0.326
        Data Path:-         10.211
            Slack:=          0.000

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  FETCH_reg[1]/C                      -      C       R     (arrival)       3  0.203       -    0.326  
  FETCH_reg[1]/Q                      -      C->Q    R     DFRQX1         26      -   1.091    1.416  
  FE_DBTC9_FETCH_1_/Q                 -      A->Q    F     INX1           25  1.556   0.745    2.161  
  g43387/Q                            -      A->Q    R     NA2X1           6  0.919   0.531    2.692  
  g43340/Q                            -      A->Q    F     INX1            6  0.578   0.196    2.888  
  g43256/Q                            -      A->Q    R     NA2X1           6  0.246   0.314    3.202  
  g42982/Q                            -      D->Q    R     OA211X1         1  0.464   0.227    3.429  
  g42845/Q                            -      E->Q    F     ON221X1         1  0.098   0.122    3.551  
  g42703/Q                            -      C->Q    R     ON311X1         1  0.227   0.276    3.827  
  g42646/Q                            -      C->Q    R     OA211X1         1  0.408   0.287    4.115  
  g42614/Q                            -      A->Q    F     ON211X2         7  0.164   0.316    4.431  
  CPU_REGS_g16703/Q                   -      A->Q    F     EN2X1           1  0.167   0.163    4.594  
  CPU_REGS_g16695/Q                   -      A->Q    R     NO2X1           8  0.098   0.454    5.048  
  CPU_REGS_g16627/Q                   -      D->Q    R     AO211X1        20  0.805   0.780    5.828  
  FE_DBTC4_CPU_REGS_WSelectW_n_122/Q  -      A->Q    F     INX1           20  1.233   0.646    6.474  
  CPU_REGS_g16722/Q                   -      A->Q    F     AND2X1         14  0.788   0.458    6.932  
  CPU_REGS_g16601/Q                   -      A->Q    R     INX1            2  0.341   0.122    7.054  
  CPU_REGS_g16585/Q                   -      B->Q    F     NO2X1           3  0.129   0.118    7.172  
  CPU_REGS_g16519/Q                   -      A->Q    R     AN22X1          1  0.199   0.136    7.308  
  CPU_REGS_g16431/Q                   -      C->Q    R     OA211X1         1  0.145   0.250    7.558  
  CPU_REGS_g16376/Q                   -      B->Q    F     ON222X1         1  0.154   0.137    7.695  
  CPU_REGS_g16370/Q                   -      E->Q    F     AO221X1        12  0.186   0.618    8.313  
  g13064/Q                            -      A->Q    R     NO2X1           1  0.514   0.167    8.480  
  g13063/Q                            -      B->Q    F     NA3I1X1         1  0.167   0.071    8.551  
  g13062/Q                            -      A->Q    F     OR5X1           1  0.122   0.187    8.738  
  g13061/Q                            -      A->Q    F     AND5X1          1  0.099   0.141    8.879  
  g13060/Q                            -      A->Q    F     OR5X1           1  0.084   0.184    9.063  
  g13059/Q                            -      IN1->Q  R     MU2IX1          1  0.107   0.208    9.271  
  g13058/Q                            -      IN1->Q  F     MU2IX1          1  0.396   0.104    9.375  
  g13057/Q                            -      IN0->Q  F     MU2X1           5  0.280   0.297    9.672  
  g13056/Q                            -      A->Q    F     AND4X1          5  0.165   0.204    9.875  
  g13054/Q                            -      A->Q    F     AO21X1          1  0.122   0.190   10.066  
  g13053/Q                            -      A->Q    R     AN21X1          1  0.065   0.110   10.176  
  g13052/Q                            -      A->Q    F     ON21X1          2  0.164   0.071   10.247  
  g13051/Q                            -      A->Q    F     OR2X1           1  0.090   0.150   10.397  
  RC_CG_HIER_INST4/g7/Q               -      A->Q    F     OR2X1           1  0.057   0.140   10.537  
  RC_CG_HIER_INST4/enl_reg/D          -      D       F     DLLQX1          1  0.054   0.000   10.537  
#---------------------------------------------------------------------------------------------------
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:CLK
       Startpoint:(R) FETCH_reg[1]/C
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.161 (P)          0.326 (P)
          Arrival:=         10.161              0.326
 
    Time Borrowed:+          0.376
    Required Time:=         10.537
     Launch Clock:-          0.326
        Data Path:-         10.211
            Slack:=          0.000

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  FETCH_reg[1]/C                      -      C       R     (arrival)       3  0.203       -    0.326  
  FETCH_reg[1]/Q                      -      C->Q    R     DFRQX1         26      -   1.091    1.416  
  FE_DBTC9_FETCH_1_/Q                 -      A->Q    F     INX1           25  1.556   0.745    2.161  
  g43387/Q                            -      A->Q    R     NA2X1           6  0.919   0.531    2.692  
  g43340/Q                            -      A->Q    F     INX1            6  0.578   0.196    2.888  
  g43256/Q                            -      A->Q    R     NA2X1           6  0.246   0.314    3.202  
  g42982/Q                            -      D->Q    R     OA211X1         1  0.464   0.227    3.429  
  g42845/Q                            -      E->Q    F     ON221X1         1  0.098   0.122    3.551  
  g42703/Q                            -      C->Q    R     ON311X1         1  0.227   0.276    3.827  
  g42646/Q                            -      C->Q    R     OA211X1         1  0.408   0.287    4.115  
  g42614/Q                            -      A->Q    F     ON211X2         7  0.164   0.316    4.431  
  CPU_REGS_g16703/Q                   -      A->Q    F     EN2X1           1  0.167   0.163    4.594  
  CPU_REGS_g16695/Q                   -      A->Q    R     NO2X1           8  0.098   0.454    5.048  
  CPU_REGS_g16627/Q                   -      D->Q    R     AO211X1        20  0.805   0.780    5.828  
  FE_DBTC4_CPU_REGS_WSelectW_n_122/Q  -      A->Q    F     INX1           20  1.233   0.646    6.474  
  CPU_REGS_g16722/Q                   -      A->Q    F     AND2X1         14  0.788   0.458    6.932  
  CPU_REGS_g16601/Q                   -      A->Q    R     INX1            2  0.341   0.122    7.054  
  CPU_REGS_g16585/Q                   -      B->Q    F     NO2X1           3  0.129   0.118    7.172  
  CPU_REGS_g16519/Q                   -      A->Q    R     AN22X1          1  0.199   0.136    7.308  
  CPU_REGS_g16431/Q                   -      C->Q    R     OA211X1         1  0.145   0.250    7.558  
  CPU_REGS_g16376/Q                   -      B->Q    F     ON222X1         1  0.154   0.137    7.695  
  CPU_REGS_g16370/Q                   -      E->Q    F     AO221X1        12  0.186   0.618    8.313  
  g13064/Q                            -      A->Q    R     NO2X1           1  0.514   0.167    8.480  
  g13063/Q                            -      B->Q    F     NA3I1X1         1  0.167   0.071    8.551  
  g13062/Q                            -      A->Q    F     OR5X1           1  0.122   0.187    8.738  
  g13061/Q                            -      A->Q    F     AND5X1          1  0.099   0.141    8.879  
  g13060/Q                            -      A->Q    F     OR5X1           1  0.084   0.184    9.063  
  g13059/Q                            -      IN1->Q  R     MU2IX1          1  0.107   0.208    9.271  
  g13058/Q                            -      IN1->Q  F     MU2IX1          1  0.396   0.104    9.375  
  g13057/Q                            -      IN0->Q  F     MU2X1           5  0.280   0.297    9.672  
  g13056/Q                            -      A->Q    F     AND4X1          5  0.165   0.204    9.875  
  g13054/Q                            -      A->Q    F     AO21X1          1  0.122   0.190   10.066  
  g13053/Q                            -      A->Q    R     AN21X1          1  0.065   0.110   10.176  
  g13052/Q                            -      A->Q    F     ON21X1          2  0.164   0.071   10.247  
  g13051/Q                            -      A->Q    F     OR2X1           1  0.090   0.150   10.397  
  RC_CG_HIER_INST4/g7/Q               -      A->Q    F     OR2X1           1  0.057   0.140   10.537  
  RC_CG_HIER_INST4/enl_reg/D          -      D       F     DLLQX1          1  0.054   0.000   10.537  
#---------------------------------------------------------------------------------------------------


[DEV]innovus 12> eval_legacy {timeDesign -postCTS}eval_legacy {timeDesign -postCTS}
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1781.3M)
Extraction called for design 'NextZ80' of instances=2540 and nets=2649 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design NextZ80.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1781.344M)
#################################################################################
# Design Stage: PreRoute
# Design Name: NextZ80
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2239.22 CPU=0:00:01.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 2239.2M) ***
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:00.0 totSessionCpu=0:04:13 mem=2239.2M)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  9.389  |  9.100  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   412   |   363   |   37    |   278   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
Routing Overflow: 0.33% H and 1.51% V
------------------------------------------------------------
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          5.88             16             0.000             0.000  time_design
Reported timing to dir ./timingReports
Total CPU time: 2.91 sec
Total Real time: 2.0 sec
Total Memory Usage: 1778.941406 Mbytes
[DEV]innovus 13> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1299.70 (MB), peak = 1490.00 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1863.7M, init mem=1863.7M)
*info: Placed = 2540           (Fixed = 482)
*info: Unplaced = 0           
Placement Density:70.07%(52369/74739)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1863.7M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (138) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1863.7M) ***

globalRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalRoute on Thu Apr  7 22:22:37 2022
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CLK__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CLK__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance rc_gclk__L2_I1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance rc_gclk__L2_I1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance rc_gclk__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance rc_gclk__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance rc_gclk__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance rc_gclk__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk_1609__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk_1609__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk_1609__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk_1609__L1_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk__L2_I3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk__L2_I3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk__L2_I2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk__L2_I2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk__L2_I1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk__L2_I1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance CPU_REGS_rc_gclk__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance CPU_REGS_rc_gclk__L2_I0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 2645 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1225.55 (MB), peak = 1490.00 (MB)
#Merging special wires using 8 threads...
#
#Connectivity extraction summary:
#138 routed nets are imported.
#2479 (93.58%) nets are without wires.
#32 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2649.
#
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Apr  7 22:22:37 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Apr  7 22:22:37 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         449           0         870    84.83%
#  Metal 2        V         452           0         870     0.00%
#  Metal 3        H         449           0         870     0.00%
#  Metal 4        V         452           0         870     0.00%
#  Metal 5        H         449           0         870     0.00%
#  Metal 6        V         226           0         870     0.00%
#  --------------------------------------------------------------
#  Total                   2477       0.00%  5220    14.14%
#
#  138 nets (5.21%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1225.55 (MB), peak = 1490.00 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1231.42 (MB), peak = 1490.00 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.64 (MB), peak = 1490.00 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 32 (skipped).
#Total number of routable nets = 2617.
#Total number of nets in the design = 2649.
#
#2479 routable nets have only global wires.
#138 routable nets have only detail routed wires.
#138 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2479  
#-----------------------------
#        Total            2479  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                138            2479  
#------------------------------------------------
#        Total                138            2479  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 3     29(3.33%)      7(0.80%)      7(0.80%)   (4.94%)
#   Metal 4      1(0.11%)      0(0.00%)      0(0.00%)   (0.11%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      1(0.11%)      0(0.00%)      0(0.00%)   (0.11%)
#  ------------------------------------------------------------
#     Total     31(0.68%)      7(0.15%)      7(0.15%)   (0.99%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 2.19% H + 0.08% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 138346 um.
#Total half perimeter of net bounding box = 116037 um.
#Total wire length on LAYER MET1 = 54 um.
#Total wire length on LAYER MET2 = 23866 um.
#Total wire length on LAYER MET3 = 34629 um.
#Total wire length on LAYER MET4 = 37789 um.
#Total wire length on LAYER MET5 = 30299 um.
#Total wire length on LAYER METTP = 11709 um.
#Total number of vias = 21506
#Up-Via Summary (total 21506):
#           
#-----------------------
#  Metal 1         9266
#  Metal 2         6304
#  Metal 3         3656
#  Metal 4         1759
#  Metal 5          521
#-----------------------
#                 21506 
#
#Max overcon = 3 tracks.
#Total overcon = 0.99%.
#Worst layer Gcell overcon rate = 4.94%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1231.64 (MB), peak = 1490.00 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.51 (MB), peak = 1490.00 (MB)
#Start Track Assignment.
#Done with 3907 horizontal wires in 1 hboxes and 4436 vertical wires in 1 hboxes.
#Done with 1045 horizontal wires in 1 hboxes and 1003 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 146758 um.
#Total half perimeter of net bounding box = 116037 um.
#Total wire length on LAYER MET1 = 6574 um.
#Total wire length on LAYER MET2 = 23383 um.
#Total wire length on LAYER MET3 = 35868 um.
#Total wire length on LAYER MET4 = 38072 um.
#Total wire length on LAYER MET5 = 31046 um.
#Total wire length on LAYER METTP = 11815 um.
#Total number of vias = 21506
#Up-Via Summary (total 21506):
#           
#-----------------------
#  Metal 1         9266
#  Metal 2         6304
#  Metal 3         3656
#  Metal 4         1759
#  Metal 5          521
#-----------------------
#                 21506 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1233.88 (MB), peak = 1490.00 (MB)
#
#
#globalRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -76.23 (MB)
#Total memory = 1223.54 (MB)
#Peak memory = 1490.00 (MB)
#Number of warnings = 23
#Total number of warnings = 87
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Thu Apr  7 22:22:41 2022
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         13.45             42                                      route_design
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1223.54 (MB), peak = 1490.00 (MB)
*** Message Summary: 0 warning(s), 0 error(s)


detailRoute

#Start detailRoute on Thu Apr  7 22:22:41 2022
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 2645 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.92 (MB), peak = 1490.00 (MB)
#Merging special wires using 8 threads...
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          5        4        0        9
#	MET2          1        2        2        5
#	Totals        6        6        2       14
#cpu time = 00:00:20, elapsed time = 00:00:12, memory = 1409.41 (MB), peak = 1490.00 (MB)
#start 1st optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	MET1          0        0
#	MET2          4        4
#	Totals        4        4
#    number of process antenna violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1287.84 (MB), peak = 1490.00 (MB)
#start 2nd optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          0        0        0
#	MET2          2        1        3
#	Totals        2        1        3
#    number of process antenna violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.77 (MB), peak = 1490.00 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1246.84 (MB), peak = 1490.00 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1245.91 (MB), peak = 1490.00 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.12 (MB), peak = 1490.00 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.12 (MB), peak = 1490.00 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.12 (MB), peak = 1490.00 (MB)
#start 8th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.12 (MB), peak = 1490.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 138035 um.
#Total half perimeter of net bounding box = 116037 um.
#Total wire length on LAYER MET1 = 3782 um.
#Total wire length on LAYER MET2 = 38767 um.
#Total wire length on LAYER MET3 = 46149 um.
#Total wire length on LAYER MET4 = 28215 um.
#Total wire length on LAYER MET5 = 15910 um.
#Total wire length on LAYER METTP = 5211 um.
#Total number of vias = 22866
#Up-Via Summary (total 22866):
#           
#-----------------------
#  Metal 1         9784
#  Metal 2         8644
#  Metal 3         3093
#  Metal 4         1102
#  Metal 5          243
#-----------------------
#                 22866 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:22
#Elapsed time = 00:00:13
#Increased memory = 3.03 (MB)
#Total memory = 1230.77 (MB)
#Peak memory = 1490.00 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.96 (MB), peak = 1490.00 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 138036 um.
#Total half perimeter of net bounding box = 116037 um.
#Total wire length on LAYER MET1 = 3782 um.
#Total wire length on LAYER MET2 = 38767 um.
#Total wire length on LAYER MET3 = 46149 um.
#Total wire length on LAYER MET4 = 28197 um.
#Total wire length on LAYER MET5 = 15911 um.
#Total wire length on LAYER METTP = 5230 um.
#Total number of vias = 22870
#Up-Via Summary (total 22870):
#           
#-----------------------
#  Metal 1         9784
#  Metal 2         8644
#  Metal 3         3093
#  Metal 4         1104
#  Metal 5          245
#-----------------------
#                 22870 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#detailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:14
#Increased memory = -4.93 (MB)
#Total memory = 1218.61 (MB)
#Peak memory = 1490.00 (MB)
#Number of warnings = 2
#Total number of warnings = 89
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Apr  7 22:22:55 2022
#

globalDetailRoute

#Start globalDetailRoute on Thu Apr  7 22:22:55 2022
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 2645 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1212.79 (MB), peak = 1490.00 (MB)
#Merging special wires using 8 threads...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1212.81 (MB)
#Peak memory = 1490.00 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.22 (MB), peak = 1490.00 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.16 (MB), peak = 1490.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 138036 um.
#Total half perimeter of net bounding box = 116037 um.
#Total wire length on LAYER MET1 = 3782 um.
#Total wire length on LAYER MET2 = 38767 um.
#Total wire length on LAYER MET3 = 46149 um.
#Total wire length on LAYER MET4 = 28197 um.
#Total wire length on LAYER MET5 = 15911 um.
#Total wire length on LAYER METTP = 5230 um.
#Total number of vias = 22870
#Up-Via Summary (total 22870):
#           
#-----------------------
#  Metal 1         9784
#  Metal 2         8644
#  Metal 3         3093
#  Metal 4         1104
#  Metal 5          245
#-----------------------
#                 22870 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1212.81 (MB)
#Peak memory = 1490.00 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.18 (MB), peak = 1490.00 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 138036 um.
#Total half perimeter of net bounding box = 116037 um.
#Total wire length on LAYER MET1 = 3782 um.
#Total wire length on LAYER MET2 = 38767 um.
#Total wire length on LAYER MET3 = 46149 um.
#Total wire length on LAYER MET4 = 28197 um.
#Total wire length on LAYER MET5 = 15911 um.
#Total wire length on LAYER METTP = 5230 um.
#Total number of vias = 22870
#Up-Via Summary (total 22870):
#           
#-----------------------
#  Metal 1         9784
#  Metal 2         8644
#  Metal 3         3093
#  Metal 4         1104
#  Metal 5          245
#-----------------------
#                 22870 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.04 (MB)
#Total memory = 1212.84 (MB)
#Peak memory = 1490.00 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -9.74 (MB)
#Total memory = 1208.87 (MB)
#Peak memory = 1490.00 (MB)
#Number of warnings = 3
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr  7 22:22:57 2022
#
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
default_emulate_view
GigaOpt running with 8 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1793.8M, totSessionCpu=0:04:55 **
#Created 1240 library cell signatures
#Created 2649 NETS and 0 SPECIALNETS signatures
#Created 2541 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1233.10 (MB), peak = 1490.00 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1233.11 (MB), peak = 1490.00 (MB)
Begin checking placement ... (start mem=1793.8M, init mem=1793.8M)
*info: Placed = 2540           (Fixed = 137)
*info: Unplaced = 0           
Placement Density:70.07%(52369/74739)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1793.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = default_emulate_view
Number of VT partitions  = 3
Standard cells in design = 810
Instances in design      = 2540

Instance distribution across the VT partitions:

 LVT : inst = 1187 (46.7%), cells = 557 (69%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1187 (46.7%)

 SVT : inst = 1353 (53.3%), cells = 197 (24%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1353 (53.3%)

 HVT : inst = 0 (0.0%), cells = 29 (4%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)

Reporting took 0 sec
Extraction called for design 'NextZ80' of instances=2540 and nets=2649 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design NextZ80.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_emulate_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_41750_pgmicro04_jonas.gava_6s4OH0/NextZ80_41750_hoTdAA.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1787.8M)
Extracted 10.0064% (CPU Time= 0:00:00.1  MEM= 1815.8M)
Extracted 20.0085% (CPU Time= 0:00:00.1  MEM= 1815.8M)
Extracted 30.0064% (CPU Time= 0:00:00.2  MEM= 1815.8M)
Extracted 40.0085% (CPU Time= 0:00:00.2  MEM= 1815.8M)
Extracted 50.0064% (CPU Time= 0:00:00.2  MEM= 1815.8M)
Extracted 60.0085% (CPU Time= 0:00:00.2  MEM= 1815.8M)
Extracted 70.0064% (CPU Time= 0:00:00.3  MEM= 1815.8M)
Extracted 80.0085% (CPU Time= 0:00:00.3  MEM= 1815.8M)
Extracted 90.0064% (CPU Time= 0:00:00.4  MEM= 1815.8M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1815.8M)
Number of Extracted Resistors     : 47638
Number of Extracted Ground Cap.   : 48515
Number of Extracted Coupling Cap. : 118284
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_emulate_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1803.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1811.789M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: NextZ80
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2649,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=264.086 CPU=0:00:02.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:00.0  mem= 264.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..

Active hold views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2649,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=230.59 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 230.6M) ***
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:01.0 totSessionCpu=0:00:04.3 mem=230.6M)
Done building cte hold timing graph (fixHold) cpu=0:00:04.1 real=0:00:02.0 totSessionCpu=0:00:04.3 mem=230.6M ***
_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: NextZ80
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2649,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2296.78 CPU=0:00:01.9 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:01.0  mem= 2296.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2649,  4.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2272.82 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2272.8M) ***
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:02.0 totSessionCpu=0:05:04 mem=2272.8M)
Restoring autoHoldViews:  default_emulate_view

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  9.308  |  9.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   412   |   363   |   37    |   278   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:09, real = 0:00:06, mem = 1789.9M, totSessionCpu=0:05:04 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Num dontuse cells 532, Num usable cells 745
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 745
**INFO: Start fixing DRV (Mem = 1856.64M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 138 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.22 |          0|          0|          0|  70.07  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.22 |          0|          0|          0|  70.07  |   0:00:00.0|    2665.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2665.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:16, real = 0:00:12, mem = 1929.0M, totSessionCpu=0:05:11 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1929.01M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.10min mem=1929.0M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  4.218  |  4.218  |  4.654  |  9.786  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   412   |   363   |   37    |   278   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:16, real = 0:00:13, mem = 1929.0M, totSessionCpu=0:05:12 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 4.218 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 4.218 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  4.218  |  4.218  |  4.654  |  9.786  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   412   |   363   |   37    |   278   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
Total number of glitch violations: 0
------------------------------------------------------------
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Thu Apr  7 22:23:13 2022
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Loading the last recorded routing design signature
#Created 232 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 2645 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.86 (MB), peak = 1490.00 (MB)
#Merging special wires using 8 threads...
#
#Connectivity extraction summary:
#232 routed nets are extracted.
#2385 routed nets are imported.
#32 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2649.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.38 (MB)
#Total memory = 1282.90 (MB)
#Peak memory = 1490.00 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.31 (MB), peak = 1490.00 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.25 (MB), peak = 1490.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 138036 um.
#Total half perimeter of net bounding box = 116037 um.
#Total wire length on LAYER MET1 = 3782 um.
#Total wire length on LAYER MET2 = 38767 um.
#Total wire length on LAYER MET3 = 46149 um.
#Total wire length on LAYER MET4 = 28197 um.
#Total wire length on LAYER MET5 = 15911 um.
#Total wire length on LAYER METTP = 5230 um.
#Total number of vias = 22870
#Up-Via Summary (total 22870):
#           
#-----------------------
#  Metal 1         9784
#  Metal 2         8644
#  Metal 3         3093
#  Metal 4         1104
#  Metal 5          245
#-----------------------
#                 22870 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1282.90 (MB)
#Peak memory = 1490.00 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.23 (MB), peak = 1490.00 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 138036 um.
#Total half perimeter of net bounding box = 116037 um.
#Total wire length on LAYER MET1 = 3782 um.
#Total wire length on LAYER MET2 = 38767 um.
#Total wire length on LAYER MET3 = 46149 um.
#Total wire length on LAYER MET4 = 28197 um.
#Total wire length on LAYER MET5 = 15911 um.
#Total wire length on LAYER METTP = 5230 um.
#Total number of vias = 22870
#Up-Via Summary (total 22870):
#           
#-----------------------
#  Metal 1         9784
#  Metal 2         8644
#  Metal 3         3093
#  Metal 4         1104
#  Metal 5          245
#-----------------------
#                 22870 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr  7 22:23:15 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.25 (MB), peak = 1490.00 (MB)
#
#Start Post Route Wire Spread.
#Done with 892 horizontal wires in 1 hboxes and 932 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 139849 um.
#Total half perimeter of net bounding box = 116037 um.
#Total wire length on LAYER MET1 = 3787 um.
#Total wire length on LAYER MET2 = 38999 um.
#Total wire length on LAYER MET3 = 46609 um.
#Total wire length on LAYER MET4 = 28759 um.
#Total wire length on LAYER MET5 = 16331 um.
#Total wire length on LAYER METTP = 5366 um.
#Total number of vias = 22870
#Up-Via Summary (total 22870):
#           
#-----------------------
#  Metal 1         9784
#  Metal 2         8644
#  Metal 3         3093
#  Metal 4         1104
#  Metal 5          245
#-----------------------
#                 22870 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1292.62 (MB), peak = 1490.00 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 138
#Total wire length = 139849 um.
#Total half perimeter of net bounding box = 116037 um.
#Total wire length on LAYER MET1 = 3787 um.
#Total wire length on LAYER MET2 = 38999 um.
#Total wire length on LAYER MET3 = 46609 um.
#Total wire length on LAYER MET4 = 28759 um.
#Total wire length on LAYER MET5 = 16331 um.
#Total wire length on LAYER METTP = 5366 um.
#Total number of vias = 22870
#Up-Via Summary (total 22870):
#           
#-----------------------
#  Metal 1         9784
#  Metal 2         8644
#  Metal 3         3093
#  Metal 4         1104
#  Metal 5          245
#-----------------------
#                 22870 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = -0.11 (MB)
#Total memory = 1282.79 (MB)
#Peak memory = 1490.00 (MB)
#Updating routing design signature
#Created 1240 library cell signatures
#Created 2649 NETS and 0 SPECIALNETS signatures
#Created 2541 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.79 (MB), peak = 1490.00 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.79 (MB), peak = 1490.00 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = -79.48 (MB)
#Total memory = 1254.73 (MB)
#Peak memory = 1490.00 (MB)
#Number of warnings = 5
#Total number of warnings = 97
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr  7 22:23:16 2022
#
**opt_design ... cpu = 0:00:20, real = 0:00:16, mem = 1791.9M, totSessionCpu=0:05:15 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
Extraction called for design 'NextZ80' of instances=2540 and nets=2649 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design NextZ80.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_emulate_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_41750_pgmicro04_jonas.gava_6s4OH0/NextZ80_41750_hoTdAA.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1791.9M)
Extracted 10.0046% (CPU Time= 0:00:00.2  MEM= 1819.9M)
Extracted 20.0059% (CPU Time= 0:00:00.2  MEM= 1819.9M)
Extracted 30.004% (CPU Time= 0:00:00.2  MEM= 1819.9M)
Extracted 40.0053% (CPU Time= 0:00:00.2  MEM= 1819.9M)
Extracted 50.0066% (CPU Time= 0:00:00.3  MEM= 1819.9M)
Extracted 60.0046% (CPU Time= 0:00:00.3  MEM= 1819.9M)
Extracted 70.0059% (CPU Time= 0:00:00.4  MEM= 1819.9M)
Extracted 80.004% (CPU Time= 0:00:00.4  MEM= 1819.9M)
Extracted 90.0053% (CPU Time= 0:00:00.5  MEM= 1819.9M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1819.9M)
Number of Extracted Resistors     : 54469
Number of Extracted Ground Cap.   : 55346
Number of Extracted Coupling Cap. : 131608
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_emulate_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1807.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1811.859M)
**opt_design ... cpu = 0:00:21, real = 0:00:17, mem = 1789.9M, totSessionCpu=0:05:16 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: NextZ80
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 2649,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2377.96 CPU=0:00:01.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:01.0  mem= 2378.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2649,  2.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2344.46 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2344.5M) ***
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:05:20 mem=2344.5M)
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**opt_design ... cpu = 0:00:25, real = 0:00:18, mem = 1886.6M, totSessionCpu=0:05:20 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degraded beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1886.59M, totSessionCpu=0:05:20 .
**opt_design ... cpu = 0:00:25, real = 0:00:18, mem = 1886.6M, totSessionCpu=0:05:20 **


------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

default_emulate_view
+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  4.469  |  4.469  |  4.764  |  9.787  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   412   |   363   |   37    |   278   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
Total number of glitch violations: 0
------------------------------------------------------------
Info: 138 clock nets excluded from IPO operation.

default_emulate_view
Begin Power Analysis

    0.00V	    gnd!
default_emulate_view
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.


** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1421.68MB/1421.68MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1421.68MB/1421.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1421.68MB/1421.68MB)

Begin Processing Signal Activity


Starting Activity Propagation
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT)

Starting Activity Propagation
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT)
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 10%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 10%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 20%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 20%

Finished Activity Propagation
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT)

Finished Activity Propagation
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1421.68MB/1421.68MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT)

Starting Calculating power
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT)
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 10%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 10%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 20%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 20%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 30%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 30%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 40%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 40%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 50%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 50%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 60%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 60%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 70%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 70%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 80%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 80%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 90%
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT): 90%

Finished Calculating power
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT)

Finished Calculating power
2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1445.34MB/1445.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1445.34MB/1445.34MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1445.34MB/1445.34MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:23:19 (2022-Apr-08 02:23:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*	Power Domain used:
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------


Total Power
Total Leakage Power:         0.00011962
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011962
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     4.996e-05        39.7
Sequential                     4.996e-05        39.7
Macro                                  0           0
IO                                     0           0
Macro                                  0           0
IO                                     0           0
Combinational                  6.345e-05       50.42
Combinational                  6.345e-05       50.42
Clock (Combinational)          6.216e-06        4.94
Clock (Sequential)                     0           0
Clock (Combinational)          6.216e-06        4.94
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001196         100
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                          0.0001196         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0001196         100
Default                   1.8  0.0001196         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
CLK                            6.216e-06       5.197
CLK                            6.216e-06       5.197
-----------------------------------------------------------------------------------------
Total                          6.216e-06       5.197
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                          6.216e-06       5.197
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Highest Leakage Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Highest Leakage Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Total Cap: 	5.73614e-11 F
* 		Total instances in design:  2540
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
* 		Total Cap: 	5.73614e-11 F
* 		Total instances in design:  2540
 
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00011962 mW
Cell usage statistics:  
Total leakage power = 0.00011962 mW
Library D_CELLS_MOSST_typ_1_80V_25C , 2540 cells ( 100.000000%) , 0.00011962 mW ( 100.000000% ) 
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2540 cells ( 100.000000%) , 0.00011962 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1445.34MB/1445.34MB)

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1445.34MB/1445.34MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             4.469  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.07%|        -|   0.000|   0.000|   0:00:00.0| 2843.2M|
|    70.07%|        0|   0.000|   0.000|   0:00:19.0| 2843.2M|
|    70.07%|        0|   0.000|   0.000|   0:00:00.0| 2843.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.07
** Finished Core Leakage Power Optimization (cpu = 0:00:19.6) (real = 0:00:20.0) **
Checking setup slack degradation ...
Info: 138 clock nets excluded from IPO operation.
Info: 138 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
|   0.182|    4.468|   0.000|    0.000|    70.07%|   0:00:00.0| 2770.4M|default_emulate_view|       NA| NA                                            |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2770.4M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2770.4M) ***
Multi-CPU acceleration using 8 CPU(s).

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1407.44MB/1407.44MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1407.70MB/1407.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1407.76MB/1407.76MB)

Begin Processing Signal Activity


Starting Activity Propagation
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT)
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 10%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 20%

Finished Activity Propagation
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1408.12MB/1408.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT)
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 10%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 20%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 30%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 40%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 50%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 60%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 70%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 80%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 90%

Finished Calculating power
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1406.60MB/1406.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1406.60MB/1406.60MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1406.62MB/1406.62MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011962
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     4.996e-05        39.7
Macro                                  0           0
IO                                     0           0
Combinational                  6.345e-05       50.42
Clock (Combinational)          6.216e-06        4.94
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001196         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0001196         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
CLK                            6.216e-06       5.197
-----------------------------------------------------------------------------------------
Total                          6.216e-06       5.197
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Highest Leakage Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Total Cap: 	5.73614e-11 F
* 		Total instances in design:  2540
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00011962 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2540 cells ( 100.000000%) , 0.00011962 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1406.94MB/1406.94MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_power
*** Finished Leakage Power Optimization (cpu=0:00:24, real=0:00:24, mem=1991.90M, totSessionCpu=0:05:44).
default_emulate_view
default_emulate_view

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT)
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 10%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 20%

Finished Activity Propagation
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT)

Starting Calculating power
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT)
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 10%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 20%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 30%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 40%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 50%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 60%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 70%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 80%
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT): 90%

Finished Calculating power
2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Apr-07 22:23:43 (2022-Apr-08 02:23:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: NextZ80
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00011962
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     4.996e-05        39.7
Macro                                  0           0
IO                                     0           0
Combinational                  6.345e-05       50.42
Clock (Combinational)          6.216e-06        4.94
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0001196         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0001196         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
CLK                            6.216e-06       5.197
-----------------------------------------------------------------------------------------
Total                          6.216e-06       5.197
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Highest Leakage Power:                CLK__L1_I0 (BUX20): 	 6.309e-07
* 		Total Cap: 	5.73614e-11 F
* 		Total instances in design:  2540
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.00011962 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 2540 cells ( 100.000000%) , 0.00011962 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1406.94MB/1406.94MB)


Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:50, real = 0:00:44, mem = 1991.9M, totSessionCpu=0:05:45 **

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  9.528  |  9.074  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   412   |   363   |   37    |   278   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:51, real = 0:00:44, mem = 1991.9M, totSessionCpu=0:05:46 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.000  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         78.73             63             0.000             0.000  opt_design_postroute
###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Apr  7 22:23:44 2022
#  Design:            NextZ80
#  Command:           report_timing
###############################################################
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:CLK
       Startpoint:(R) FETCH_reg[3]/C
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.319 (P)
          Arrival:=         10.124              0.319
 
    Time Borrowed:+          0.248
    Required Time:=         10.371
     Launch Clock:-          0.319
        Data Path:-         10.052
            Slack:=          0.000

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  FETCH_reg[3]/C               -      C       R     (arrival)       4  0.212       -    0.319  
  FETCH_reg[3]/Q               -      C->Q    R     DFRQX1         37      -   1.408    1.727  
  FE_DBTC11_FETCH_3_/Q         -      A->Q    F     INX1           20  2.149   0.769    2.496  
  g43369/Q                     -      A->Q    R     NA2X1           3  0.999   0.357    2.853  
  g42951/Q                     -      IN1->Q  F     MU2IX1          1  0.342   0.089    2.942  
  g42891/Q                     -      C->Q    R     AN21X1          6  0.138   0.353    3.296  
  g42854/Q                     -      A->Q    F     INX1            1  0.585   0.061    3.357  
  g42762/Q                     -      A->Q    R     AN22X1          1  0.115   0.165    3.522  
  g42688/Q                     -      C->Q    F     ON321X1         1  0.300   0.143    3.665  
  g42664/Q                     -      D->Q    R     ON211X1         1  0.308   0.233    3.898  
  g42645/Q                     -      B->Q    F     NA4I1X1        13  0.296   0.430    4.329  
  CPU_REGS_g16684/Q            -      D->Q    R     AN31X1         24  0.363   1.350    5.678  
  FE_DBTC2_CPU_REGS_n_12337/Q  -      A->Q    F     INX1           15  2.328   0.669    6.347  
  CPU_REGS_g6238/Q             -      B->Q    R     NO2X1          12  0.914   0.654    7.001  
  CPU_REGS_g6234/Q             -      A->Q    F     INX1            3  0.855   0.186    7.187  
  CPU_REGS_g6213/Q             -      D->Q    R     ON222X1         1  0.267   0.197    7.384  
  CPU_REGS_g6163/Q             -      D->Q    R     AO221X1         1  0.270   0.191    7.574  
  CPU_REGS_g6160/Q             -      C->Q    F     ON21X1          1  0.089   0.066    7.640  
  CPU_REGS_g6151/Q             -      C->Q    F     AO221X1        15  0.120   0.605    8.245  
  g13062/Q                     -      E->Q    F     OR5X1           1  0.567   0.331    8.576  
  g13061/Q                     -      A->Q    F     AND5X1          1  0.104   0.142    8.717  
  g13060/Q                     -      A->Q    F     OR5X1           1  0.083   0.184    8.901  
  g13059/Q                     -      IN1->Q  R     MU2IX1          1  0.107   0.201    9.102  
  g13058/Q                     -      IN1->Q  F     MU2IX1          1  0.390   0.106    9.208  
  g13057/Q                     -      IN0->Q  F     MU2X1           5  0.283   0.296    9.504  
  g13056/Q                     -      A->Q    F     AND4X1          5  0.161   0.206    9.710  
  g13054/Q                     -      A->Q    F     AO21X1          1  0.127   0.191    9.901  
  g13053/Q                     -      A->Q    R     AN21X1          1  0.065   0.112   10.013  
  g13052/Q                     -      A->Q    F     ON21X1          2  0.168   0.070   10.083  
  g13051/Q                     -      A->Q    F     OR2X1           1  0.087   0.148   10.231  
  RC_CG_HIER_INST4/g7/Q        -      A->Q    F     OR2X1           1  0.055   0.141   10.371  
  RC_CG_HIER_INST4/enl_reg/D   -      D       F     DLLQX1          1  0.055   0.000   10.371  
#--------------------------------------------------------------------------------------------
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:CLK
       Startpoint:(R) FETCH_reg[3]/C
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.124 (P)          0.319 (P)
          Arrival:=         10.124              0.319
 
    Time Borrowed:+          0.248
    Required Time:=         10.371
     Launch Clock:-          0.319
        Data Path:-         10.052
            Slack:=          0.000

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  FETCH_reg[3]/C               -      C       R     (arrival)       4  0.212       -    0.319  
  FETCH_reg[3]/Q               -      C->Q    R     DFRQX1         37      -   1.408    1.727  
  FE_DBTC11_FETCH_3_/Q         -      A->Q    F     INX1           20  2.149   0.769    2.496  
  g43369/Q                     -      A->Q    R     NA2X1           3  0.999   0.357    2.853  
  g42951/Q                     -      IN1->Q  F     MU2IX1          1  0.342   0.089    2.942  
  g42891/Q                     -      C->Q    R     AN21X1          6  0.138   0.353    3.296  
  g42854/Q                     -      A->Q    F     INX1            1  0.585   0.061    3.357  
  g42762/Q                     -      A->Q    R     AN22X1          1  0.115   0.165    3.522  
  g42688/Q                     -      C->Q    F     ON321X1         1  0.300   0.143    3.665  
  g42664/Q                     -      D->Q    R     ON211X1         1  0.308   0.233    3.898  
  g42645/Q                     -      B->Q    F     NA4I1X1        13  0.296   0.430    4.329  
  CPU_REGS_g16684/Q            -      D->Q    R     AN31X1         24  0.363   1.350    5.678  
  FE_DBTC2_CPU_REGS_n_12337/Q  -      A->Q    F     INX1           15  2.328   0.669    6.347  
  CPU_REGS_g6238/Q             -      B->Q    R     NO2X1          12  0.914   0.654    7.001  
  CPU_REGS_g6234/Q             -      A->Q    F     INX1            3  0.855   0.186    7.187  
  CPU_REGS_g6213/Q             -      D->Q    R     ON222X1         1  0.267   0.197    7.384  
  CPU_REGS_g6163/Q             -      D->Q    R     AO221X1         1  0.270   0.191    7.574  
  CPU_REGS_g6160/Q             -      C->Q    F     ON21X1          1  0.089   0.066    7.640  
  CPU_REGS_g6151/Q             -      C->Q    F     AO221X1        15  0.120   0.605    8.245  
  g13062/Q                     -      E->Q    F     OR5X1           1  0.567   0.331    8.576  
  g13061/Q                     -      A->Q    F     AND5X1          1  0.104   0.142    8.717  
  g13060/Q                     -      A->Q    F     OR5X1           1  0.083   0.184    8.901  
  g13059/Q                     -      IN1->Q  R     MU2IX1          1  0.107   0.201    9.102  
  g13058/Q                     -      IN1->Q  F     MU2IX1          1  0.390   0.106    9.208  
  g13057/Q                     -      IN0->Q  F     MU2X1           5  0.283   0.296    9.504  
  g13056/Q                     -      A->Q    F     AND4X1          5  0.161   0.206    9.710  
  g13054/Q                     -      A->Q    F     AO21X1          1  0.127   0.191    9.901  
  g13053/Q                     -      A->Q    R     AN21X1          1  0.065   0.112   10.013  
  g13052/Q                     -      A->Q    F     ON21X1          2  0.168   0.070   10.083  
  g13051/Q                     -      A->Q    F     OR2X1           1  0.087   0.148   10.231  
  RC_CG_HIER_INST4/g7/Q        -      A->Q    F     OR2X1           1  0.055   0.141   10.371  
  RC_CG_HIER_INST4/enl_reg/D   -      D       F     DLLQX1          1  0.055   0.000   10.371  
#--------------------------------------------------------------------------------------------


[DEV]innovus 14> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 26 filler insts (cell FEED25 / prefix FILLER).
*INFO:   Added 25 filler insts (cell FEED15 / prefix FILLER).
*INFO:   Added 76 filler insts (cell FEED10 / prefix FILLER).
*INFO:   Added 153 filler insts (cell FEED7 / prefix FILLER).
*INFO:   Added 241 filler insts (cell FEED5 / prefix FILLER).
*INFO:   Added 636 filler insts (cell FEED3 / prefix FILLER).
*INFO:   Added 321 filler insts (cell FEED2 / prefix FILLER).
*INFO:   Added 662 filler insts (cell FEED1 / prefix FILLER).
*INFO: Total 2140 filler insts added - prefix FILLER (CPU: 0:00:00.3).
For 2140 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell NextZ80.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
** NOTE: Created directory path 'NextZ80_via_layer_VIATP.htmsummaryReport' for file 'NextZ80_via_layer_VIATP.htmsummaryReport/NextZ80_via_layer_VIA4.htm'.
** NOTE: Created directory path 'NextZ80_via_layer_VIA4.htmsummaryReport' for file 'NextZ80_via_layer_VIA4.htmsummaryReport/NextZ80_via_layer_VIA3.htm'.
** NOTE: Created directory path 'NextZ80_via_layer_VIA3.htmsummaryReport' for file 'NextZ80_via_layer_VIA3.htmsummaryReport/NextZ80_via_layer_VIA2.htm'.
** NOTE: Created directory path 'NextZ80_via_layer_VIA2.htmsummaryReport' for file 'NextZ80_via_layer_VIA2.htmsummaryReport/NextZ80_via_layer_VIA1.htm'.
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport/NextZ80.main.htm.ascii.
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'NextZ80' of instances=4680 and nets=2649 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design NextZ80.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_emulate_rc_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_41750_pgmicro04_jonas.gava_6s4OH0/NextZ80_41750_hoTdAA.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1952.1M)
Extracted 10.0046% (CPU Time= 0:00:00.2  MEM= 1980.1M)
Extracted 20.0059% (CPU Time= 0:00:00.2  MEM= 1980.1M)
Extracted 30.004% (CPU Time= 0:00:00.2  MEM= 1980.1M)
Extracted 40.0053% (CPU Time= 0:00:00.3  MEM= 1980.1M)
Extracted 50.0066% (CPU Time= 0:00:00.3  MEM= 1980.1M)
Extracted 60.0046% (CPU Time= 0:00:00.3  MEM= 1980.1M)
Extracted 70.0059% (CPU Time= 0:00:00.4  MEM= 1980.1M)
Extracted 80.004% (CPU Time= 0:00:00.4  MEM= 1980.1M)
Extracted 90.0053% (CPU Time= 0:00:00.5  MEM= 1980.1M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1980.1M)
Number of Extracted Resistors     : 54469
Number of Extracted Ground Cap.   : 55346
Number of Extracted Coupling Cap. : 131608
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_emulate_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1961.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1973.883M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: NextZ80
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 2649,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2452.32 CPU=0:00:01.9 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:01.0  mem= 2452.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2649,  2.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2428.36 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2428.4M) ***

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  9.528  |  9.074  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   412   |   363   |   37    |   278   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.070%
       (99.988% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         14.35             52             0.000             0.000  time_design
Reported timing to dir ./timingReports
Total CPU time: 6.31 sec
Total Real time: 4.0 sec
Total Memory Usage: 1932.582031 Mbytes
Reset AAE Options
 *** Starting Verify Geometry (MEM: 1932.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
  VERIFY GEOMETRY ...... SubArea : 1 of 1
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.0  MEM: 88.3M)

[DEV]innovus 15> 