Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto cdabff73265b4aaea3be5b62630c0aac --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_FA_behav xil_defaultlib.test_FA xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'sum' might have multiple concurrent drivers [/home/it/Task3_FA/Task3_FA.srcs/sim_1/new/test_FA.sv:22]
ERROR: [VRFC 10-3823] variable 'carry' might have multiple concurrent drivers [/home/it/Task3_FA/Task3_FA.srcs/sim_1/new/test_FA.sv:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
