# toy-pipelined-cpu
Pipelined CPU simulation wiht Verilog
