{
	"author": ["Maxime Nassar", "Shivam Bhasin", "Jean-Luc Danger", "Guillaume Duc", "Sylvain Guilley"],
	"booktitle": "DATE",
	"crossref": "conf/date/2010",
	"dblpkey": "conf/date/NassarBDDG10",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5456932",
	"pages": "849-854",
	"publisher": "IEEE",
	"stemmed": ["bcdl", "a", "high", "speed", "balanc", "dpl", "for", "fpga", "with", "global", "precharg", "and", "no", "earli", "evalu"],
	"tag": ["evaluation", "named"],
	"title": "BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2010
}