<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>MOV (element) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">MOV (element)</h2><p>Move vector element to another vector element</p>
      <p class="aml">This instruction copies the vector element
of the source SIMD&amp;FP register
to the specified vector element
of the destination SIMD&amp;FP register.</p>
      <p class="aml">This instruction can insert data into individual elements within a SIMD&amp;FP
register without clearing
the remaining bits to zero.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    <p>
        This is an alias of
        <a href="ins_advsimd_elt.html">INS (element)</a>.
        This means:
      </p><ul><li>
          The encodings in this description are named to match the encodings of
          <a href="ins_advsimd_elt.html">INS (element)</a>.
        </li><li>The description of <a href="ins_advsimd_elt.html">INS (element)</a> gives the operational pseudocode, any <span class="arm-defined-word">constrained unpredictable</span> behavior, and any operational information for this instruction.</li></ul>
    <h3 class="classheading"><a id="iclass_advanced_simd"/>Advanced SIMD<span style="font-size:smaller;"><br/>(FEAT_AdvSIMD)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">1</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td colspan="5" class="lr">imm5</td><td class="lr">0</td><td colspan="4" class="lr">imm4</td><td class="lr">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td class="droppedname">Q</td><td class="droppedname">op</td><td/><td colspan="3"/><td colspan="2"/><td colspan="2"/><td colspan="5"/><td/><td colspan="4"/><td/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="MOV_INS_asimdins_IV_v"/><p class="asm-code">MOV  <a href="#Vd" title="Is the name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Vd&gt;</a>.<a href="#Ts_option" title="Is an element size specifier, ">&lt;Ts&gt;</a>[<a href="#imm5_index__5" title="Is the destination element index ">&lt;index1&gt;</a>], <a href="#Vn" title="Is the name of the SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Vn&gt;</a>.<a href="#Ts_option" title="Is an element size specifier, ">&lt;Ts&gt;</a>[<a href="#imm5_index__6" title="Is the source element index ">&lt;index2&gt;</a>]</p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="ins_advsimd_elt.html#INS_asimdins_IV_v">INS</a>  <a href="ins_advsimd_elt.html#Vd">&lt;Vd&gt;</a>.<a href="ins_advsimd_elt.html#Ts_option">&lt;Ts&gt;</a>[<a href="ins_advsimd_elt.html#imm5_index__5">&lt;index1&gt;</a>], <a href="ins_advsimd_elt.html#Vn">&lt;Vn&gt;</a>.<a href="ins_advsimd_elt.html#Ts_option">&lt;Ts&gt;</a>[<a href="ins_advsimd_elt.html#imm5_index__6">&lt;index2&gt;</a>]</p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd&gt;</td><td><a id="Vd"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ts&gt;</td><td><a id="Ts_option"/>
        <p>Is an element size specifier, 
          encoded in
          <q>imm5</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">imm5</th>
                <th class="symbol">&lt;Ts&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">x0000</td>
                <td class="symbol">RESERVED</td>
              </tr>
              <tr>
                <td class="bitfield">xxxx1</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">xxx10</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">xx100</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">x1000</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index1&gt;</td><td><a id="imm5_index__5"/>
        <p>Is the destination element index 
          encoded in
          <q>imm5</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">imm5</th>
                <th class="symbol">&lt;index1&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">x0000</td>
                <td class="symbol">RESERVED</td>
              </tr>
              <tr>
                <td class="bitfield">xxxx1</td>
                <td class="symbol">UInt(imm5[4:1])</td>
              </tr>
              <tr>
                <td class="bitfield">xxx10</td>
                <td class="symbol">UInt(imm5[4:2])</td>
              </tr>
              <tr>
                <td class="bitfield">xx100</td>
                <td class="symbol">UInt(imm5[4:3])</td>
              </tr>
              <tr>
                <td class="bitfield">x1000</td>
                <td class="symbol">UInt(imm5[4])</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn&gt;</td><td><a id="Vn"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index2&gt;</td><td><a id="imm5_index__6"/>
        <p>Is the source element index 
          encoded in
          <q>(imm5 :: imm4)</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">imm5</th>
                <th class="symbol">&lt;index2&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">x0000</td>
                <td class="symbol">RESERVED</td>
              </tr>
              <tr>
                <td class="bitfield">xxxx1</td>
                <td class="symbol">UInt(imm4)</td>
              </tr>
              <tr>
                <td class="bitfield">xxx10</td>
                <td class="symbol">UInt(imm4[3:1])</td>
              </tr>
              <tr>
                <td class="bitfield">xx100</td>
                <td class="symbol">UInt(imm4[3:2])</td>
              </tr>
              <tr>
                <td class="bitfield">x1000</td>
                <td class="symbol">UInt(imm4[3])</td>
              </tr>
            </tbody>
          
        </table>
        Unspecified bits in "imm4" are ignored but should be set to zero by an assembler.
      </td></tr></table></div><div class="syntax-notes"/><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of <a href="ins_advsimd_elt.html">INS (element)</a> gives the operational pseudocode for this instruction.</p></div><div class="alias_ps_section"><h3 class="pseudocode">Operational Information</h3><p>The description of <a href="ins_advsimd_elt.html">INS (element)</a> gives the operational information for this instruction.</p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
