{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_TestFrontPanel/pdp8FPTest.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_TestFrontPanel/pdp8FPTest.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625267459144 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625267459144 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_TestFrontPanel/pdp8FPTest.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_TestFrontPanel/pdp8FPTest.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625267459171 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625267459171 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_TestFrontPanel/pdp8FPTest.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_TestFrontPanel/pdp8FPTest.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625267459197 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625267459197 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625267459818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625267459819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 02 19:10:59 2021 " "Processing started: Fri Jul 02 19:10:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625267459819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625267459819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdp8_top -c pdp8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdp8_top -c pdp8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625267459819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625267460514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdp8fptest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pdp8fptest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pdp8FPTest-rtl " "Found design unit 1: pdp8FPTest-rtl" {  } { { "pdp8FPTest.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_TestFrontPanel/pdp8FPTest.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625267472427 ""} { "Info" "ISGN_ENTITY_NAME" "1 pdp8FPTest " "Found entity 1: pdp8FPTest" {  } { { "pdp8FPTest.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_TestFrontPanel/pdp8FPTest.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625267472427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625267472427 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "dispLEDs pdp8FPTest.vhd(155) " "VHDL error at pdp8FPTest.vhd(155): can't write to interface object \"dispLEDs\" of mode IN" {  } { { "pdp8FPTest.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_TestFrontPanel/pdp8FPTest.vhd" 155 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1625267472433 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625267472570 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 02 19:11:12 2021 " "Processing ended: Fri Jul 02 19:11:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625267472570 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625267472570 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625267472570 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625267472570 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1625267473270 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625267473274 ""}
