
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
Options:	
Date:		Tue Apr  9 21:07:59 2024
Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (1core*32cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[21:07:59.402370] Configured Lic search path (21.01-s002): 5280@cadence-lic.cecs.pdx.edu:27000@synopsys-lic.cat.pdx.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (245 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./enc.tcl
<CMD> alias fs set top_design fifo1_sram
<CMD> alias f set top_design fifo1
<CMD> alias o set top_design ORCA_TOP
<CMD> alias e set top_design ExampleRocketSystem
<CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
**WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
<CMD> set_global report_timing_format  {delay arrival slew cell hpin}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> fs
### Start verbose source output (echo mode) for '../../fifo1_sram.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set add_ios 1
# set pad_design 1
# set design_size { 580 580  } 
# set design_io_border 310
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
# set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
# set synth_corners $slow_corner
# set synth_corners_target "ss0p95v125c" 
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax_125
# set fast_metal Cmax_125
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
# set sub_lib_type_target "saed32rvt_"
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32_io_wb_all.lef saed32_PLL.lef"
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set FCL 0
# set split_constraints 0
### End verbose source output for '../../fifo1_sram.design_config.tcl'.
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> set search_path {}
<CMD> set init_lef_file {/u/bcruik2/hacked_lefs/tech.lef saed32_io_wb_all.lef saed32nm_lvt_1p9m.lef saed32_PLL.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32sram.lef}
<CMD> is_common_ui_mode
<CMD> is_common_ui_mode
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_design_netlisttype Verilog
<CMD> set init_verilog ../../syn/outputs/fifo1_sram.genus_phys.vg
<CMD> set init_top_cell fifo1_sram
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> init_design
#% Begin Load MMMC data ... (date=04/09 21:09:52, mem=734.2M)
#% End Load MMMC data ... (date=04/09 21:09:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=734.8M, current mem=734.8M)
cmin cmax

Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...

Loading LEF file saed32_io_wb_all.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_io_wb_all.lef at line 285838.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

Loading LEF file saed32_PLL.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_PLL.lef at line 372.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

Loading LEF file saed32sram.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.

viaInitial starts at Tue Apr  9 21:09:55 2024
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
viaInitial ends at Tue Apr  9 21:09:55 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84709)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120098)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120149)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Read 294 cells in library 'saed32rvt_ss0p95v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120051)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120102)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120153)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Read 294 cells in library 'saed32hvt_ss0p95v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Read 62 cells in library 'saed32io_wb_ss0p95v125c_2p25v' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 24403 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Read 35 cells in library 'saed32sram_ss0p95v125c' 
Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib' ...
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PLL'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Read 1 cells in library 'saed32pll_ss0p95v125c_2p25v' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84709)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120098)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120149)
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226448 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84658)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib' ...
Read 62 cells in library 'saed32io_wb_ff1p16vn40c_2p75v' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
Read 35 cells in library 'saed32sram_ff1p16vn40c' 
Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib' ...
Read 1 cells in library 'saed32pll_ff1p16vn40c_2p75v' 
*** End library_loading (cpu=0.15min, real=0.13min, mem=39.3M, fe_cpu=1.06min, fe_real=2.07min, fe_mem=1089.5M) ***
#% Begin Load netlist data ... (date=04/09 21:10:03, mem=792.6M)
*** Begin netlist parsing (mem=1089.5M) ***
Created 686 new cells from 12 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/fifo1_sram.genus_phys.vg'

*** Memory Usage v#1 (Current mem = 1089.512M, initial mem = 390.141M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1089.5M) ***
#% End Load netlist data ... (date=04/09 21:10:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=813.8M, current mem=813.8M)
Set top cell to fifo1_sram.
Hooked 1960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fifo1_sram ...
*** Netlist is unique.
** info: there are 2428 modules.
** info: there are 212 stdCell insts.
** info: there are 25 Pad insts.
** info: there are 8 macros.

*** Memory Usage v#1 (Current mem = 1169.938M, initial mem = 390.141M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 0.0480. Core to Bottom to: 0.0480.
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: func_min_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
Current (total cpu=0:01:07, real=0:02:09, peak res=1153.0M, current mem=1153.0M)
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1191.0M, current mem=1191.0M)
Current (total cpu=0:01:07, real=0:02:09, peak res=1191.0M, current mem=1191.0M)
Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
Current (total cpu=0:01:08, real=0:02:09, peak res=1191.0M, current mem=1191.0M)
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1191.3M, current mem=1191.3M)
Current (total cpu=0:01:08, real=0:02:09, peak res=1191.3M, current mem=1191.3M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 268
Total number of sequential cells: 264
Total number of tristate cells: 12
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 32
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of usable buffers: 10
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_RVT INVX8_HVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
Total number of usable inverters: 24
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT
Total number of identified usable delay cells: 6
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% Begin Load MMMC data post ... (date=04/09 21:10:09, mem=1194.8M)
#% End Load MMMC data post ... (date=04/09 21:10:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1194.8M, current mem=1194.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TECHLIB-302         38  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1161        36  The library level attribute %s on line %...
WARNING   TECHLIB-1277        36  The %s '%s' has been defined for %s %s '...
*** Message Summary: 143 warning(s), 0 error(s)

<CMD> defIn ../outputs/fifo1_sram.floorplan.innovus.def
Reading DEF file '../outputs/fifo1_sram.floorplan.innovus.def', current time is Tue Apr  9 21:10:09 2024 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
--- DIEAREA (0 0) (1200096 1200096)
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
DEF file '../outputs/fifo1_sram.floorplan.innovus.def' is parsed, current time is Tue Apr  9 21:10:09 2024.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Updating the floorplan ...
<CMD> add_tracks -honor_pitch
Start create_tracks
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> is_common_ui_mode
<CMD> setNanoRouteMode -drouteEndIteration 10
<CMD> all_constraint_modes -active
func_min_sdc func_max_sdc
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> create_clock -name "wclk" -period $wclk_period  wclk
**WARN: (TCLCMD-1594):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
**WARN: (TCLCMD-1594):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
<CMD> set_clock_uncertainty -setup 0.025 wclk
<CMD> set_clock_uncertainty -hold 0.025 wclk
<CMD> set_clock_latency 0.23 wclk
<CMD> set_clock_transition 0.025 wclk
<CMD> create_clock -name "rclk" -period $rclk_period rclk
**WARN: (TCLCMD-1594):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
**WARN: (TCLCMD-1594):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
<CMD> set_clock_uncertainty -setup 0.025 rclk
<CMD> set_clock_uncertainty -hold 0.025 rclk
<CMD> set_clock_latency 0.23 rclk
<CMD> set_clock_transition 0.025 rclk
<CMD> create_clock -name "wclk2x" -period $wclk2x_period wclk2x
**WARN: (TCLCMD-1594):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
**WARN: (TCLCMD-1594):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
**WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
<CMD> set_clock_uncertainty -setup 0.025 wclk2x
<CMD> set_clock_uncertainty -hold 0.025 wclk2x
<CMD> set_clock_latency 0.23 wclk2x
<CMD> set_clock_transition 0.025 wclk2x
<CMD> set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
<CMD> set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
<CMD> group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
<CMD> group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
<CMD> set_input_delay 0.1 wdata_in* -clock wclk
<CMD> set_output_delay -0.5 rdata* -clock rclk
<CMD> setDontUse *DELLN* true
<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
<CMD> saveDesign fifo1_sram_floorplan.innovus
#% Begin save design ... (date=04/09 21:10:10, mem=1206.7M)
% Begin Save ccopt configuration ... (date=04/09 21:10:10, mem=1206.7M)
% End Save ccopt configuration ... (date=04/09 21:10:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1207.7M, current mem=1207.7M)
% Begin Save netlist data ... (date=04/09 21:10:10, mem=1207.7M)
Writing Binary DB to fifo1_sram_floorplan.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/09 21:10:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1207.8M, current mem=1207.8M)
Saving symbol-table file ...
Saving congestion map file fifo1_sram_floorplan.innovus.dat/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/09 21:10:11, mem=1208.6M)
Saving AAE Data ...
% End Save AAE data ... (date=04/09 21:10:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.6M, current mem=1208.6M)
Saving preference file fifo1_sram_floorplan.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/09 21:10:12, mem=1210.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/09 21:10:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1211.1M, current mem=1211.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/09 21:10:13, mem=1211.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/09 21:10:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1211.5M, current mem=1211.5M)
% Begin Save routing data ... (date=04/09 21:10:13, mem=1211.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1484.3M) ***
% End Save routing data ... (date=04/09 21:10:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1211.6M, current mem=1211.6M)
Saving property file fifo1_sram_floorplan.innovus.dat/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1487.3M) ***
% Begin Save power constraints data ... (date=04/09 21:10:13, mem=1212.2M)
% End Save power constraints data ... (date=04/09 21:10:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.2M, current mem=1212.2M)
cmin cmax
Generated self-contained design fifo1_sram_floorplan.innovus.dat
#% End save design ... (date=04/09 21:10:14, total cpu=0:00:01.4, real=0:00:05.0, peak res=1215.1M, current mem=1215.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> place_opt_design
**INFO: User settings:
setDelayCalMode -engine          aae
setOptMode -usefulSkew           false
setOptMode -usefulSkewCCOpt      none
setOptMode -usefulSkewPostRoute  false
setOptMode -usefulSkewPreCTS     false
setAnalysisMode -analysisType    bcwc

*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:10.5/0:02:12.7 (0.5), mem = 1516.6M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.209 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:11.6/0:02:13.9 (0.5), mem = 1553.3M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 160 (60.4%) nets
3		: 43 (16.2%) nets
4     -	14	: 58 (21.9%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 4 (1.5%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=211 (0 fixed + 211 movable) #buf cell=0 #inv cell=11 #block=8 (0 floating + 8 preplaced)
#ioInst=25 #net=265 #term=1086 #term/net=4.10, #fixedIo=25, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 211 single + 0 double + 0 multi
Total standard cell length = 0.6015 (mm), area = 0.0010 (mm^2)
Average module density = 0.002.
Density for the design = 0.002.
       = stdcell_area 3957 sites (1006 um^2) / alloc_area 1809930 sites (459983 um^2).
Pin Density = 0.0003422.
            = total # of pins 1086 / total area 3173656.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.382e+04 (1.24e+04 2.14e+04)
              Est.  stn bbox = 4.184e+04 (1.56e+04 2.63e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1696.4M
Iteration  2: Total net bbox = 3.382e+04 (1.24e+04 2.14e+04)
              Est.  stn bbox = 4.184e+04 (1.56e+04 2.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1696.4M
*** Finished SKP initialization (cpu=0:00:02.3, real=0:00:02.0)***
Iteration  3: Total net bbox = 2.366e+04 (1.02e+04 1.34e+04)
              Est.  stn bbox = 3.234e+04 (1.37e+04 1.87e+04)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 1744.3M
Iteration  4: Total net bbox = 2.322e+04 (1.01e+04 1.32e+04)
              Est.  stn bbox = 3.188e+04 (1.35e+04 1.84e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.3M
Iteration  5: Total net bbox = 2.322e+04 (1.01e+04 1.32e+04)
              Est.  stn bbox = 3.188e+04 (1.35e+04 1.84e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.3M
Iteration  6: Total net bbox = 2.275e+04 (9.84e+03 1.29e+04)
              Est.  stn bbox = 3.135e+04 (1.33e+04 1.81e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1744.3M
Iteration  7: Total net bbox = 3.133e+04 (1.25e+04 1.88e+04)
              Est.  stn bbox = 4.223e+04 (1.66e+04 2.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.3M
Iteration  8: Total net bbox = 3.133e+04 (1.25e+04 1.88e+04)
              Est.  stn bbox = 4.223e+04 (1.66e+04 2.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.3M
Iteration  9: Total net bbox = 3.124e+04 (1.25e+04 1.87e+04)
              Est.  stn bbox = 4.211e+04 (1.66e+04 2.55e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1745.7M
Iteration 10: Total net bbox = 3.124e+04 (1.25e+04 1.87e+04)
              Est.  stn bbox = 4.211e+04 (1.66e+04 2.55e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1745.7M
Iteration 11: Total net bbox = 3.136e+04 (1.26e+04 1.87e+04)
              Est.  stn bbox = 4.225e+04 (1.67e+04 2.55e+04)
              cpu = 0:00:00.9 real = 0:00:00.0 mem = 1747.1M
Iteration 12: Total net bbox = 3.136e+04 (1.26e+04 1.87e+04)
              Est.  stn bbox = 4.225e+04 (1.67e+04 2.55e+04)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1747.1M
Iteration 13: Total net bbox = 3.174e+04 (1.28e+04 1.90e+04)
              Est.  stn bbox = 4.265e+04 (1.69e+04 2.58e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1751.1M
Iteration 14: Total net bbox = 3.174e+04 (1.28e+04 1.90e+04)
              Est.  stn bbox = 4.265e+04 (1.69e+04 2.58e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1751.1M
Iteration 15: Total net bbox = 3.184e+04 (1.28e+04 1.90e+04)
              Est.  stn bbox = 4.277e+04 (1.69e+04 2.58e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1759.1M
Iteration 16: Total net bbox = 3.184e+04 (1.28e+04 1.90e+04)
              Est.  stn bbox = 4.277e+04 (1.69e+04 2.58e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1759.1M
Iteration 17: Total net bbox = 3.204e+04 (1.29e+04 1.92e+04)
              Est.  stn bbox = 4.299e+04 (1.70e+04 2.60e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1768.1M
Iteration 18: Total net bbox = 3.204e+04 (1.29e+04 1.92e+04)
              Est.  stn bbox = 4.299e+04 (1.70e+04 2.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1768.1M
Finished Global Placement (cpu=0:00:09.4, real=0:00:10.0, mem=1768.1M)
Keep Tdgp Graph and DB for later use
Info: 3 clock gating cells identified, 0 (on average) moved 0/10
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:27 mem=1759.4M) ***
Total net bbox length = 2.809e+04 (1.173e+04 1.636e+04) (ext = 5.138e+03)
Move report: Detail placement moves 211 insts, mean move: 1.34 um, max move: 9.88 um 
	Max move on inst (sync_w2r/rq2_wptr_reg_5_): (437.37, 575.99) --> (443.79, 572.54)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1775.4MB
Summary Report:
Instances move: 211 (out of 211 movable)
Instances flipped: 0
Mean displacement: 1.34 um
Max displacement: 9.88 um (Instance: sync_w2r/rq2_wptr_reg_5_) (437.365, 575.988) -> (443.792, 572.536)
	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_RVT
Total net bbox length = 2.790e+04 (1.147e+04 1.642e+04) (ext = 5.104e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1775.4MB
*** Finished refinePlace (0:01:27 mem=1775.4M) ***
*** Finished Initial Placement (cpu=0:00:10.4, real=0:00:11.0, mem=1736.4M) ***

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_max_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 265 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 250
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 250 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.357376e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        18( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)       163( 0.03%)         8( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)        24( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        20( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       248( 0.01%)         9( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
Early Global Route congestion estimation runtime: 1.33 seconds, mem = 1825.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1032 
[NR-eGR]  M2    (2V)          4696  1475 
[NR-eGR]  M3    (3H)          4600   739 
[NR-eGR]  M4    (4V)          3684   360 
[NR-eGR]  M5    (5H)          5402   315 
[NR-eGR]  M6    (6V)         10553   212 
[NR-eGR]  M7    (7H)          4006    40 
[NR-eGR]  M8    (8V)           705    10 
[NR-eGR]  M9    (9H)           289     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        33935  4183 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 28131um
[NR-eGR] Total length: 33935um, number of vias: 4183
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2343um, number of vias: 425
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.18 seconds, mem = 1782.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.6, real=0:00:02.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:17, real = 0: 0:18, mem = 1764.9M **
AAE DB initialization (MEM=1788.84 CPU=0:00:00.0 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:18.0/0:00:19.0 (0.9), totSession cpu/real = 0:01:29.5/0:02:32.9 (0.6), mem = 1788.8M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1466.4M, totSessionCpu=0:01:30 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.6/0:02:32.9 (0.6), mem = 1788.8M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1803.57 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1480.6M, totSessionCpu=0:01:32 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1803.57 MB )
WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 265 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 250
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 250 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.368077e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)       125( 0.02%)         7( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)        21( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       197( 0.01%)         7( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1032 
[NR-eGR]  M2    (2V)          4748  1474 
[NR-eGR]  M3    (3H)          5020   731 
[NR-eGR]  M4    (4V)          4033   340 
[NR-eGR]  M5    (5H)          5204   299 
[NR-eGR]  M6    (6V)         10557   202 
[NR-eGR]  M7    (7H)          3388    42 
[NR-eGR]  M8    (8V)           655    15 
[NR-eGR]  M9    (9H)           415     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34019  4135 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 27895um
[NR-eGR] Total length: 34019um, number of vias: 4135
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2358um, number of vias: 417
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.85 sec, Real: 1.85 sec, Curr Mem: 1832.41 MB )
Extraction called for design 'fifo1_sram' of instances=244 and nets=477 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1812.410M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1832.77)
Total number of fetched objects 463
End delay calculation. (MEM=1973.91 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1927.75 CPU=0:00:00.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:01:37 mem=1927.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.300  |
|           TNS (ns):| -0.430  |
|    Violating Paths:|    2    |
|          All Paths:|   362   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     36 (36)      |   -0.089   |     44 (100)     |
|   max_tran     |     26 (26)      |   -0.606   |     26 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.219%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1528.9M, totSessionCpu=0:01:37 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.5/0:00:08.3 (0.9), totSession cpu/real = 0:01:37.0/0:02:41.2 (0.6), mem = 1900.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1900.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1900.0M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:37.3/0:02:41.5 (0.6), mem = 1900.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:37.9/0:02:42.1 (0.6), mem = 2086.0M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.2
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:38.0/0:02:42.2 (0.6), mem = 2086.0M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 16 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:40.5/0:02:44.7 (0.6), mem = 2014.0M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:40.6/0:02:44.8 (0.6), mem = 2014.0M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.6 (1.0), totSession cpu/real = 0:01:42.3/0:02:46.5 (0.6), mem = 2014.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:42.3/0:02:46.5 (0.6), mem = 2014.1M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 8 non-ignored multi-driver nets.
*       : 8 unbuffered.
*       : 8 bufferable.
*       : 0 targeted for timing fix; 0 buffered.
*       : 8 targeted for DRV fix; 8 buffered.
*       : buffered 8 multi-driver nets total:
*       : used 6 buffers of type 'NBUFFX8_HVT'.
*       : used 2 buffers of type 'NBUFFX4_HVT'.
*** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=2071.4M) ***

*** Finish Multi Driver Net Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2127.1M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:43.4/0:02:47.6 (0.6), mem = 2098.5M
End: Processing multi-driver nets
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:43.4/0:02:47.6 (0.6), mem = 2098.5M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    29|    29|    -0.65|    54|   110|    -0.09|     0|     0|     0|     0|    -0.30|    -0.43|       0|       0|       0|  0.22%|          |         |
|     0|     0|     0.00|    11|    67|    -0.03|     0|     0|     0|     0|     0.33|     0.00|      44|      22|      14|  0.27%| 0:00:01.0|  2117.6M|
|     0|     0|     0.00|     8|    64|    -0.03|     0|     0|     0|     0|     0.33|     0.00|       1|       0|       3|  0.27%| 0:00:00.0|  2117.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2117.6M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:45.4/0:02:49.7 (0.6), mem = 2022.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1637.2M, totSessionCpu=0:01:45 **

Active setup views:
 func_max_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:45.5/0:02:49.7 (0.6), mem = 2060.6M
*info: 15 io nets excluded
*info: 6 clock nets excluded
*info: 8 multi-driver nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
+--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
|   0.000|   0.000|    0.27%|   0:00:00.0| 2079.7M|func_max_scenario|       NA| NA                             |
+--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2079.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2079.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:48.0/0:02:52.2 (0.6), mem = 2020.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:48.5/0:02:52.7 (0.6), mem = 2077.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.27
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.27%|        -|   0.000|   0.000|   0:00:00.0| 2079.9M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2079.9M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2079.9M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2079.9M|
|    0.27%|        2|   0.000|   0.000|   0:00:00.0| 2100.0M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2100.0M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2100.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.27
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:50.2/0:02:54.4 (0.6), mem = 2100.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2023.88M, totSessionCpu=0:01:50).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.4/0:02:54.6 (0.6), mem = 2023.9M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_max_scenario
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 340 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 325
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.495483e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        49( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)        18( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        15( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)       129( 0.03%)        10( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M7 ( 7)        26( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8 ( 8)        12( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       255( 0.01%)        13( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
Early Global Route congestion estimation runtime: 1.53 seconds, mem = 2092.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  8: Total net bbox = 3.194e+04 (1.27e+04 1.92e+04)
              Est.  stn bbox = 3.941e+04 (1.52e+04 2.43e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2035.9M
Iteration  9: Total net bbox = 3.114e+04 (1.25e+04 1.87e+04)
              Est.  stn bbox = 3.854e+04 (1.49e+04 2.37e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2035.9M
Iteration 10: Total net bbox = 3.136e+04 (1.26e+04 1.88e+04)
              Est.  stn bbox = 3.875e+04 (1.50e+04 2.37e+04)
              cpu = 0:00:07.4 real = 0:00:08.0 mem = 2069.9M
Iteration 11: Total net bbox = 3.150e+04 (1.26e+04 1.89e+04)
              Est.  stn bbox = 3.890e+04 (1.51e+04 2.38e+04)
              cpu = 0:00:14.6 real = 0:00:14.0 mem = 2178.2M
Iteration 12: Total net bbox = 3.165e+04 (1.27e+04 1.89e+04)
              Est.  stn bbox = 3.906e+04 (1.52e+04 2.39e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 2043.2M
Move report: Timing Driven Placement moves 286 insts, mean move: 15.83 um, max move: 209.30 um 
	Max move on inst (fifomem/FE_OFC45_wdata_1): (687.75, 428.74) --> (478.46, 428.73)

Finished Incremental Placement (cpu=0:00:29.2, real=0:00:29.0, mem=2043.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:21 mem=2034.5M) ***
Total net bbox length = 3.186e+04 (1.291e+04 1.895e+04) (ext = 4.875e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 286 insts, mean move: 1.07 um, max move: 3.82 um 
	Max move on inst (wptr_full/FE_OFC42_waddr_9): (436.69, 582.55) --> (436.19, 579.22)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2034.5MB
Summary Report:
Instances move: 286 (out of 286 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 3.82 um (Instance: wptr_full/FE_OFC42_waddr_9) (436.69, 582.55) -> (436.192, 579.224)
	Length: 10 sites, height: 1 rows, site name: unit, cell type: NBUFFX4_RVT
Total net bbox length = 3.158e+04 (1.256e+04 1.902e+04) (ext = 4.859e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2034.5MB
*** Finished refinePlace (0:02:22 mem=2034.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 340 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 325
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.429774e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        84( 0.02%)         8( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        33( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M9 ( 9)        16( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       189( 0.00%)         8( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 1.70 seconds, mem = 2086.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1182 
[NR-eGR]  M2    (2V)          4809  1618 
[NR-eGR]  M3    (3H)          7449   804 
[NR-eGR]  M4    (4V)          4323   392 
[NR-eGR]  M5    (5H)          3842   322 
[NR-eGR]  M6    (6V)          9970   184 
[NR-eGR]  M7    (7H)          3156    30 
[NR-eGR]  M8    (8V)           965     9 
[NR-eGR]  M9    (9H)           156     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34670  4541 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31583um
[NR-eGR] Total length: 34670um, number of vias: 4541
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2300um, number of vias: 446
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.38 seconds, mem = 2044.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:33.3, real=0:00:34.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2011.1M)
Extraction called for design 'fifo1_sram' of instances=319 and nets=552 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2011.105M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1612.2M, totSessionCpu=0:02:24 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2018.02)
Total number of fetched objects 538
End delay calculation. (MEM=2046.97 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2046.97 CPU=0:00:00.4 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:34.3/0:00:34.3 (1.0), totSession cpu/real = 0:02:24.7/0:03:28.9 (0.7), mem = 2047.0M
Begin: GigaOpt DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:24.7/0:03:29.0 (0.7), mem = 2063.0M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     2|    -0.05|    13|    69|    -0.04|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  0.27%|          |         |
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.33|     0.00|       2|       0|       3|  0.27%| 0:00:00.0|  2125.8M|
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  0.27%| 0:00:00.0|  2125.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2125.8M) ***

*** Starting refinePlace (0:02:27 mem=2123.8M) ***
Total net bbox length = 3.159e+04 (1.257e+04 1.902e+04) (ext = 4.859e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 77 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 2 insts, mean move: 1.67 um, max move: 1.67 um 
	Max move on inst (fifomem/FE_OFC68_wdata_1): (689.12, 422.06) --> (689.12, 420.38)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2126.9MB
Summary Report:
Instances move: 2 (out of 288 movable)
Instances flipped: 0
Mean displacement: 1.67 um
Max displacement: 1.67 um (Instance: fifomem/FE_OFC68_wdata_1) (689.12, 422.056) -> (689.12, 420.384)
	Length: 10 sites, height: 1 rows, site name: unit, cell type: NBUFFX4_RVT
Total net bbox length = 3.159e+04 (1.257e+04 1.903e+04) (ext = 4.859e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2126.9MB
*** Finished refinePlace (0:02:27 mem=2126.9M) ***
*** maximum move = 1.67 um ***
*** Finished re-routing un-routed nets (2123.9M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2123.9M) ***
*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:27.2/0:03:31.5 (0.7), mem = 2044.8M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=2044.8M)
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.329  |  0.356  |  0.329  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.271%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1662.4M, totSessionCpu=0:02:28 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:27.9/0:03:32.2 (0.7), mem = 2102.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.27
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.27%|        -|   0.000|   0.000|   0:00:00.0| 2102.2M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2102.2M|
|    0.27%|        2|   0.000|   0.000|   0:00:00.0| 2121.3M|
|    0.27%|        5|   0.000|   0.000|   0:00:00.0| 2121.3M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2121.3M|
|    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2121.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.27
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 12 skipped = 0, called in commitmove = 5, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:29 mem=2121.3M) ***
Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2121.3MB
Summary Report:
Instances move: 0 (out of 286 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2121.3MB
*** Finished refinePlace (0:02:29 mem=2121.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2121.3M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2121.3M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:29.4/0:03:33.6 (0.7), mem = 2121.3M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2045.22M, totSessionCpu=0:02:29).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:29.4/0:03:33.7 (0.7), mem = 2045.2M
Info: 15 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  0.27%|          |         |
|     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  0.27%| 0:00:00.0|  2102.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2102.5M) ***

*** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:30.3/0:03:34.5 (0.7), mem = 2045.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:30 mem=2045.4M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:01.0, mem=2045.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:01.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2045.4MB
Summary Report:
Instances move: 0 (out of 286 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2045.4MB
*** Finished refinePlace (0:02:31 mem=2045.4M) ***
Register exp ratio and priority group on 0 nets on 538 nets : 

Active setup views:
 func_max_scenario
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fifo1_sram' of instances=319 and nets=552 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design fifo1_sram.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2022.016M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fifo1_sram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2030.06)
Total number of fetched objects 538
End delay calculation. (MEM=2057.27 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2057.27 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:32 mem=2057.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 340 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 325
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.434455e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        86( 0.02%)         4( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       157( 0.00%)         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.71 sec, Real: 1.71 sec, Curr Mem: 2093.80 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.35 |          0.35 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 0.35 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   401.99   589.26   455.50   642.76 |        0.35   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 1664.0M, totSessionCpu=0:02:33 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.329  |  0.356  |  0.329  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.269%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:05, real = 0:01:09, mem = 1665.5M, totSessionCpu=0:02:34 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:01:24, real = 0:01:29, mem = 1937.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-5140           4  Global net connect rules have not been c...
WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 16 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:01:23.9/0:01:29.6 (0.9), totSession cpu/real = 0:02:34.4/0:03:42.4 (0.7), mem = 1937.3M
<CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
<CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
<CMD> timeDesign -preCTS -prefix place -outDir ../reports/fifo1_sram.innovus -expandedViews
*** timeDesign #1 [begin] : totSession cpu/real = 0:02:35.1/0:03:43.2 (0.7), mem = 1937.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1937.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.329  |  0.356  |  0.329  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   |  0.329  |  0.356  |  0.329  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.429%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
Total CPU time: 1.12 sec
Total Real time: 5.0 sec
Total Memory Usage: 1927.753906 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:01.1/0:00:04.7 (0.2), totSession cpu/real = 0:02:36.2/0:03:47.9 (0.7), mem = 1927.8M
<CMD> redirect -tee ../reports/fifo1_sram.innovus.place.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.place.summary.rpt
Start to collect the design information.
Build netlist information for Cell fifo1_sram.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Generating IO cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Generate multi-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/fifo1_sram.innovus.place.summary.rpt
<CMD> saveDesign fifo1_sram_place.innovus
#% Begin save design ... (date=04/09 21:11:50, mem=1560.6M)
% Begin Save ccopt configuration ... (date=04/09 21:11:51, mem=1560.6M)
% End Save ccopt configuration ... (date=04/09 21:11:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1560.8M, current mem=1560.8M)
% Begin Save netlist data ... (date=04/09 21:11:51, mem=1560.8M)
Writing Binary DB to fifo1_sram_place.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/09 21:11:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1560.8M, current mem=1560.8M)
Saving symbol-table file ...
Saving congestion map file fifo1_sram_place.innovus.dat/fifo1_sram.route.congmap.gz ...
% Begin Save AAE data ... (date=04/09 21:11:52, mem=1561.0M)
Saving AAE Data ...
% End Save AAE data ... (date=04/09 21:11:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1561.0M, current mem=1561.0M)
Saving preference file fifo1_sram_place.innovus.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/09 21:11:52, mem=1561.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/09 21:11:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1561.3M, current mem=1561.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/09 21:11:54, mem=1561.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/09 21:11:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1561.4M, current mem=1561.4M)
% Begin Save routing data ... (date=04/09 21:11:54, mem=1561.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1937.0M) ***
% End Save routing data ... (date=04/09 21:11:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1561.5M, current mem=1561.5M)
Saving property file fifo1_sram_place.innovus.dat/fifo1_sram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1940.0M) ***
Saving rc congestion map fifo1_sram_place.innovus.dat/fifo1_sram.congmap.gz ...
% Begin Save power constraints data ... (date=04/09 21:11:55, mem=1561.5M)
% End Save power constraints data ... (date=04/09 21:11:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1561.5M, current mem=1561.5M)
cmin cmax
Generated self-contained design fifo1_sram_place.innovus.dat
#% End save design ... (date=04/09 21:11:56, total cpu=0:00:01.7, real=0:00:05.0, peak res=1561.5M, current mem=1559.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDesignMode -process 28
##  Process: 28            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> set_ccopt_property update_io_latency false
<CMD> set_ccopt_property routing_top_min_fanout 10000
<CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
Start generating vias ..
#Skip building auto via since it is not turned on.
Via generation completed.
<CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
<CMD> set_ccopt_property -net_type top route_type top_type
<CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
<CMD> set_ccopt_property -net_type trunk route_type trunk_type
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
<CMD> ccopt_design
#% Begin ccopt_design (date=04/09 21:11:56, mem=1521.4M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:02:38.9/0:03:54.6 (0.7), mem = 1939.7M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteEndIteration           10
setNanoRouteMode -droutePostRouteSpreadWire    false
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          13.3
setDesignMode -process                         28
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { func_min_scenario }
setOptMode -activeSetupViews                   { func_max_scenario }
setOptMode -autoSetupViews                     { func_max_scenario}
setOptMode -autoTDGRSetupViews                 { func_max_scenario}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setOptMode -usefulSkew                         false
setOptMode -usefulSkewCCOpt                    none
setOptMode -usefulSkewPostRoute                false
setOptMode -usefulSkewPreCTS                   false

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): func_max_sdc func_min_sdc
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for wclk2x...
  clock_tree wclk2x contains 8 sinks and 0 clock gates.
Extracting original clock gating for wclk2x done.
Extracting original clock gating for wclk...
  clock_tree wclk contains 52 sinks and 0 clock gates.
Extracting original clock gating for wclk done.
Extracting original clock gating for rclk...
  clock_tree rclk contains 52 sinks and 0 clock gates.
Extracting original clock gating for rclk done.
The skew group rclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk2x/func_max_sdc was created. It contains 8 sinks and 1 sources.
The skew group rclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
The skew group wclk2x/func_min_sdc was created. It contains 8 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1951.7M, init mem=1951.7M)
*info: Placed = 294            (Fixed = 8)
*info: Unplaced = 0           
Placement Density:0.27%(1237/460023)
Placement Density (including fixed std cells):0.27%(1237/460023)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1951.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 112 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 112 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1937.73 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 73417 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 8891
[NR-eGR] #PG Blockages       : 73417
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 340 nets ( ignored 0 )
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 325
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.434455e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        86( 0.02%)         4( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       157( 0.00%)         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0  1182 
[NR-eGR]  M2    (2V)          4694  1623 
[NR-eGR]  M3    (3H)          7438   802 
[NR-eGR]  M4    (4V)          4296   390 
[NR-eGR]  M5    (5H)          3818   318 
[NR-eGR]  M6    (6V)         10223   177 
[NR-eGR]  M7    (7H)          3226    26 
[NR-eGR]  M8    (8V)           890     7 
[NR-eGR]  M9    (9H)           120     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total        34706  4525 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 31576um
[NR-eGR] Total length: 34706um, number of vias: 4525
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2300um, number of vias: 446
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.68 sec, Real: 1.68 sec, Curr Mem: 1971.67 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.7 real=0:00:01.7)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.6 real=0:00:00.6)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
WARNING: For techSite unitdouble, row: (104, 2384) - (579984, 5728) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 5728) - (579984, 9072) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 9072) - (579984, 12416) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 12416) - (579984, 15760) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 15760) - (579984, 19104) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 19104) - (579984, 22448) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 22448) - (579984, 25792) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 25792) - (579984, 29136) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 29136) - (579984, 32480) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 32480) - (579984, 35824) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 35824) - (579984, 39168) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 39168) - (579984, 42512) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 42512) - (579984, 45856) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 45856) - (579984, 49200) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 49200) - (579984, 52544) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 52544) - (579984, 55888) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 55888) - (579984, 59232) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 59232) - (579984, 62576) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 62576) - (579984, 65920) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, row: (104, 65920) - (579984, 69264) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unitdouble, have a total of 92 rows defined outside of core-box
WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
Legalization setup done. (took cpu=0:00:00.8 real=0:00:00.8)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    routing_top_min_fanout is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans_sdc is set for at least one object
    update_io_latency: 0 (default: true)
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
**ERROR: (IMPCCOPT-1209):	Non-leaf transition time target of 0.025ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given transition time target, you will need to select a stronger clock gate, increase the transition time target to at least 0.140ns or remove these driver cells from the CTS cell lists: NBUFFX16_RVT NBUFFX2_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT INVX0_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT.
Type 'man IMPCCOPT-1209' for more detail.
**ERROR: (IMPCCOPT-1209):	Non-leaf transition time target of 0.025ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given transition time target, you will need to select a stronger clock gate, increase the transition time target to at least 0.140ns or remove these driver cells from the CTS cell lists: NBUFFX16_RVT NBUFFX2_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT INVX0_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT.
Type 'man IMPCCOPT-1209' for more detail.
**ERROR: (IMPCCOPT-1209):	Non-leaf transition time target of 0.025ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given transition time target, you will need to select a stronger clock gate, increase the transition time target to at least 0.140ns or remove these driver cells from the CTS cell lists: NBUFFX16_RVT NBUFFX2_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT INVX0_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT.
Type 'man IMPCCOPT-1209' for more detail.
Clock tree balancer configuration for clock_trees rclk wclk wclk2x:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): top_type (default: default)
    route_type (trunk): trunk_type (default: default)
    routing_top_min_fanout: 10000 (default: unset)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {NBUFFX32_RVT NBUFFX16_RVT NBUFFX8_RVT NBUFFX4_RVT NBUFFX2_RVT}
  Inverters:   {INVX32_RVT INVX16_RVT INVX8_RVT INVX4_RVT INVX2_RVT INVX1_RVT INVX0_RVT}
  Clock gates: CGLPPSX16_RVT CGLPPSX16_HVT CGLPPSX8_RVT CGLPPSX8_HVT CGLPPSX4_RVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 276620.241um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.025ns (Too low; min: 0.143ns)
  Slew time target (trunk):   0.025ns (Too low; min: 0.143ns)
  Slew time target (top):     0.025ns (Too low; min: 0.143ns)
  Buffer unit delay: 0.051ns
  Buffer max distance: 72.728um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX16_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=74.782um, saturatedSlew=0.025ns, speed=1495.640um per ns, cellArea=81.563um^2 per 1000um}
    Inverter  : {lib_cell:INVX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=180.000um, saturatedSlew=0.024ns, speed=7361.963um per ns, cellArea=50.829um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.025ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX16_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=83.636um, saturatedSlew=0.025ns, speed=1662.744um per ns, cellArea=72.929um^2 per 1000um}
    Inverter  : {lib_cell:INVX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=193.334um, saturatedSlew=0.024ns, speed=7795.726um per ns, cellArea=47.323um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.025ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}

**ERROR: (IMPCCOPT-1013):	The target_max_trans time is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.

Logic Sizing Table:

-------------------------------------------------------------------
Cell        Instance count    Source         Eligible library cells
-------------------------------------------------------------------
I1025_NS          3           library set    {I1025_NS}
-------------------------------------------------------------------


Clock tree timing engine global stage delay update for max_corner:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group rclk/func_max_sdc:
  Sources:                     pin rclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.000ns
  Insertion delay target:      0.230ns
Clock tree balancer configuration for skew_group rclk/func_min_sdc:
  Sources:                     pin rclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.000ns
Clock tree balancer configuration for skew_group wclk/func_max_sdc:
  Sources:                     pin wclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.000ns
  Insertion delay target:      0.230ns
Clock tree balancer configuration for skew_group wclk/func_min_sdc:
  Sources:                     pin wclk
  Total number of sinks:       52
  Delay constrained sinks:     52
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.000ns
Clock tree balancer configuration for skew_group wclk2x/func_max_sdc:
  Sources:                     pin wclk2x
  Total number of sinks:       8
  Delay constrained sinks:     8
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.000ns
  Insertion delay target:      0.230ns
Clock tree balancer configuration for skew_group wclk2x/func_min_sdc:
  Sources:                     pin wclk2x
  Total number of sinks:       8
  Delay constrained sinks:     8
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_corner:setup.late:
  Skew target:                 0.000ns
Primary reporting skew groups are:
skew_group rclk/func_max_sdc with 52 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=3, total=3
  sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
  misc counts      : r=3, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36000.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2619.260um, total=2619.260um
Clock DAG library cell distribution initial state {count}:
 Logics: I1025_NS: 3 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:05.2 real=0:00:05.2)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

------------------------------------------------------
Clock tree    Problem
------------------------------------------------------
rclk          The maximum transition target is too low
------------------------------------------------------
wclk          The maximum transition target is too low
------------------------------------------------------
wclk2x        The maximum transition target is too low
------------------------------------------------------


CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.8 real=0:00:07.7)
Runtime done. (took cpu=0:00:08.4 real=0:00:08.4)
Runtime Summary
===============
Clock Runtime:  (75%) Core CTS           6.00 (Init 6.00, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
Clock Runtime:  (24%) Other CTS          1.95 (Init 1.95, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
Clock Runtime: (100%) Total              7.95

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0
3

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-2171        3  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169        3  Cannot extract parasitics for %s net '%s...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
ERROR     IMPCCOPT-1209        3  Non-leaf transition time target of %s%s ...
WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
ERROR     IMPCCOPT-1013        1  The target_max_trans time is too low for...
*** Message Summary: 7 warning(s), 5 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:02:47.5/0:04:03.2 (0.7), mem = 1987.6M
#% End ccopt_design (date=04/09 21:12:05, total cpu=0:00:08.7, real=0:00:09.0, peak res=1580.6M, current mem=1580.6M)

<CMD> fs
-format html requires a -file argument to report_metric

*** Memory Usage v#1 (Current mem = 2374.211M, initial mem = 390.141M) ***
*** Message Summary: 184 warning(s), 5 error(s)

--- Ending "Innovus" (totcpu=0:04:54, real=0:14:00, mem=2374.2M) ---
