<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Dec  5 00:14:44 2022" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="versal" BOARD="xilinx.com:vck5000:part0:1.0" DEVICE="xcvc1902" NAME="top" PACKAGE="vsvd1760" SPEEDGRADE="-2MP"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="gt_pcie_refclk_clk_n" SIGIS="undef" SIGNAME="blp_cips_gt_refclk0_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_cips" PORT="gt_refclk0_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="gt_pcie_refclk_clk_p" SIGIS="undef" SIGNAME="blp_cips_gt_refclk0_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_cips" PORT="gt_refclk0_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="gt_pciea0_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_PCIE0_GT_grx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_cips" PORT="PCIE0_GT_grx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="gt_pciea0_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_PCIE0_GT_grx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_cips" PORT="PCIE0_GT_grx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="gt_pciea0_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_PCIE0_GT_gtx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_cips" PORT="PCIE0_GT_gtx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="gt_pciea0_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_PCIE0_GT_gtx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_cips" PORT="PCIE0_GT_gtx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="qsfp0_161mhz_clk_p" SIGIS="undef" SIGNAME="ulp_qsfp0_161mhz_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp0_161mhz_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="qsfp0_161mhz_clk_n" SIGIS="undef" SIGNAME="ulp_qsfp0_161mhz_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp0_161mhz_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="qsfp0_4x_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp0_4x_gtx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp0_4x_gtx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="qsfp0_4x_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp0_4x_gtx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp0_4x_gtx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="qsfp0_4x_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp0_4x_grx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp0_4x_grx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="qsfp0_4x_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp0_4x_grx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp0_4x_grx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="qsfp1_161mhz_clk_p" SIGIS="undef" SIGNAME="ulp_qsfp1_161mhz_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp1_161mhz_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="qsfp1_161mhz_clk_n" SIGIS="undef" SIGNAME="ulp_qsfp1_161mhz_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp1_161mhz_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="qsfp1_4x_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp1_4x_gtx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp1_4x_gtx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="qsfp1_4x_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp1_4x_gtx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp1_4x_gtx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="qsfp1_4x_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp1_4x_grx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp1_4x_grx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="qsfp1_4x_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp1_4x_grx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ulp" PORT="qsfp1_4x_grx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sys_clk0_0_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="sys_clk0_0_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="sys_clk0_1_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="sys_clk0_1_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="sys_clk0_2_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="sys_clk0_2_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="sys_clk0_3_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="sys_clk0_3_clk_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="71" NAME="ch0_ddr4_0_dq" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_0_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_0_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ch0_ddr4_0_adr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch0_ddr4_0_ba" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_0_bg" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_0_act_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_0_reset_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ch0_ddr4_0_ck_t" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ch0_ddr4_0_ck_c" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_0_cke" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_0_cs_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_0_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_dm_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_dm_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_0_odt" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_0_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_0_par" SIGIS="undef"/>
    <PORT DIR="O" NAME="ch0_ddr4_0_c_id" SIGIS="undef"/>
    <PORT DIR="I" NAME="ch0_ddr4_0_alert_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="71" NAME="ch0_ddr4_1_dq" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_1_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_1_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ch0_ddr4_1_adr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch0_ddr4_1_ba" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_1_bg" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_1_act_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_1_reset_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ch0_ddr4_1_ck_t" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ch0_ddr4_1_ck_c" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_1_cke" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_1_cs_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_1_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_dm_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_dm_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_1_odt" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_1_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_1_par" SIGIS="undef"/>
    <PORT DIR="O" NAME="ch0_ddr4_1_c_id" SIGIS="undef"/>
    <PORT DIR="I" NAME="ch0_ddr4_1_alert_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="71" NAME="ch0_ddr4_2_dq" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_2_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_2_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ch0_ddr4_2_adr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch0_ddr4_2_ba" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_2_bg" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_2_act_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_2_reset_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ch0_ddr4_2_ck_t" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ch0_ddr4_2_ck_c" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_2_cke" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_2_cs_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_2_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_dm_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_dm_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_2_odt" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_2_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_2_par" SIGIS="undef"/>
    <PORT DIR="O" NAME="ch0_ddr4_2_c_id" SIGIS="undef"/>
    <PORT DIR="I" NAME="ch0_ddr4_2_alert_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="71" NAME="ch0_ddr4_3_dq" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_3_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_3_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="ch0_ddr4_3_adr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch0_ddr4_3_ba" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_3_bg" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_3_act_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_3_reset_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ch0_ddr4_3_ck_t" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ch0_ddr4_3_ck_c" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_3_cke" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_3_cs_n" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="8" NAME="ch0_ddr4_3_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_dm_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_dm_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_3_odt" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="CH0_DDR4_3_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_ddr4_3_par" SIGIS="undef"/>
    <PORT DIR="O" NAME="ch0_ddr4_3_c_id" SIGIS="undef"/>
    <PORT DIR="I" NAME="ch0_ddr4_3_alert_n" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="blp_axi_noc_mc_CH0_DDR4_0" DATAWIDTH="8" NAME="ch0_ddr4_0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ch0_ddr4_0_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ch0_ddr4_0_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ch0_ddr4_0_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ch0_ddr4_0_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ch0_ddr4_0_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ch0_ddr4_0_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ch0_ddr4_0_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ch0_ddr4_0_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ch0_ddr4_0_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ch0_ddr4_0_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ch0_ddr4_0_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ch0_ddr4_0_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="ch0_ddr4_0_dm_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ch0_ddr4_0_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ch0_ddr4_0_par"/>
        <PORTMAP LOGICAL="C_ID" PHYSICAL="ch0_ddr4_0_c_id"/>
        <PORTMAP LOGICAL="ALERT_N" PHYSICAL="ch0_ddr4_0_alert_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="blp_axi_noc_mc_CH0_DDR4_1" DATAWIDTH="8" NAME="ch0_ddr4_1" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ch0_ddr4_1_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ch0_ddr4_1_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ch0_ddr4_1_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ch0_ddr4_1_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ch0_ddr4_1_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ch0_ddr4_1_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ch0_ddr4_1_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ch0_ddr4_1_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ch0_ddr4_1_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ch0_ddr4_1_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ch0_ddr4_1_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ch0_ddr4_1_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="ch0_ddr4_1_dm_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ch0_ddr4_1_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ch0_ddr4_1_par"/>
        <PORTMAP LOGICAL="C_ID" PHYSICAL="ch0_ddr4_1_c_id"/>
        <PORTMAP LOGICAL="ALERT_N" PHYSICAL="ch0_ddr4_1_alert_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="blp_axi_noc_mc_CH0_DDR4_2" DATAWIDTH="8" NAME="ch0_ddr4_2" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ch0_ddr4_2_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ch0_ddr4_2_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ch0_ddr4_2_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ch0_ddr4_2_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ch0_ddr4_2_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ch0_ddr4_2_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ch0_ddr4_2_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ch0_ddr4_2_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ch0_ddr4_2_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ch0_ddr4_2_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ch0_ddr4_2_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ch0_ddr4_2_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="ch0_ddr4_2_dm_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ch0_ddr4_2_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ch0_ddr4_2_par"/>
        <PORTMAP LOGICAL="C_ID" PHYSICAL="ch0_ddr4_2_c_id"/>
        <PORTMAP LOGICAL="ALERT_N" PHYSICAL="ch0_ddr4_2_alert_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="blp_axi_noc_mc_CH0_DDR4_3" DATAWIDTH="8" NAME="ch0_ddr4_3" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ch0_ddr4_3_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="ch0_ddr4_3_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="ch0_ddr4_3_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="ch0_ddr4_3_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ch0_ddr4_3_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="ch0_ddr4_3_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="ch0_ddr4_3_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ch0_ddr4_3_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="ch0_ddr4_3_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="ch0_ddr4_3_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ch0_ddr4_3_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ch0_ddr4_3_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="ch0_ddr4_3_dm_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ch0_ddr4_3_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="ch0_ddr4_3_par"/>
        <PORTMAP LOGICAL="C_ID" PHYSICAL="ch0_ddr4_3_c_id"/>
        <PORTMAP LOGICAL="ALERT_N" PHYSICAL="ch0_ddr4_3_alert_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_gt_pcie_refclk" NAME="gt_pcie_refclk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="gt_pcie_refclk_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="gt_pcie_refclk_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="blp_cips_PCIE0_GT" NAME="gt_pciea0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="gt_pciea0_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="gt_pciea0_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="gt_pciea0_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="gt_pciea0_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_qsfp0_161mhz" NAME="qsfp0_161mhz" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="161132812"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="qsfp0_161mhz_clk_p"/>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="qsfp0_161mhz_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ulp_qsfp0_4x" NAME="qsfp0_4x" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="gtx_n" PHYSICAL="qsfp0_4x_gtx_n"/>
        <PORTMAP LOGICAL="gtx_p" PHYSICAL="qsfp0_4x_gtx_p"/>
        <PORTMAP LOGICAL="grx_n" PHYSICAL="qsfp0_4x_grx_n"/>
        <PORTMAP LOGICAL="grx_p" PHYSICAL="qsfp0_4x_grx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_qsfp1_161mhz" NAME="qsfp1_161mhz" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="161132812"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="qsfp1_161mhz_clk_p"/>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="qsfp1_161mhz_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ulp_qsfp1_4x" NAME="qsfp1_4x" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="gtx_n" PHYSICAL="qsfp1_4x_gtx_n"/>
        <PORTMAP LOGICAL="gtx_p" PHYSICAL="qsfp1_4x_gtx_p"/>
        <PORTMAP LOGICAL="grx_n" PHYSICAL="qsfp1_4x_grx_n"/>
        <PORTMAP LOGICAL="grx_p" PHYSICAL="qsfp1_4x_grx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_0" NAME="sys_clk0_0" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="sys_clk0_0_clk_p"/>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="sys_clk0_0_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_1" NAME="sys_clk0_1" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="sys_clk0_1_clk_p"/>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="sys_clk0_1_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_2" NAME="sys_clk0_2" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="sys_clk0_2_clk_p"/>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="sys_clk0_2_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_3" NAME="sys_clk0_3" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="sys_clk0_3_clk_p"/>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="sys_clk0_3_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE BD="top_axi_noc_ic_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/blp/axi_noc_ic" HWVERSION="1.0" INSTANCE="blp_axi_noc_ic" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_noc" SIM_BD="top_axi_noc_ic_0" VLNV="xilinx.com:ip:axi_noc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_noc_ic_0"/>
        <PARAMETER NAME="NUM_SI" VALUE="8"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="0"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="NUM_MI" VALUE="5"/>
        <PARAMETER NAME="NUM_NSI" VALUE="0"/>
        <PARAMETER NAME="NUM_NMI" VALUE="7"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="9"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="BLI_DESTID_PINS"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SECURE_SLR_PMC_TRAFFIC" VALUE="false"/>
        <PARAMETER NAME="HBM_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="NOC_RD_RATE"/>
        <PARAMETER NAME="NOC_WR_RATE"/>
        <PARAMETER NAME="NUM_MC" VALUE="0"/>
        <PARAMETER NAME="NUM_MCP" VALUE="0"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="128"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="false"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_EXT_REFCLK_IO_STANDARD" VALUE="NONE"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="HBM_DFI_CLK_DIV2_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_HPLL_TEST_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_DEBUG_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_GBL_REF_RST_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_VNC_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_OVERWRITE_PORTCONTROL_REG" VALUE="false"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc.png"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1250"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="Components"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="DDR4-3200AC(24-24-24)"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="8GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCKE" VALUE="8"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="34"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="10"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="192"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRCD" VALUE="15000"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TREFI" VALUE="7800000"/>
        <PARAMETER NAME="MC_TRFC" VALUE="350000"/>
        <PARAMETER NAME="MC_TRP" VALUE="15000"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.33"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="12"/>
        <PARAMETER NAME="MC_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="1"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_TXPR" VALUE="576"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="10"/>
        <PARAMETER NAME="MC_TXP" VALUE="10"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="0"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Single"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_ECC" VALUE="false"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Enable"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="16"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TRC" VALUE="47000"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x_SPEED-NORMAL_TEMPERATURE"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_BANK_COLUMN_BGO"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-2BA-2BG-10CA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="BG1"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="BG0"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_LOW0"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="NONE"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="47000"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="350000"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x003E80"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="20000000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="false"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="20"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="8192"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x00079C3E"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="S80"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="MC_DDR4_MIGRATION" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OVERWRITE_IO_PROP" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="blp_cips_cpm_pcie_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="cpm_pcie_noc_axi0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S01_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="CPM_PCIE_NOC_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S02_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S02_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S02_AXI_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S03_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S03_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S03_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S03_AXI_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S04_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S04_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S04_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S04_AXI_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S05_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S05_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S05_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S05_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S05_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S05_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S05_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S05_AXI_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="FPD_CCI_NOC_3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S06_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S06_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S06_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S06_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S06_AXI_buser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S06_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S06_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S06_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S06_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S06_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="PMC_NOC_AXI_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S07_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S07_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S07_AXI_wuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S07_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S07_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S07_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S07_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="S07_AXI_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S07_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="LPD_AXI_NOC_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M02_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="17" NAME="M03_AXI_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="17" NAME="M03_AXI_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="17" NAME="M04_AXI_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="17" NAME="M04_AXI_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S02_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S03_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_INI_DBG_00_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M05_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_INI_AIE_00_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M06_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M06_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_INI_PLRAM_00_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="blp_cips_cpm_pcie_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="cpm_pcie_noc_axi1_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="I" NAME="aclk2" SIGIS="clk" SIGNAME="blp_cips_fpd_cci_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="fpd_cci_noc_axi0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="I" NAME="aclk3" SIGIS="clk" SIGNAME="blp_cips_fpd_cci_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="fpd_cci_noc_axi1_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="I" NAME="aclk4" SIGIS="clk" SIGNAME="blp_cips_fpd_cci_noc_axi2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="fpd_cci_noc_axi2_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="I" NAME="aclk5" SIGIS="clk" SIGNAME="blp_cips_fpd_cci_noc_axi3_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="fpd_cci_noc_axi3_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="I" NAME="aclk6" SIGIS="clk" SIGNAME="blp_cips_pmc_axi_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pmc_axi_noc_axi0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="591666626" DIR="I" NAME="aclk7" SIGIS="clk" SIGNAME="blp_cips_lpd_axi_noc_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="lpd_axi_noc_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk8" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_cips_CPM_PCIE_NOC_0" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_cpm_pcie_noc_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}}  M01_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}}  M02_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}}  M03_AXI { read_bw {800} write_bw {800} read_avg_burst {64} write_avg_burst {64}}  M04_AXI { read_bw {800} write_bw {800} read_avg_burst {64} write_avg_burst {64}}  M00_INI { read_bw {800} write_bw {800}}  M04_INI { read_bw {800} write_bw {800}}  M06_INI { read_bw {800} write_bw {800}}"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M00_AXI:0x280:M01_AXI:0xc0:M02_AXI:0x100:M03_AXI:0x0:M04_AXI:0x2c0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_pcie"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_CPM_PCIE_NOC_1" DATAWIDTH="128" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_cpm_pcie_noc_axi1_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}}  M01_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}}  M02_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}}  M03_AXI { read_bw {800} write_bw {800} read_avg_burst {64} write_avg_burst {64}}  M04_AXI { read_bw {800} write_bw {800} read_avg_burst {64} write_avg_burst {64}}  M00_INI { read_bw {800} write_bw {800}}  M04_INI { read_bw {800} write_bw {800}}  M06_INI { read_bw {800} write_bw {800}}"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M00_AXI:0x280:M01_AXI:0xc0:M02_AXI:0x100:M03_AXI:0x0:M04_AXI:0x2c0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_pcie"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S01_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S01_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S01_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S01_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_FPD_CCI_NOC_0" DATAWIDTH="128" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_fpd_cci_noc_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M01_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}} M00_INI { read_bw {800} write_bw {800}} M05_INI { read_bw {800} write_bw {800}} M06_INI { read_bw {800} write_bw {800}}"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M01_AXI:0xc0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S02_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S02_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S02_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S02_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_FPD_CCI_NOC_1" DATAWIDTH="128" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_fpd_cci_noc_axi1_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M01_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}} M01_INI { read_bw {800} write_bw {800}} M05_INI { read_bw {800} write_bw {800}} M06_INI { read_bw {800} write_bw {800}}"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M01_AXI:0xc0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S03_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S03_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S03_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S03_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_FPD_CCI_NOC_2" DATAWIDTH="128" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_fpd_cci_noc_axi2_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M01_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}} M02_INI { read_bw {800} write_bw {800}} M05_INI { read_bw {800} write_bw {800}} M06_INI { read_bw {800} write_bw {800}}"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M01_AXI:0xc0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S04_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S04_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S04_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S04_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S04_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S04_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S04_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S04_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_FPD_CCI_NOC_3" DATAWIDTH="128" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_fpd_cci_noc_axi3_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M01_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}} M03_INI { read_bw {800} write_bw {800}} M05_INI { read_bw {800} write_bw {800}} M06_INI { read_bw {800} write_bw {800}}"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M01_AXI:0xc0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S05_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S05_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S05_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S05_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S05_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S05_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S05_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S05_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_PMC_NOC_AXI_0" DATAWIDTH="128" NAME="S06_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="400000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pmc_axi_noc_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_AXI { read_bw {5} write_bw {5} read_avg_burst {64} write_avg_burst {64}}  M00_INI { read_bw {800} write_bw {800}}  M04_INI { read_bw {800} write_bw {800}}  M05_INI { read_bw {800} write_bw {800}}  M06_INI { read_bw {800} write_bw {800}}"/>
          <PARAMETER NAME="DEST_IDS" VALUE="M00_AXI:0x280"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_pmc"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S06_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S06_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S06_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S06_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S06_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S06_AXI_bid"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S06_AXI_buser"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S06_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S06_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S06_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_LPD_AXI_NOC_0" DATAWIDTH="128" NAME="S07_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="591666626"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_lpd_axi_noc_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="M00_INI { read_bw {800} write_bw {800}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_rpu"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S07_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S07_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S07_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S07_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S07_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S07_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S07_AXI_rid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S07_AXI_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S07_AXI_wuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M00_AXI" DATAWIDTH="128" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x201_0000_0000 1G}"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x202_0000_0000 0x400_0000}"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M01_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M01_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x201_0000_0000 0x400_0000}"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M02_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M02_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M02_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M02_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M02_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M02_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M03_AXI" DATAWIDTH="128" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x201_0800_0000 0x800_0000}"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M03_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M03_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M03_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M03_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M03_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M03_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M04_AXI" DATAWIDTH="128" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x202_0600_0000 0x100_0000}"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M04_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M04_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M04_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M04_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M04_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M04_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M00_INI" NAME="M00_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M00_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M01_INI" NAME="M01_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M01_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M02_INI" NAME="M02_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M02_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M03_INI" NAME="M03_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M03_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M04_INI" NAME="M04_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x202_0580_0000 2M}"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M04_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M05_INI" NAME="M05_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M05_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M06_INI" NAME="M06_INI" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES" VALUE="{0x202_0400_0000 16M}"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="M06_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="top_axi_noc_mc_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/blp/axi_noc_mc" HWVERSION="1.0" INSTANCE="blp_axi_noc_mc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_noc" SIM_BD="top_axi_noc_mc_0" VLNV="xilinx.com:ip:axi_noc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_noc_mc_0"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="0"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="NUM_MI" VALUE="0"/>
        <PARAMETER NAME="NUM_NSI" VALUE="7"/>
        <PARAMETER NAME="NUM_NMI" VALUE="0"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="BLI_DESTID_PINS"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SECURE_SLR_PMC_TRAFFIC" VALUE="false"/>
        <PARAMETER NAME="HBM_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="NOC_RD_RATE"/>
        <PARAMETER NAME="NOC_WR_RATE"/>
        <PARAMETER NAME="NUM_MC" VALUE="4"/>
        <PARAMETER NAME="NUM_MCP" VALUE="4"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="4096"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="true"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="ddr4_sdram_c0"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="ddr4_sdram_c1"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="ddr4_sdram_c2"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="ddr4_sdram_c3"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="ddr4_c0_sysclk"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="ddr4_c1_sysclk"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="ddr4_c2_sysclk"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="ddr4_c3_sysclk"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_EXT_REFCLK_IO_STANDARD" VALUE="NONE"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="HBM_DFI_CLK_DIV2_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_HPLL_TEST_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_DEBUG_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_GBL_REF_RST_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_VNC_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_OVERWRITE_PORTCONTROL_REG" VALUE="false"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc_mc.png"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1250"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="200.000"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="5000"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="Components"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="DDR4-3200AA(22-22-22)"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x16"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x16"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="4GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCKE" VALUE="8"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW" VALUE="30000"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="48"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="10"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="192"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRCD" VALUE="13750"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TREFI" VALUE="7800000"/>
        <PARAMETER NAME="MC_TRFC" VALUE="350000"/>
        <PARAMETER NAME="MC_TRP" VALUE="13750"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.33"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="9"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="11"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="12"/>
        <PARAMETER NAME="MC_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="1"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_TXPR" VALUE="576"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="10"/>
        <PARAMETER NAME="MC_TXP" VALUE="10"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="0"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Single"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="72"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_ECC" VALUE="true"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Enable"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="22"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="16"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TRC" VALUE="45750"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x_SPEED-NORMAL_TEMPERATURE"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_BANK_COLUMN_BGO"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-2BA-1BG-10CA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="BG0"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_LOW0"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="DDR_LOW2"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="72"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="9"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="9"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="30000"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="45750"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="9"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="11"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="350000"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="true"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x003E80"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="20000000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="true"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config11"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="20"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="30000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="30000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="9"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="9"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="11"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="11"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="13750"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="4096"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x000408B7"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="S80"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="MC_DDR4_MIGRATION" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OVERWRITE_IO_PROP" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S04_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_M_M00_INI_0_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S05_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_M_M01_INI_0_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S06_INI_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S06_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_M_M02_INI_0_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_p" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_n" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="IO" LEFT="71" NAME="CH0_DDR4_0_dq" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_0_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_0_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CH0_DDR4_0_adr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_0_ba" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_bg" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_act_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_reset_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_cke" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_0_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_dm_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_dm_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_odt" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_0_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_0_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk1_clk_p" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="I" LEFT="0" NAME="sys_clk1_clk_n" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="IO" LEFT="71" NAME="CH0_DDR4_1_dq" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_1_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_1_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CH0_DDR4_1_adr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_1_ba" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_1_bg" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_1_act_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_1_reset_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_1_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_1_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_1_cke" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_1_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_1_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_dm_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_dm_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_1_odt" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_1_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_1_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk2_clk_p" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="I" LEFT="0" NAME="sys_clk2_clk_n" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="IO" LEFT="71" NAME="CH0_DDR4_2_dq" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_2_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_2_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CH0_DDR4_2_adr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_2_ba" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_2_bg" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_2_act_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_2_reset_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_2_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_2_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_2_cke" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_2_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_2_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_dm_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_dm_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_2_odt" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_2_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_2_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk3_clk_p" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="I" LEFT="0" NAME="sys_clk3_clk_n" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="IO" LEFT="71" NAME="CH0_DDR4_3_dq" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_3_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_3_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CH0_DDR4_3_adr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_3_ba" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_3_bg" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_3_act_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_3_reset_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_3_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_3_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_3_cke" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_3_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="8" NAME="CH0_DDR4_3_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_dm_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_dm_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_3_odt" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_CH0_DDR4_3_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="ch0_ddr4_3_odt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_shell_utils_remap_0_M_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 { read_bw {800} write_bw {800} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_shell_utils_remap_1_M_AXI" DATAWIDTH="128" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 { read_bw {800} write_bw {800} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M00_INI" NAME="S00_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 { read_bw {15000} write_bw {15000} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S00_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M01_INI" NAME="S01_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_1 { read_bw {15000} write_bw {15000} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S01_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M02_INI" NAME="S02_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_2 { read_bw {15000} write_bw {15000} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S02_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M03_INI" NAME="S03_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="auto"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_3 { read_bw {15000} write_bw {15000} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S03_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ulp_BLP_M_M00_INI_0" NAME="S04_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_1 { read_bw {17280} write_bw {17280} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S04_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ulp_BLP_M_M01_INI_0" NAME="S05_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_2 { read_bw {17280} write_bw {17280} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S05_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ulp_BLP_M_M02_INI_0" NAME="S06_INI" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_3 { read_bw {17280} write_bw {17280} read_avg_burst {64} write_avg_burst {64}}"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="S06_INI_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_0" NAME="sys_clk0" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk0_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk0_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_mc_CH0_DDR4_0" DATAWIDTH="8" NAME="CH0_DDR4_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="CH0_DDR4_0_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="CH0_DDR4_0_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="CH0_DDR4_0_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="CH0_DDR4_0_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="CH0_DDR4_0_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="CH0_DDR4_0_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="CH0_DDR4_0_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_DDR4_0_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="CH0_DDR4_0_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="CH0_DDR4_0_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="CH0_DDR4_0_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="CH0_DDR4_0_cs_n"/>
            <PORTMAP LOGICAL="DM_N" PHYSICAL="CH0_DDR4_0_dm_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="CH0_DDR4_0_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_1" NAME="sys_clk1" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk1_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk1_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_mc_CH0_DDR4_1" DATAWIDTH="8" NAME="CH0_DDR4_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="CH0_DDR4_1_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="CH0_DDR4_1_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="CH0_DDR4_1_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="CH0_DDR4_1_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="CH0_DDR4_1_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="CH0_DDR4_1_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="CH0_DDR4_1_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_DDR4_1_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="CH0_DDR4_1_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="CH0_DDR4_1_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="CH0_DDR4_1_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="CH0_DDR4_1_cs_n"/>
            <PORTMAP LOGICAL="DM_N" PHYSICAL="CH0_DDR4_1_dm_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="CH0_DDR4_1_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_2" NAME="sys_clk2" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk2_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk2_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_mc_CH0_DDR4_2" DATAWIDTH="8" NAME="CH0_DDR4_2" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="CH0_DDR4_2_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="CH0_DDR4_2_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="CH0_DDR4_2_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="CH0_DDR4_2_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="CH0_DDR4_2_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="CH0_DDR4_2_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="CH0_DDR4_2_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_DDR4_2_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="CH0_DDR4_2_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="CH0_DDR4_2_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="CH0_DDR4_2_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="CH0_DDR4_2_cs_n"/>
            <PORTMAP LOGICAL="DM_N" PHYSICAL="CH0_DDR4_2_dm_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="CH0_DDR4_2_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_3" NAME="sys_clk3" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk3_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk3_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_mc_CH0_DDR4_3" DATAWIDTH="8" NAME="CH0_DDR4_3" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CATEGORY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="CH0_DDR4_3_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="CH0_DDR4_3_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="CH0_DDR4_3_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="CH0_DDR4_3_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="CH0_DDR4_3_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="CH0_DDR4_3_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="CH0_DDR4_3_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_DDR4_3_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="CH0_DDR4_3_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="CH0_DDR4_3_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="CH0_DDR4_3_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="CH0_DDR4_3_cs_n"/>
            <PORTMAP LOGICAL="DM_N" PHYSICAL="CH0_DDR4_3_dm_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="CH0_DDR4_3_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blp/blp_logic/axi_blp_dbg_hub" HWVERSION="2.0" INSTANCE="blp_blp_logic_axi_blp_dbg_hub" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_dbg_hub" VLNV="xilinx.com:ip:axi_dbg_hub:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/member/versal_core_docs/pg361-axi-debug-hub-versal-acap_WtMkX.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_NUM_DEBUG_CORES" VALUE="0"/>
        <PARAMETER NAME="C_EN_FALLBACK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_NUM_WR_OUTSTANDING_TXN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_RD_OUTSTANDING_TXN" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ADDR_OFFSET" VALUE="0x20105000000"/>
        <PARAMETER NAME="C_ADDR_RANGE" VALUE="0x00200000"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_blp_dbg_hub_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20105000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x201051FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M00_AXI" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/blp/blp_logic/axi_firewall_user" HWVERSION="1.2" INSTANCE="blp_blp_logic_axi_firewall_user" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_firewall" VLNV="xilinx.com:ip:axi_firewall:1.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_firewall;v=v1_2;d=pg293-axi-firewall.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_READ_THREADS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_WRITE_THREADS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_READ_OUTSTANDING" VALUE="32"/>
        <PARAMETER NAME="C_NUM_WRITE_OUTSTANDING" VALUE="32"/>
        <PARAMETER NAME="C_ENABLE_PIPELINING" VALUE="1"/>
        <PARAMETER NAME="C_MASK_ERR_RESP" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_CTL_CLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_PROTOCOL_CHECKS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_TIMEOUT_CHECKS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_PRESCALER" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_INITIAL_DELAY" VALUE="1"/>
        <PARAMETER NAME="C_FIREWALL_MODE" VALUE="0"/>
        <PARAMETER NAME="FIREWALL_MODE" VALUE="MI_SIDE"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
        <PARAMETER NAME="ENABLE_PIPELINING" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="MASK_ERR_RESP" VALUE="1"/>
        <PARAMETER NAME="ENABLE_CTL_CLOCK" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_TIMEOUT_CHECKS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PRESCALER" VALUE="1"/>
        <PARAMETER NAME="ENABLE_INITIAL_DELAY" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_firewall_user_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80001000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x80001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_ctl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctl_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctl_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctl_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctl_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctl_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctl_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctl_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_ctl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctl_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctl_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctl_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctl_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mi_w_error" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_mi_w_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gate_user_or" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mi_r_error" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_mi_r_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gate_user_or" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_firewall_user_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M00_AXI" DATAWIDTH="32" NAME="S_AXI_CTL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctl_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctl_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="top_axi_ic_apu_0" BDTYPE="SBD" COREREVISION="19" DRIVERMODE="CORE" FULLNAME="/blp/blp_logic/axi_ic_apu" HWVERSION="1.0" INSTANCE="blp_blp_logic_axi_ic_apu" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="top_axi_ic_apu_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="top_axi_ic_apu_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_ic_apu_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_FPD_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s01_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s01_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s01_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s01_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s01_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_cips_M_AXI_FPD" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="top_axi_ic_plmgmt_0" BDTYPE="SBD" COREREVISION="19" DRIVERMODE="CORE" FULLNAME="/blp/blp_logic/axi_ic_plmgmt" HWVERSION="1.0" INSTANCE="blp_blp_logic_axi_ic_plmgmt" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="top_axi_ic_plmgmt_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="top_axi_ic_plmgmt_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_ic_plmgmt_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_uuid_rom" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_uuid_rom" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_uuid_rom" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_uuid_rom" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_uuid_rom" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_uuid_rom" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_uuid_rom" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M02_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="top_axi_ic_pluser_0" BDTYPE="SBD" COREREVISION="19" DRIVERMODE="CORE" FULLNAME="/blp/blp_logic/axi_ic_pluser" HWVERSION="1.0" INSTANCE="blp_blp_logic_axi_ic_pluser" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="top_axi_ic_pluser_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="top_axi_ic_pluser_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_ic_pluser_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_axi_ctrl_pf1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M01_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="top_axi_ic_rpu_0" BDTYPE="SBD" COREREVISION="19" DRIVERMODE="CORE" FULLNAME="/blp/blp_logic/axi_ic_rpu" HWVERSION="1.0" INSTANCE="blp_blp_logic_axi_ic_rpu" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="top_axi_ic_rpu_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="top_axi_ic_rpu_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_ic_rpu_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="M_AXI_LPD_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_s_axi_ctl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="s_axi_ctl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="blp_cips_pl2_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl2_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s01_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="s_axi_ctrl_mgmt_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_cips_M_AXI_LPD" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/blp/blp_logic/axi_intc_uart_apu" HWVERSION="4.1" INSTANCE="blp_blp_logic_axi_intc_uart_apu" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register.&#xA;For each bit up to number of periperhal interrupts:&#xA;  R - Reads active interrupt signal.&#xA;  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.&#xA;For remaining bits defined by number of software interrupts:&#xA;  R - Reads software interrupt value.&#xA;  W - Writes software interrupt value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register.&#xA;For each bit:&#xA;  R - Reads logical AND of bits in ISR and IER.&#xA;  W - No effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register.&#xA;For each bit:&#xA;  R - Reads interrupt enable value.&#xA;  W - Writes interrupt enable value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IAR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register.&#xA;For each bit:&#xA;  W - Acknowledge interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 enables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToSet"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 disables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IVN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Number.&#xA;  R - Reads ordinal of highest priority, enabled, active interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Master Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ME">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master IRQ Enable.&#xA;  0 - All interrupts disabled.&#xA;  1 - All interrupts can be enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="HIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hardware Interrupt Enable.&#xA;  0 - HW interrupts disabled.&#xA;  1 - HW interrupts enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IMR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register.&#xA;For each bit:&#xA;  R - Reads interrupt mode.&#xA;  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ILR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x24"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ILN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Number.&#xA;  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x160"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x164"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x168"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x16C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x170"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x174"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x178"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x17C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x200"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x210"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x218"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x220"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x228"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x230"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x238"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x240"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x248"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x250"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x258"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x260"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x268"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x270"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x278"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x280"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x288"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x290"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x298"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="top_axi_intc_uart_apu_0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFFFFC"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x0000000000000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="0"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_intc_uart_apu_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="99.999992"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x402030000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x402030FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="intr" RIGHT="0" SENSITIVITY="EDGE_RISING:EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_xlconcat_uart_apu_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_uart_apu" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_axi_intc_uart_apu_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M07_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/blp/blp_logic/axi_uart_apu0" HWVERSION="2.0" INSTANCE="blp_blp_logic_axi_uart_apu0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Receive data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Transmit Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CTRL_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RST_TXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the transmit FIFO&#xA;Writing a 1 to this bit position clears the transmit FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RST_RXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the receive FIFO&#xA;Writing a 1 to this bit position clears the receive FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the receive FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Enable_Intr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable interrupt for the AXI UART Lite&#xA;  0 - Disable interrupt signal&#xA;  1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="STAT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_FIFO_Valid_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO has data.&#xA;  0 - Receive FIFO is empty&#xA;  1 - Receive FIFO has data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO is full.&#xA;  0 - Receive FIFO is not full&#xA;  1 - Receive FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is empty.&#xA;  0 - Transmit FIFO is not empty&#xA;  1 - Transmit FIFO is empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is full.&#xA;  0 - Transmit FIFO is not full&#xA;  1 - Transmit FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Intr_Enabled">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that interrupts is enabled.&#xA;  0 - Interrupt is disabled&#xA;  1 - Interrupt is enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Overrun_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Frame_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Parity_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="99999992"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="230400"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="99.999992"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_uart_apu0_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x402020000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x402020FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_axi_uart_apu0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_uart_apu" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_mgmt_apu0_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_apu0_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="rx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/blp/blp_logic/axi_uart_apu1" HWVERSION="2.0" INSTANCE="blp_blp_logic_axi_uart_apu1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Receive data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Transmit Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CTRL_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RST_TXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the transmit FIFO&#xA;Writing a 1 to this bit position clears the transmit FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RST_RXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the receive FIFO&#xA;Writing a 1 to this bit position clears the receive FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the receive FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Enable_Intr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable interrupt for the AXI UART Lite&#xA;  0 - Disable interrupt signal&#xA;  1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="STAT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_FIFO_Valid_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO has data.&#xA;  0 - Receive FIFO is empty&#xA;  1 - Receive FIFO has data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO is full.&#xA;  0 - Receive FIFO is not full&#xA;  1 - Receive FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is empty.&#xA;  0 - Transmit FIFO is not empty&#xA;  1 - Transmit FIFO is empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is full.&#xA;  0 - Transmit FIFO is not full&#xA;  1 - Transmit FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Intr_Enabled">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that interrupts is enabled.&#xA;  0 - Interrupt is disabled&#xA;  1 - Interrupt is enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Overrun_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Frame_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Parity_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="99999992"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="230400"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="99.999992"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_uart_apu1_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x402021000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x402021FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_axi_uart_apu1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_uart_apu" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_mgmt_apu1_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_apu1_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="rx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/blp/blp_logic/axi_uart_mgmt_apu0" HWVERSION="2.0" INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="99999992"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="230400"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="99.999992"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_uart_mgmt_apu0_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20102021000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x20102021FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_apu0_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_mgmt_apu0_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="rx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M05_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/blp/blp_logic/axi_uart_mgmt_apu1" HWVERSION="2.0" INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="99999992"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="230400"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="99.999992"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_uart_mgmt_apu1_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20102022000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x20102022FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_apu1_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_mgmt_apu1_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="rx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M07_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/blp/blp_logic/axi_uart_mgmt_rpu" HWVERSION="2.0" INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="99999992"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="230400"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="99.999992"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_uart_mgmt_rpu_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20102020000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x20102020FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_rpu_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_mgmt_rpu_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="rx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/blp/blp_logic/axi_uart_rpu" HWVERSION="2.0" INSTANCE="blp_blp_logic_axi_uart_rpu" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="99999992"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="230400"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="99.999992"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_uart_rpu_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80021000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x80021FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_axi_uart_rpu_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_mgmt_rpu_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_rpu_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="rx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M03_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/blp/blp_logic/base_clocking/force_reset_gpio" HWVERSION="2.0" INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="top_force_reset_gpio_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20102040000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x20102040FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_base_clocking_force_reset_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_force_reset_concat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="blp_force_reset_and_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_force_reset_and_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/blp/blp_logic/base_clocking/pcie_reset_sync" HWVERSION="5.0" INSTANCE="blp_blp_logic_base_clocking_pcie_reset_sync" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_pcie_reset_sync_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="blp_cips_pcie0_user_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_user_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pcie_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_flr_function_ff" PORT="reset"/>
            <CONNECTION INSTANCE="blp_flr_set_ff" PORT="reset"/>
            <CONNECTION INSTANCE="blp_irq_shim" PORT="rstn"/>
            <CONNECTION INSTANCE="blp_qdma_shim" PORT="rstn"/>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="aresetn_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/blp/blp_logic/base_clocking/pl_pcie_reset_gpio_sync" HWVERSION="5.0" INSTANCE="blp_blp_logic_base_clocking_pl_pcie_reset_gpio_sync" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_pl_pcie_reset_gpio_sync_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="blp_cips_pl2_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl2_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pr_or_reset_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_or_reset" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_pcie_reset_gpio_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_pcie_reset_00" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/blp/blp_logic/base_clocking/pl_reset_sync" HWVERSION="5.0" INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_pl_reset_sync_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_cips_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="AXI_ARESETN"/>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="AXI_ARESETN"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pcie_reset_sync" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="aresetn_ctrl"/>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_ARESETN"/>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_ARESETN"/>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aresetn_ctrl"/>
            <CONNECTION INSTANCE="blp_blp_logic_uuid_rom" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_pcie_reset_gpio_sync" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio_sync" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blp/blp_logic/base_clocking/pr_or_reset" HWVERSION="2.0" INSTANCE="blp_blp_logic_base_clocking_pr_or_reset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="top_pr_or_reset_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_base_clocking_pr_reset_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="blp_blp_logic_base_clocking_pr_or_reset_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_pcie_reset_gpio_sync" PORT="aux_reset_in"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio_sync" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/blp/blp_logic/base_clocking/pr_reset_gpio" HWVERSION="2.0" INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="top_pr_reset_gpio_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80020000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x80020FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_base_clocking_pr_reset_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_or_reset" PORT="Op1"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_base_clocking_pr_reset_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/blp/blp_logic/base_clocking/pr_reset_gpio_sync" HWVERSION="5.0" INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio_sync" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_pr_reset_gpio_sync_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pr_or_reset_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_or_reset" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pr_reset_gpio_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_pr_reset_00" PORT="D"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/blp/blp_logic/ert_support/axi_intc_0_31" HWVERSION="4.1" INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="top_axi_intc_0_31_0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="32"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x0000000000000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="0"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="top_axi_intc_0_31_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="99.999992"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20202020000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x20202020FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="intr" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_ert_support_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_ert_support_axi_intc_0_31_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq9"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M03_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/blp/blp_logic/ert_support/slice_0_15" HWVERSION="1.0" INSTANCE="blp_blp_logic_ert_support_slice_0_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="top_slice_0_15_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_xlslice_kernel_interrupts_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlslice_kernel_interrupts" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_ert_support_slice_0_15_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/blp/blp_logic/ert_support/slice_16_31" HWVERSION="1.0" INSTANCE="blp_blp_logic_ert_support_slice_16_31" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="top_slice_16_31_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_xlslice_kernel_interrupts_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlslice_kernel_interrupts" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_ert_support_slice_16_31_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blp/blp_logic/ert_support/xlconcat_0" HWVERSION="2.1" INSTANCE="blp_blp_logic_ert_support_xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="16"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="top_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_ert_support_slice_0_15_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_slice_0_15" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_ert_support_slice_16_31_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_slice_16_31" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_ert_support_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/blp/blp_logic/gate_user_or" HWVERSION="2.0" INSTANCE="blp_blp_logic_gate_user_or" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_gate_user_or_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_mi_w_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="mi_w_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_mi_r_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="mi_r_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_gate_user_or_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/blp_logic/gcq_m2r" HWVERSION="1.0" INSTANCE="blp_blp_logic_gcq_m2r" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cmd_queue" VLNV="xilinx.com:ip:cmd_queue:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S01_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S01_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="top_gcq_m2r_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S01_AXI_BASEADDR" VALUE="0x80010000"/>
        <PARAMETER NAME="C_S01_AXI_HIGHADDR" VALUE="0x80010FFF"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x20102010000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x20102010FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="irq_sq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_m2r_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq_cq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s01_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s01_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s01_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M03_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M01_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s01_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s01_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s01_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s01_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s01_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s01_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s01_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s01_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s01_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s01_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s01_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s01_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s01_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s01_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s01_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s01_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s01_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s01_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s01_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/blp_logic/gcq_r2a" HWVERSION="1.0" INSTANCE="blp_blp_logic_gcq_r2a" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cmd_queue" VLNV="xilinx.com:ip:cmd_queue:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S01_AXI" NAME="S1_AXI_Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CQ_TAIL_POINTER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Tail Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TAIL_POINTER_OFFSET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Tail Pointer Offset&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_INTERRUPT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt&#xA;When set - and while the interrupt type in CQ_RESET_INTERRUPT_CTRL is 1 - triggers an interrupt on the completion queue.&#xA;0x0 - Do not trigger an interrupt on the completion queue&#xA;0x1 - Trigger an interrupt on the completion queue&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_QUEUE_MEM_ADDR_LOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address Low"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_LOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address Low&#xA;Represents bits 31:0 of the completion queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_RESET_INTERRUPT_CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Reset and Interrupt Control"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT_ENABLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Enable&#xA;When set, enables interrupts for the completion queue.&#xA;0x0 - Disable completion queue interrupts&#xA;0x1 - Enable completion queue interrupts&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT_TYPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Type&#xA;Determines the interrupt type in use for the completion queue.&#xA;0x0 - Interrupts for the completion queue are triggered on a write operation to the tail pointer&#xA;0x1 - Interrupts for the completion queue are triggered by setting CQ_INTERRUPT_REG bit 0 high&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset&#xA;When set, performs a soft reset of all submission queue and completion queue registers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_QUEUE_MEM_ADDR_HIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address High"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x010"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_HIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address High&#xA;Represents bits 63:32 of the completion queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_TAIL_POINTER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Tail Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TAIL_POINTER_OFFSET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Tail Pointer Offset&#xA;Returns the tail pointer offset for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_INTERRUPT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt&#xA;Returns the state of the interrupt for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_QUEUE_MEM_ADDR_LOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address Low"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_LOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address Low&#xA;Returns bits 31:0 of the submission queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_RESET_INTERRUPT_CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Reset and Interrupt Control"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT_ENABLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Enable&#xA;Returns the enable state for submission queue interrupts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT_TYPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Type&#xA;Returns the interrupt type for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset&#xA;Returns the soft reset state for all submission queue and completion queue registers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_QUEUE_MEM_ADDR_HIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address High"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_HIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address High&#xA;Returns bits 63:32 of the submission queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S01_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S01_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="top_gcq_r2a_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x80011000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x80011FFF"/>
        <PARAMETER NAME="C_S01_AXI_BASEADDR" VALUE="0x402000000"/>
        <PARAMETER NAME="C_S01_AXI_HIGHADDR" VALUE="0x402000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="irq_sq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_r2a_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq_cq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_r2a_irq_cq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s01_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s01_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s01_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M02_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M00_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s01_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s01_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s01_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s01_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s01_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s01_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s01_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s01_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s01_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s01_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s01_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s01_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s01_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s01_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s01_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s01_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s01_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s01_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s01_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/blp_logic/gcq_u2a_0" HWVERSION="1.0" INSTANCE="blp_blp_logic_gcq_u2a_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cmd_queue" VLNV="xilinx.com:ip:cmd_queue:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S01_AXI" NAME="S1_AXI_Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CQ_TAIL_POINTER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Tail Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TAIL_POINTER_OFFSET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Tail Pointer Offset&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_INTERRUPT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt&#xA;When set - and while the interrupt type in CQ_RESET_INTERRUPT_CTRL is 1 - triggers an interrupt on the completion queue.&#xA;0x0 - Do not trigger an interrupt on the completion queue&#xA;0x1 - Trigger an interrupt on the completion queue&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_QUEUE_MEM_ADDR_LOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address Low"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_LOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address Low&#xA;Represents bits 31:0 of the completion queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_RESET_INTERRUPT_CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Reset and Interrupt Control"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT_ENABLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Enable&#xA;When set, enables interrupts for the completion queue.&#xA;0x0 - Disable completion queue interrupts&#xA;0x1 - Enable completion queue interrupts&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT_TYPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Type&#xA;Determines the interrupt type in use for the completion queue.&#xA;0x0 - Interrupts for the completion queue are triggered on a write operation to the tail pointer&#xA;0x1 - Interrupts for the completion queue are triggered by setting CQ_INTERRUPT_REG bit 0 high&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset&#xA;When set, performs a soft reset of all submission queue and completion queue registers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_QUEUE_MEM_ADDR_HIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address High"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x010"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_HIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address High&#xA;Represents bits 63:32 of the completion queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_TAIL_POINTER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Tail Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TAIL_POINTER_OFFSET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Tail Pointer Offset&#xA;Returns the tail pointer offset for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_INTERRUPT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt&#xA;Returns the state of the interrupt for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_QUEUE_MEM_ADDR_LOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address Low"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_LOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address Low&#xA;Returns bits 31:0 of the submission queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_RESET_INTERRUPT_CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Reset and Interrupt Control"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT_ENABLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Enable&#xA;Returns the enable state for submission queue interrupts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT_TYPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Type&#xA;Returns the interrupt type for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset&#xA;Returns the soft reset state for all submission queue and completion queue registers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_QUEUE_MEM_ADDR_HIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address High"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_HIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address High&#xA;Returns bits 63:32 of the submission queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S01_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S01_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="top_gcq_u2a_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S01_AXI_BASEADDR" VALUE="0x402010000"/>
        <PARAMETER NAME="C_S01_AXI_HIGHADDR" VALUE="0x402010FFF"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x20202010000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x20202010FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="irq_sq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_0_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq_cq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_0_irq_cq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In9"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s01_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s01_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s01_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M04_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M02_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s01_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s01_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s01_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s01_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s01_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s01_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s01_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s01_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s01_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s01_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s01_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s01_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s01_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s01_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s01_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s01_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s01_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s01_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s01_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/blp_logic/gcq_u2a_1" HWVERSION="1.0" INSTANCE="blp_blp_logic_gcq_u2a_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cmd_queue" VLNV="xilinx.com:ip:cmd_queue:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S01_AXI" NAME="S1_AXI_Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CQ_TAIL_POINTER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Tail Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TAIL_POINTER_OFFSET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Tail Pointer Offset&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_INTERRUPT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt&#xA;When set - and while the interrupt type in CQ_RESET_INTERRUPT_CTRL is 1 - triggers an interrupt on the completion queue.&#xA;0x0 - Do not trigger an interrupt on the completion queue&#xA;0x1 - Trigger an interrupt on the completion queue&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_QUEUE_MEM_ADDR_LOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address Low"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_LOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address Low&#xA;Represents bits 31:0 of the completion queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_RESET_INTERRUPT_CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Reset and Interrupt Control"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT_ENABLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Enable&#xA;When set, enables interrupts for the completion queue.&#xA;0x0 - Disable completion queue interrupts&#xA;0x1 - Enable completion queue interrupts&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT_TYPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Type&#xA;Determines the interrupt type in use for the completion queue.&#xA;0x0 - Interrupts for the completion queue are triggered on a write operation to the tail pointer&#xA;0x1 - Interrupts for the completion queue are triggered by setting CQ_INTERRUPT_REG bit 0 high&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset&#xA;When set, performs a soft reset of all submission queue and completion queue registers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_QUEUE_MEM_ADDR_HIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address High"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x010"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_HIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address High&#xA;Represents bits 63:32 of the completion queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_TAIL_POINTER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Tail Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TAIL_POINTER_OFFSET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Tail Pointer Offset&#xA;Returns the tail pointer offset for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_INTERRUPT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt&#xA;Returns the state of the interrupt for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_QUEUE_MEM_ADDR_LOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address Low"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_LOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address Low&#xA;Returns bits 31:0 of the submission queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_RESET_INTERRUPT_CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Reset and Interrupt Control"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT_ENABLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Enable&#xA;Returns the enable state for submission queue interrupts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT_TYPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Type&#xA;Returns the interrupt type for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset&#xA;Returns the soft reset state for all submission queue and completion queue registers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_QUEUE_MEM_ADDR_HIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address High"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_HIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address High&#xA;Returns bits 63:32 of the submission queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S01_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S01_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="top_gcq_u2a_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S01_AXI_BASEADDR" VALUE="0x402011000"/>
        <PARAMETER NAME="C_S01_AXI_HIGHADDR" VALUE="0x402011FFF"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x20202011000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x20202011FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="irq_sq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_1_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq_cq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_1_irq_cq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In10"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s01_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s01_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s01_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M05_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M03_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s01_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s01_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s01_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s01_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s01_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s01_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s01_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s01_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s01_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s01_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s01_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s01_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s01_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s01_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s01_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s01_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s01_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s01_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s01_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/blp_logic/gcq_u2a_2" HWVERSION="1.0" INSTANCE="blp_blp_logic_gcq_u2a_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cmd_queue" VLNV="xilinx.com:ip:cmd_queue:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S01_AXI" NAME="S1_AXI_Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CQ_TAIL_POINTER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Tail Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TAIL_POINTER_OFFSET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Tail Pointer Offset&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_INTERRUPT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt&#xA;When set - and while the interrupt type in CQ_RESET_INTERRUPT_CTRL is 1 - triggers an interrupt on the completion queue.&#xA;0x0 - Do not trigger an interrupt on the completion queue&#xA;0x1 - Trigger an interrupt on the completion queue&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_QUEUE_MEM_ADDR_LOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address Low"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_LOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address Low&#xA;Represents bits 31:0 of the completion queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_RESET_INTERRUPT_CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Reset and Interrupt Control"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT_ENABLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Enable&#xA;When set, enables interrupts for the completion queue.&#xA;0x0 - Disable completion queue interrupts&#xA;0x1 - Enable completion queue interrupts&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT_TYPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Type&#xA;Determines the interrupt type in use for the completion queue.&#xA;0x0 - Interrupts for the completion queue are triggered on a write operation to the tail pointer&#xA;0x1 - Interrupts for the completion queue are triggered by setting CQ_INTERRUPT_REG bit 0 high&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset&#xA;When set, performs a soft reset of all submission queue and completion queue registers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_QUEUE_MEM_ADDR_HIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address High"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x010"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_HIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address High&#xA;Represents bits 63:32 of the completion queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_TAIL_POINTER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Tail Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TAIL_POINTER_OFFSET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Tail Pointer Offset&#xA;Returns the tail pointer offset for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_INTERRUPT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt&#xA;Returns the state of the interrupt for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_QUEUE_MEM_ADDR_LOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address Low"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_LOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address Low&#xA;Returns bits 31:0 of the submission queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_RESET_INTERRUPT_CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Reset and Interrupt Control"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT_ENABLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Enable&#xA;Returns the enable state for submission queue interrupts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT_TYPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Type&#xA;Returns the interrupt type for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset&#xA;Returns the soft reset state for all submission queue and completion queue registers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_QUEUE_MEM_ADDR_HIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address High"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_HIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address High&#xA;Returns bits 63:32 of the submission queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S01_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S01_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="top_gcq_u2a_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S01_AXI_BASEADDR" VALUE="0x402012000"/>
        <PARAMETER NAME="C_S01_AXI_HIGHADDR" VALUE="0x402012FFF"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x20202012000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x20202012FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="irq_sq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_2_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq_cq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_2_irq_cq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In11"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s01_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s01_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s01_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M06_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M04_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s01_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s01_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s01_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s01_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s01_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s01_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s01_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s01_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s01_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s01_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s01_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s01_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s01_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s01_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s01_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s01_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s01_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s01_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s01_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/blp_logic/gcq_u2a_3" HWVERSION="1.0" INSTANCE="blp_blp_logic_gcq_u2a_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cmd_queue" VLNV="xilinx.com:ip:cmd_queue:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S01_AXI" NAME="S1_AXI_Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CQ_TAIL_POINTER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Tail Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TAIL_POINTER_OFFSET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Tail Pointer Offset&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_INTERRUPT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt&#xA;When set - and while the interrupt type in CQ_RESET_INTERRUPT_CTRL is 1 - triggers an interrupt on the completion queue.&#xA;0x0 - Do not trigger an interrupt on the completion queue&#xA;0x1 - Trigger an interrupt on the completion queue&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_QUEUE_MEM_ADDR_LOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address Low"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_LOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address Low&#xA;Represents bits 31:0 of the completion queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_RESET_INTERRUPT_CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Reset and Interrupt Control"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT_ENABLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Enable&#xA;When set, enables interrupts for the completion queue.&#xA;0x0 - Disable completion queue interrupts&#xA;0x1 - Enable completion queue interrupts&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT_TYPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Interrupt Type&#xA;Determines the interrupt type in use for the completion queue.&#xA;0x0 - Interrupts for the completion queue are triggered on a write operation to the tail pointer&#xA;0x1 - Interrupts for the completion queue are triggered by setting CQ_INTERRUPT_REG bit 0 high&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset&#xA;When set, performs a soft reset of all submission queue and completion queue registers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CQ_QUEUE_MEM_ADDR_HIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address High"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x010"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_HIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Completion Queue Memory Address High&#xA;Represents bits 63:32 of the completion queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_TAIL_POINTER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Tail Pointer Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TAIL_POINTER_OFFSET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Tail Pointer Offset&#xA;Returns the tail pointer offset for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_INTERRUPT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt&#xA;Returns the state of the interrupt for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_QUEUE_MEM_ADDR_LOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address Low"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_LOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address Low&#xA;Returns bits 31:0 of the submission queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_RESET_INTERRUPT_CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Reset and Interrupt Control"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="INTERRUPT_ENABLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Enable&#xA;Returns the enable state for submission queue interrupts.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="INTERRUPT_TYPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Interrupt Type&#xA;Returns the interrupt type for the submission queue.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESET">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset&#xA;Returns the soft reset state for all submission queue and completion queue registers.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SQ_QUEUE_MEM_ADDR_HIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address High"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MEM_ADDR_HIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Submission Queue Memory Address High&#xA;Returns bits 63:32 of the submission queue device memory address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S01_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S01_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="top_gcq_u2a_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S01_AXI_BASEADDR" VALUE="0x402013000"/>
        <PARAMETER NAME="C_S01_AXI_HIGHADDR" VALUE="0x402013FFF"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x20202013000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x20202013FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="irq_sq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_3_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq_cq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_3_irq_cq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In12"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s01_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s01_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s01_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s01_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s01_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s01_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s01_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M07_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_apu_M05_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s01_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s01_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s01_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s01_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s01_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s01_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s01_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s01_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s01_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s01_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s01_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s01_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s01_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s01_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s01_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s01_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s01_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s01_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s01_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/blp_logic/hw_discovery" HWVERSION="1.0" INSTANCE="blp_blp_logic_hw_discovery" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hw_discovery" VLNV="xilinx.com:ip:hw_discovery:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_NUM_PFS" VALUE="2"/>
        <PARAMETER NAME="C_CAP_BASE_ADDR" VALUE="0x600"/>
        <PARAMETER NAME="C_NEXT_CAP_ADDR" VALUE="0x000"/>
        <PARAMETER NAME="C_PF0_NUM_SLOTS_BAR_LAYOUT_TABLE" VALUE="4"/>
        <PARAMETER NAME="C_PF0_HAS_UUID_ROM" VALUE="0"/>
        <PARAMETER NAME="C_PF0_BAR_INDEX" VALUE="0"/>
        <PARAMETER NAME="C_PF0_LOW_OFFSET" VALUE="0x0200100"/>
        <PARAMETER NAME="C_PF0_HIGH_OFFSET" VALUE="0x00000000"/>
        <PARAMETER NAME="C_PF0_UUID_ROM_INIT" VALUE="00000000,00000000,00000000,00000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_0" VALUE="0x54"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_0" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_0" VALUE="0x000002010000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_0" VALUE="1"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_0" VALUE="2"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_0" VALUE="0x01"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_0" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_1" VALUE="0x53"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_1" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_1" VALUE="0x000002000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_1" VALUE="1"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_1" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_1" VALUE="0x01"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_1" VALUE="0x3"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_2" VALUE="0x55"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_2" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_2" VALUE="0x000008000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_2" VALUE="1"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_2" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_2" VALUE="0x01"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_2" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_3" VALUE="0x50"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_3" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_3" VALUE="0x000002002000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_3" VALUE="1"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_3" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_3" VALUE="0x01"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_3" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_4" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_4" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_4" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_4" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_4" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_4" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_4" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_5" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_5" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_5" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_5" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_5" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_5" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_5" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_6" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_6" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_6" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_6" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_6" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_6" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_6" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_7" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_7" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_7" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_7" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_7" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_7" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_7" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_8" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_8" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_8" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_8" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_8" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_8" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_8" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_9" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_9" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_9" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_9" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_9" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_9" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_9" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_10" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_10" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_10" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_10" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_10" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_10" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_10" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_11" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_11" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_11" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_11" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_11" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_11" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_11" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_12" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_12" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_12" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_12" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_12" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_12" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_12" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_13" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_13" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_13" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_13" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_13" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_13" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_13" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_14" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_14" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_14" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_14" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_14" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_14" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_14" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_ENTRY_TYPE_15" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_BAR_15" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_ADDR_15" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF0_ENTRY_MAJOR_VERSION_15" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_MINOR_VERSION_15" VALUE="0"/>
        <PARAMETER NAME="C_PF0_ENTRY_VERSION_TYPE_15" VALUE="0x00"/>
        <PARAMETER NAME="C_PF0_ENTRY_RSVD0_15" VALUE="0x0"/>
        <PARAMETER NAME="C_PF0_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PF0_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PF1_NUM_SLOTS_BAR_LAYOUT_TABLE" VALUE="1"/>
        <PARAMETER NAME="C_PF1_HAS_UUID_ROM" VALUE="0"/>
        <PARAMETER NAME="C_PF1_BAR_INDEX" VALUE="2"/>
        <PARAMETER NAME="C_PF1_LOW_OFFSET" VALUE="0x0200100"/>
        <PARAMETER NAME="C_PF1_HIGH_OFFSET" VALUE="0x00000000"/>
        <PARAMETER NAME="C_PF1_UUID_ROM_INIT" VALUE="00000000,00000000,00000000,00000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_0" VALUE="0x53"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_0" VALUE="2"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_0" VALUE="0x000002000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_0" VALUE="1"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_0" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_0" VALUE="0x01"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_0" VALUE="0x1"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_1" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_1" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_1" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_1" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_1" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_1" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_1" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_2" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_2" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_2" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_2" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_2" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_2" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_2" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_3" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_3" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_3" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_3" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_3" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_3" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_3" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_4" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_4" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_4" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_4" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_4" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_4" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_4" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_5" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_5" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_5" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_5" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_5" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_5" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_5" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_6" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_6" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_6" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_6" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_6" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_6" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_6" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_7" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_7" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_7" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_7" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_7" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_7" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_7" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_8" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_8" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_8" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_8" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_8" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_8" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_8" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_9" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_9" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_9" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_9" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_9" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_9" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_9" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_10" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_10" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_10" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_10" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_10" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_10" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_10" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_11" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_11" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_11" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_11" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_11" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_11" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_11" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_12" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_12" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_12" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_12" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_12" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_12" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_12" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_13" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_13" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_13" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_13" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_13" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_13" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_13" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_14" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_14" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_14" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_14" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_14" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_14" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_14" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_ENTRY_TYPE_15" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_BAR_15" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_ADDR_15" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF1_ENTRY_MAJOR_VERSION_15" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_MINOR_VERSION_15" VALUE="0"/>
        <PARAMETER NAME="C_PF1_ENTRY_VERSION_TYPE_15" VALUE="0x00"/>
        <PARAMETER NAME="C_PF1_ENTRY_RSVD0_15" VALUE="0x0"/>
        <PARAMETER NAME="C_PF1_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PF1_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PF2_NUM_SLOTS_BAR_LAYOUT_TABLE" VALUE="1"/>
        <PARAMETER NAME="C_PF2_HAS_UUID_ROM" VALUE="0"/>
        <PARAMETER NAME="C_PF2_BAR_INDEX" VALUE="0"/>
        <PARAMETER NAME="C_PF2_LOW_OFFSET" VALUE="0x0000000"/>
        <PARAMETER NAME="C_PF2_HIGH_OFFSET" VALUE="0x00000000"/>
        <PARAMETER NAME="C_PF2_UUID_ROM_INIT" VALUE="00000000,00000000,00000000,00000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_0" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_0" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_0" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_0" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_0" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_0" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_0" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_1" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_1" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_1" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_1" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_1" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_1" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_1" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_2" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_2" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_2" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_2" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_2" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_2" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_2" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_3" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_3" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_3" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_3" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_3" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_3" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_3" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_4" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_4" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_4" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_4" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_4" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_4" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_4" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_5" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_5" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_5" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_5" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_5" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_5" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_5" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_6" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_6" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_6" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_6" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_6" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_6" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_6" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_7" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_7" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_7" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_7" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_7" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_7" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_7" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_8" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_8" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_8" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_8" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_8" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_8" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_8" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_9" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_9" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_9" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_9" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_9" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_9" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_9" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_10" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_10" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_10" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_10" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_10" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_10" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_10" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_11" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_11" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_11" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_11" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_11" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_11" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_11" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_12" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_12" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_12" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_12" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_12" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_12" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_12" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_13" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_13" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_13" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_13" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_13" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_13" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_13" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_14" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_14" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_14" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_14" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_14" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_14" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_14" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_ENTRY_TYPE_15" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_BAR_15" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_ADDR_15" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF2_ENTRY_MAJOR_VERSION_15" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_MINOR_VERSION_15" VALUE="0"/>
        <PARAMETER NAME="C_PF2_ENTRY_VERSION_TYPE_15" VALUE="0x00"/>
        <PARAMETER NAME="C_PF2_ENTRY_RSVD0_15" VALUE="0x0"/>
        <PARAMETER NAME="C_PF2_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PF2_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PF3_NUM_SLOTS_BAR_LAYOUT_TABLE" VALUE="1"/>
        <PARAMETER NAME="C_PF3_HAS_UUID_ROM" VALUE="0"/>
        <PARAMETER NAME="C_PF3_BAR_INDEX" VALUE="0"/>
        <PARAMETER NAME="C_PF3_LOW_OFFSET" VALUE="0x0000000"/>
        <PARAMETER NAME="C_PF3_HIGH_OFFSET" VALUE="0x00000000"/>
        <PARAMETER NAME="C_PF3_UUID_ROM_INIT" VALUE="00000000,00000000,00000000,00000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_0" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_0" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_0" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_0" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_0" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_0" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_0" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_1" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_1" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_1" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_1" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_1" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_1" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_1" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_2" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_2" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_2" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_2" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_2" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_2" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_2" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_3" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_3" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_3" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_3" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_3" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_3" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_3" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_4" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_4" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_4" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_4" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_4" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_4" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_4" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_5" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_5" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_5" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_5" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_5" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_5" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_5" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_6" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_6" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_6" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_6" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_6" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_6" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_6" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_7" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_7" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_7" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_7" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_7" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_7" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_7" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_8" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_8" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_8" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_8" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_8" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_8" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_8" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_9" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_9" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_9" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_9" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_9" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_9" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_9" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_10" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_10" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_10" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_10" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_10" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_10" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_10" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_11" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_11" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_11" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_11" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_11" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_11" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_11" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_12" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_12" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_12" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_12" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_12" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_12" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_12" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_13" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_13" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_13" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_13" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_13" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_13" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_13" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_14" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_14" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_14" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_14" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_14" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_14" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_14" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_ENTRY_TYPE_15" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_BAR_15" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_ADDR_15" VALUE="0x000000000000"/>
        <PARAMETER NAME="C_PF3_ENTRY_MAJOR_VERSION_15" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_MINOR_VERSION_15" VALUE="0"/>
        <PARAMETER NAME="C_PF3_ENTRY_VERSION_TYPE_15" VALUE="0x00"/>
        <PARAMETER NAME="C_PF3_ENTRY_RSVD0_15" VALUE="0x0"/>
        <PARAMETER NAME="C_PF3_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PF3_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="versal"/>
        <PARAMETER NAME="Component_Name" VALUE="top_hw_discovery_0"/>
        <PARAMETER NAME="C_PF0_UUID_ROM_INITIAL_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_PF1_UUID_ROM_INITIAL_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_PF2_UUID_ROM_INITIAL_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_PF3_UUID_ROM_INITIAL_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20202001000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x20202001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk_pcie" SIGIS="clk" SIGNAME="blp_cips_pcie0_user_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_user_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn_pcie" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pcie_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pcie_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk_ctrl" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn_ctrl" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_pcie4_cfg_ext_function_number" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_function_number">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_cfg_ext_function_number"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_pcie4_cfg_ext_read_data" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_cfg_ext_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_pcie4_cfg_ext_read_data_valid" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_read_data_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_cfg_ext_read_data_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_pcie4_cfg_ext_read_received" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_read_received">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_cfg_ext_read_received"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_pcie4_cfg_ext_register_number" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_register_number">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_cfg_ext_register_number"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_pcie4_cfg_ext_write_byte_enable" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_write_byte_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_cfg_ext_write_byte_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_pcie4_cfg_ext_write_data" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_cfg_ext_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_pcie4_cfg_ext_write_received" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_write_received">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_cfg_ext_write_received"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_pf0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_pf0_AWVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_pf0_AWREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_pf0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_pf0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_pf0_WVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_pf0_WREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_pf0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_pf0_BVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_pf0_BREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_pf0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_pf0_ARVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_pf0_ARREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_pf0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_pf0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_pf0_RVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_pf0_RREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_pf1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_pf1_AWVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_pf1_AWREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_pf1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_pf1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_pf1_WVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_pf1_WREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_pf1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_pf1_BVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_pf1_BREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_pf1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_pf1_ARVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_pf1_ARREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_pf1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_pf1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_pf1_RVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_pf1_RREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_cips_pcie0_cfg_ext" NAME="s_pcie4_cfg_ext" TYPE="TARGET" VLNV="xilinx.com:interface:pcie3_cfg_ext:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="function_number" PHYSICAL="s_pcie4_cfg_ext_function_number"/>
            <PORTMAP LOGICAL="read_data" PHYSICAL="s_pcie4_cfg_ext_read_data"/>
            <PORTMAP LOGICAL="read_data_valid" PHYSICAL="s_pcie4_cfg_ext_read_data_valid"/>
            <PORTMAP LOGICAL="read_received" PHYSICAL="s_pcie4_cfg_ext_read_received"/>
            <PORTMAP LOGICAL="register_number" PHYSICAL="s_pcie4_cfg_ext_register_number"/>
            <PORTMAP LOGICAL="write_byte_enable" PHYSICAL="s_pcie4_cfg_ext_write_byte_enable"/>
            <PORTMAP LOGICAL="write_data" PHYSICAL="s_pcie4_cfg_ext_write_data"/>
            <PORTMAP LOGICAL="write_received" PHYSICAL="s_pcie4_cfg_ext_write_received"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M01_AXI" DATAWIDTH="32" NAME="s_axi_ctrl_pf0" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_pf0_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_pf0_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_pf0_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_pf0_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_pf0_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_pf0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_pf0_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_pf0_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_pf0_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_pf0_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_pf0_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_pf0_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_pf0_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_pf0_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_pf0_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_pf0_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_pf0_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M01_AXI" DATAWIDTH="32" NAME="s_axi_ctrl_pf1" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_pf1_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_pf1_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_pf1_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_pf1_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_pf1_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_pf1_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_pf1_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_pf1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_pf1_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_pf1_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_pf1_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_pf1_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_pf1_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_pf1_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_pf1_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_pf1_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_pf1_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/blp/blp_logic/irq_const" HWVERSION="1.1" INSTANCE="blp_blp_logic_irq_const" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="top_irq_const_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In0"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In1"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In2"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In3"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In4"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In5"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In6"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In7"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In8"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In13"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In14"/>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="In15"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/blp/blp_logic/pf_mailbox" HWVERSION="2.1" INSTANCE="blp_blp_logic_pf_mailbox" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mailbox" VLNV="xilinx.com:ip:mailbox:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mailbox;v=v2_1;d=pg114-mailbox.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_BUS_ERROR" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ASYNC_CLKS" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_ASYNC_INTERRUPTS" VALUE="1"/>
        <PARAMETER NAME="C_IMPL_STYLE" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT_PORT_0" VALUE="2"/>
        <PARAMETER NAME="C_INTERCONNECT_PORT_1" VALUE="2"/>
        <PARAMETER NAME="C_MAILBOX_DEPTH" VALUE="16"/>
        <PARAMETER NAME="C_S0_AXI_ACLK_FREQ_HZ" VALUE="99999992"/>
        <PARAMETER NAME="C_S0_AXI_ACLK_FREQ_MHZ" VALUE="99.999992"/>
        <PARAMETER NAME="C_S1_AXI_ACLK_FREQ_HZ" VALUE="99999992"/>
        <PARAMETER NAME="C_S1_AXI_ACLK_FREQ_MHZ" VALUE="99.999992"/>
        <PARAMETER NAME="C_M0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M0_AXIS_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_S0_AXIS_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_M1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M1_AXIS_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_S1_AXIS_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_READ_CLOCK_PERIOD_0" VALUE="0"/>
        <PARAMETER NAME="C_READ_CLOCK_PERIOD_1" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="top_pf_mailbox_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S0_AXI_BASEADDR" VALUE="0x20102000000"/>
        <PARAMETER NAME="C_S0_AXI_HIGHADDR" VALUE="0x20102000FFF"/>
        <PARAMETER NAME="C_S1_AXI_BASEADDR" VALUE="0x20202000000"/>
        <PARAMETER NAME="C_S1_AXI_HIGHADDR" VALUE="0x20202000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="S0_AXI_ACLK" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S0_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_AWVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_AWREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S0_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S0_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_WVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_WREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S0_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_BVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_BREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S0_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_ARVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_ARREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S0_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S0_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_RVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_RREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="S1_AXI_ACLK" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S1_AXI_ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S1_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S1_AXI_AWVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S1_AXI_AWREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S1_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S1_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S1_AXI_WVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S1_AXI_WREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S1_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S1_AXI_BVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S1_AXI_BREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S1_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S1_AXI_ARVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S1_AXI_ARREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S1_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S1_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S1_AXI_RVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S1_AXI_RREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_pluser_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Interrupt_0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="Interrupt_1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M00_AXI" DATAWIDTH="32" NAME="S0_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S0_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S0_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S0_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S0_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S0_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S0_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S0_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S0_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S0_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S0_AXI_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S0_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S0_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S0_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S0_AXI_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S0_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S0_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S0_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_pluser_M00_AXI" DATAWIDTH="32" NAME="S1_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S1_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S1_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S1_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S1_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S1_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S1_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S1_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S1_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S1_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S1_AXI_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S1_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S1_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S1_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S1_AXI_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S1_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S1_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S1_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00" HWVERSION="1.0" INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wizard" VLNV="xilinx.com:ip:clk_wizard:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wizard;v=v1_0;d=pg321-clocking-wizard.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100"/>
        <PARAMETER NAME="C_CLKIN1_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFB_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_ODDR" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUF" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="1"/>
        <PARAMETER NAME="C_CE_SYNC_EXT" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="FALSE"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="33.333"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="48"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED_FB" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW1" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW2" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT1_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT2_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT3_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT4_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT5_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT6_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT7_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT1_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT2_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT3_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT4_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT5_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT6_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT7_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUTFB_PHASE_CTRL" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT1_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT2_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT3_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT4_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT5_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT6_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT7_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="primary       100.000        0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="secondary      100.000        0.010"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output    Output      Phase     Duty      Pk-to-Pk        Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock    Freq (MHz) (degrees) Cycle () Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="no clk_out1 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no clk_out2 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no clk_out3 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no clk_out4 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no clk_out5 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no clk_out6 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no clk_out7 output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_OUT_FREQ" VALUE="299.99700"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_CLKFBOUT_FRACT" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_PERIOD" VALUE="30.00030"/>
        <PARAMETER NAME="C_CLKIN2_PERIOD" VALUE="20.83333"/>
        <PARAMETER NAME="C_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_DESKEW_DELAY1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_IN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_FB1" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_DELAY2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_IN2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_FB2" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH2" VALUE="FALSE"/>
        <PARAMETER NAME="C_ZHOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="C_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_CLKOUT1_DIVIDE" VALUE="10"/>
        <PARAMETER NAME="C_CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_OVERRIDE_PRIMITIVE" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="C_CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="C_CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="C_CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="C_CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="C_CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="C_CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="C_LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="C_LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBUFG" VALUE="0"/>
        <PARAMETER NAME="C_NUMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_CLK_TREE1" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE2" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE3" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE4" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE5" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE6" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE7" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_DRP_ADDR_SET1" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_DATA_SET1" VALUE="4b06 0001 1600 8787 1b00 0202 0a00 0303 0a00 0303 0a00 0303 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002f 0000 0400 0101 000f 0006 0000 0000 0e80 40e1 43e9 1188 0008 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0a00 0303 0a00 0303 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_DRP_ADDR_SET2" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_DATA_SET2" VALUE="4b06 0001 1600 8787 1a00 0202 0b00 0101 0a00 0000 0a00 0101 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002f 0000 0400 0101 000f 0006 0000 0000 0e80 40e1 43e9 1188 0008 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0b00 0101 0a00 0202 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_DRP_ADDR_SET3" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_DATA_SET3" VALUE="4b06 0001 1600 8787 1b00 0202 0a00 0303 0a00 0303 0a00 0303 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002f 0000 0400 0101 000f 0006 0000 0000 0e80 40e1 43e9 1188 0008 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0a00 0303 0a00 0303 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_M_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="5.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="107.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="3.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="2160.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="4320.000"/>
        <PARAMETER NAME="C_ACTUAL_VCO" VALUE="2999.97000"/>
        <PARAMETER NAME="C_ACTUAL_PFD" VALUE="11.11100"/>
        <PARAMETER NAME="Component_Name" VALUE="top_clkwiz_aclk_kernel_00_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="33.333"/>
        <PARAMETER NAME="PRIMITIVE_TYPE" VALUE="MMCM"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="true"/>
        <PARAMETER NAME="USE_DYN_RECONFIG_VEAM" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="CE_SYNC_EXT" VALUE="false"/>
        <PARAMETER NAME="SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="48.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED_FB" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW1" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW2" VALUE="false"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="true"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="CLKOUT_USED" VALUE="true,false,false,false,false,false,false"/>
        <PARAMETER NAME="CLKOUT_PORT" VALUE="clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_OUT_FREQUENCY" VALUE="300,100.000,100.000,100.000,100.000,100.000,100.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_PHASE" VALUE="0.000,0.000,0.000,0.000,0.000,0.000,0.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_DUTY_CYCLE" VALUE="50.000,50.000,50.000,50.000,50.000,50.000,50.000"/>
        <PARAMETER NAME="CLKOUT_DRIVES" VALUE="No_buffer,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"/>
        <PARAMETER NAME="CLKOUT_GROUPING" VALUE="Auto,Auto,Auto,Auto,Auto,Auto,Auto"/>
        <PARAMETER NAME="CLKOUT_MBUFGCE_MODE" VALUE="PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE"/>
        <PARAMETER NAME="CLKOUT_DYN_PS" VALUE="None,None,None,None,None,None,None"/>
        <PARAMETER NAME="CLKOUT_MATCHED_ROUTING" VALUE="false,false,false,false,false,false,false"/>
        <PARAMETER NAME="OVERRIDE_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="CLKFBOUT_MULT" VALUE="270.000000"/>
        <PARAMETER NAME="CLKFBOUT_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="DESKEW1_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW1_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW1_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW1_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW2_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW2_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="ZHOLD" VALUE="false"/>
        <PARAMETER NAME="CLKOUTFB_PHASE_CTRL" VALUE="None"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="10.000000"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT7_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CURRENT_PATH" VALUE="clk_wizard_v1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80042000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x80042FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="power_down" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_power_down">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="power_down"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="clk_kernel_00_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="33333332" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="blp_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="clk_in_kernel_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M06_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01" HWVERSION="1.0" INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wizard" VLNV="xilinx.com:ip:clk_wizard:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wizard;v=v1_0;d=pg321-clocking-wizard.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100"/>
        <PARAMETER NAME="C_CLKIN1_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFB_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_ODDR" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUF" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="1"/>
        <PARAMETER NAME="C_CE_SYNC_EXT" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="FALSE"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="33.333"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="48"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED_FB" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW1" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW2" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT1_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT2_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT3_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT4_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT5_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT6_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT7_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT1_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT2_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT3_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT4_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT5_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT6_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT7_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUTFB_PHASE_CTRL" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT1_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT2_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT3_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT4_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT5_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT6_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT7_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="primary       100.000        0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="secondary      100.000        0.010"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output    Output      Phase     Duty      Pk-to-Pk        Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock    Freq (MHz) (degrees) Cycle () Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="no clk_out1 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no clk_out2 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no clk_out3 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no clk_out4 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no clk_out5 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no clk_out6 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no clk_out7 output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_OUT_FREQ" VALUE="499.99500"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_CLKFBOUT_FRACT" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_PERIOD" VALUE="30.00030"/>
        <PARAMETER NAME="C_CLKIN2_PERIOD" VALUE="20.83333"/>
        <PARAMETER NAME="C_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_DESKEW_DELAY1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_IN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_FB1" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_DELAY2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_IN2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_FB2" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH2" VALUE="FALSE"/>
        <PARAMETER NAME="C_ZHOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="C_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_CLKOUT1_DIVIDE" VALUE="6"/>
        <PARAMETER NAME="C_CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_OVERRIDE_PRIMITIVE" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="C_CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="C_CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="C_CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="C_CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="C_CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="C_CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="C_LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="C_LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBUFG" VALUE="0"/>
        <PARAMETER NAME="C_NUMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_CLK_TREE1" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE2" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE3" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE4" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE5" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE6" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE7" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_DRP_ADDR_SET1" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_DATA_SET1" VALUE="4b06 0001 1600 8787 1b00 0101 0a00 0303 0a00 0303 0a00 0303 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002f 0000 0400 0101 000f 0006 0000 0000 0e80 40e1 43e9 1188 0008 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0a00 0303 0a00 0303 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_DRP_ADDR_SET2" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_DATA_SET2" VALUE="4b06 0001 1600 8787 1a00 0202 0b00 0101 0a00 0000 0a00 0101 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002f 0000 0400 0101 000f 0006 0000 0000 0e80 40e1 43e9 1188 0008 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0b00 0101 0a00 0202 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_DRP_ADDR_SET3" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_DATA_SET3" VALUE="4b06 0001 1600 8787 1b00 0101 0a00 0303 0a00 0303 0a00 0303 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002f 0000 0400 0101 000f 0006 0000 0000 0e80 40e1 43e9 1188 0008 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0a00 0303 0a00 0303 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_M_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="5.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="107.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="3.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="2160.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="4320.000"/>
        <PARAMETER NAME="C_ACTUAL_VCO" VALUE="2999.97000"/>
        <PARAMETER NAME="C_ACTUAL_PFD" VALUE="11.11100"/>
        <PARAMETER NAME="Component_Name" VALUE="top_clkwiz_aclk_kernel_01_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="33.333"/>
        <PARAMETER NAME="PRIMITIVE_TYPE" VALUE="MMCM"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="true"/>
        <PARAMETER NAME="USE_DYN_RECONFIG_VEAM" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="CE_SYNC_EXT" VALUE="false"/>
        <PARAMETER NAME="SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="48.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED_FB" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW1" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW2" VALUE="false"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="true"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="CLKOUT_USED" VALUE="true,false,false,false,false,false,false"/>
        <PARAMETER NAME="CLKOUT_PORT" VALUE="clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_OUT_FREQUENCY" VALUE="500,100.000,100.000,100.000,100.000,100.000,100.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_PHASE" VALUE="0.000,0.000,0.000,0.000,0.000,0.000,0.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_DUTY_CYCLE" VALUE="50.000,50.000,50.000,50.000,50.000,50.000,50.000"/>
        <PARAMETER NAME="CLKOUT_DRIVES" VALUE="No_buffer,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"/>
        <PARAMETER NAME="CLKOUT_GROUPING" VALUE="Auto,Auto,Auto,Auto,Auto,Auto,Auto"/>
        <PARAMETER NAME="CLKOUT_MBUFGCE_MODE" VALUE="PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE"/>
        <PARAMETER NAME="CLKOUT_DYN_PS" VALUE="None,None,None,None,None,None,None"/>
        <PARAMETER NAME="CLKOUT_MATCHED_ROUTING" VALUE="false,false,false,false,false,false,false"/>
        <PARAMETER NAME="OVERRIDE_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="CLKFBOUT_MULT" VALUE="270.000000"/>
        <PARAMETER NAME="CLKFBOUT_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="DESKEW1_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW1_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW1_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW1_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW2_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW2_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="ZHOLD" VALUE="false"/>
        <PARAMETER NAME="CLKOUTFB_PHASE_CTRL" VALUE="None"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="6.000000"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT7_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CURRENT_PATH" VALUE="clk_wizard_v1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80043000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x80043FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="power_down" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_power_down">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="power_down"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="clk_kernel_01_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="33333332" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="blp_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="499994999" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="clk_in_kernel_01"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M07_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/blp/blp_logic/ulp_clocking/gnd1" HWVERSION="1.1" INSTANCE="blp_blp_logic_ulp_clocking_gnd1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="top_gnd1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_gnd1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="shutdown_clocks"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/blp_logic/ulp_clocking/shell_utils_ucc" HWVERSION="1.0" INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_ucc" VLNV="xilinx.com:ip:shell_utils_ucc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_NUM_CLOCKS" VALUE="2"/>
        <PARAMETER NAME="C_FREQ_CNT_REF_CLK_HZ" VALUE="33333"/>
        <PARAMETER NAME="C_EXT_TOG_ENABLE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_shell_utils_ucc_0"/>
        <PARAMETER NAME="NUM_CLOCKS" VALUE="2"/>
        <PARAMETER NAME="FREQ_CNT_REF_CLK_HZ" VALUE="33333"/>
        <PARAMETER NAME="EXT_TOG_ENABLE" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80030000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x8003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk_ctrl" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="33333332" DIR="I" NAME="aclk_freerun" SIGIS="clk" SIGNAME="blp_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="aclk_pcie" SIGIS="clk" SIGNAME="blp_cips_pl2_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl2_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn_ctrl" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="O" NAME="aclk_kernel_00" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_s_aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="499994999" DIR="O" NAME="aclk_kernel_01" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_s_aclk_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="O" NAME="aclk_kernel_cont_00" SIGIS="clk"/>
        <PORT CLKFREQUENCY="499994999" DIR="O" NAME="aclk_kernel_cont_01" SIGIS="clk"/>
        <PORT CLKFREQUENCY="299996999" DIR="O" NAME="aclk_ext_tog_kernel_00" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_00" PORT="clk"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_enable" PORT="clk"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_in" PORT="clk"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_out" PORT="clk"/>
            <CONNECTION INSTANCE="ulp" PORT="blp_s_aclk_ext_tog_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="499994999" DIR="O" NAME="aclk_ext_tog_kernel_01" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_01" PORT="clk"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_enable" PORT="clk"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_in" PORT="clk"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_out" PORT="clk"/>
            <CONNECTION INSTANCE="ulp" PORT="blp_s_aclk_ext_tog_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="clk_in_kernel_00" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="499994999" DIR="I" NAME="clk_in_kernel_01" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_kernel_00_locked" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_kernel_01_locked" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_tog_ctrl_kernel_00_enable" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_enable_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_enable" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_tog_ctrl_kernel_01_enable" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_enable_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_enable" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_tog_ctrl_kernel_00_in" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_in_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_in" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_tog_ctrl_kernel_01_in" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_in_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_in" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ext_tog_ctrl_kernel_00_out" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_ext_tog_ctrl_kernel_00_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_out" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ext_tog_ctrl_kernel_01_out" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_ext_tog_ctrl_kernel_01_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_out" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rst_async_kernel_00" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_rst_async_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_00" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rst_async_kernel_01" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_rst_async_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_01" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="power_down" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_power_down">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="power_down"/>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="power_down"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="shutdown_clocks" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_gnd1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_gnd1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_mgmt_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_mgmt_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_mgmt_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_mgmt_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_mgmt_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_mgmt_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_mgmt_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_rpu_M05_AXI" DATAWIDTH="32" NAME="S_AXI_CTRL_MGMT" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_mgmt_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_mgmt_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_mgmt_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_mgmt_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_mgmt_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_mgmt_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_mgmt_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_mgmt_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_mgmt_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_mgmt_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_mgmt_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_mgmt_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_mgmt_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_mgmt_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_mgmt_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_mgmt_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_mgmt_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/blp_logic/uuid_rom" HWVERSION="2.0" INSTANCE="blp_blp_logic_uuid_rom" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_uuid_rom" VLNV="xilinx.com:ip:shell_utils_uuid_rom:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEMORY_INIT" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="versal"/>
        <PARAMETER NAME="Component_Name" VALUE="top_uuid_rom_0"/>
        <PARAMETER NAME="C_INITIAL_UUID" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20102002000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x20102002FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_ic_plmgmt_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blp/blp_logic/xlconcat_pcie_irq" HWVERSION="2.1" INSTANCE="blp_blp_logic_xlconcat_pcie_irq" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="16"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="top_xlconcat_pcie_irq_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_gcq_u2a_0_irq_cq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="irq_cq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_gcq_u2a_1_irq_cq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="irq_cq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_gcq_u2a_2_irq_cq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="irq_cq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_gcq_u2a_3_irq_cq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="irq_cq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_irq_const_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_irq_const" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_xlconcat_pcie_irq_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_irq_shim" PORT="irq_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blp/blp_logic/xlconcat_uart_apu" HWVERSION="2.1" INSTANCE="blp_blp_logic_xlconcat_uart_apu" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="2"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="top_xlconcat_uart_apu_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_apu0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_uart_apu1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_xlconcat_uart_apu_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/blp/blp_logic/xlslice_kernel_interrupts" HWVERSION="1.0" INSTANCE="blp_blp_logic_xlslice_kernel_interrupts" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="top_xlslice_kernel_interrupts_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_irq_kernel_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_irq_kernel_00" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_xlslice_kernel_interrupts_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_slice_0_15" PORT="Din"/>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_slice_16_31" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="top_cips_0" BDTYPE="SBD" CONFIGURABLE="TRUE" COREREVISION="0" DRIVERMODE="SUBCORE" FULLNAME="/blp/cips" HARDIP="TRUE" HWVERSION="3.3" INSTANCE="blp_cips" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="versal_cips" SIM_BD="top_cips_0" VLNV="xilinx.com:ip:versal_cips:3.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=versal_cips;v=v3_3;d=pg352-cips.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="PS_PMC_CONFIG" VALUE="CLOCK_MODE Custom DDR_MEMORY_MODE Custom DESIGN_MODE 1 DEVICE_INTEGRITY_MODE Custom IO_CONFIG_MODE Custom PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 1 PMC_BANK_1_IO_STANDARD LVCMOS3.3 PMC_REF_CLK_FREQMHZ 33.3333333 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 101 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL1_REF_CTRL_FREQMHZ 33.3333333 PMC_CRP_PL2_REF_CTRL_FREQMHZ 250 PMC_USE_PMC_NOC_AXI0 1 PS_BANK_2_IO_STANDARD LVCMOS3.3 PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI1_ENABLE 1 PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI3_MASTER R5_0 PS_GEN_IPI4_ENABLE 1 PS_GEN_IPI4_MASTER R5_0 PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI5_MASTER R5_1 PS_GEN_IPI6_ENABLE 1 PS_GEN_IPI6_MASTER R5_1 PS_NUM_FABRIC_RESETS 1 PS_PCIE_EP_RESET1_IO {PMC_MIO 38} PS_PCIE_RESET {{ENABLE 1}} PS_PL_CONNECTIVITY_MODE Custom PS_USE_M_AXI_FPD 1 PS_M_AXI_FPD_DATA_WIDTH 32 PS_USE_M_AXI_LPD 1 PS_M_AXI_LPD_DATA_WIDTH 32 PS_USE_S_AXI_LPD 0 PS_USE_NOC_LPD_AXI0 1 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_PMCPL_CLK2 1 PS_USE_FPD_CCI_NOC 1 PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 1} {CH11 1} {CH12 1} {CH13 1} {CH14 1} {CH15 0} {CH2 1} {CH3 1} {CH4 1} {CH5 0} {CH6 0} {CH7 0} {CH8 1} {CH9 1}} PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 27}}} PMC_OSPI_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 30 .. 31}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 18 .. 20}}} PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 16 .. 17}}} PS_UART1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 20 .. 21}}} PS_TTC0_PERIPHERAL_ENABLE 1 PS_TTC1_PERIPHERAL_ENABLE 1 PS_TTC2_PERIPHERAL_ENABLE 1 PS_TTC3_PERIPHERAL_ENABLE 1 PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO44 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO45 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO46 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO47 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO48 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO49 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO50 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PS_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pulldown} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} SMON_INTERFACE_TO_USE PMBus SMON_PMBUS_ADDRESS 0x30 SMON_PMBUS_UNRESTRICTED 1 PS_PCIE1_PERIPHERAL_ENABLE 1 SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0 SMON_VOLTAGE_AVERAGING_SAMPLES 8 SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} PS_BOARD_INTERFACE Custom PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_PCIE2_PERIPHERAL_ENABLE 0"/>
        <PARAMETER NAME="PS_PMC_CONFIG_INTERNAL" VALUE="SMON_OT {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125}} SMON_PMBUS_ADDRESS 0x30 SMON_PMBUS_UNRESTRICTED 1 SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0 SMON_USER_TEMP {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE hysteresis}} SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_VOLTAGE_AVERAGING_SAMPLES 8 SMON_ALARMS Set_Alarms_On SMON_INTERFACE_TO_USE PMBus SMON_REFERENCE_SOURCE Internal SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 0} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_MEASUREMENT_COUNT 62 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_INT_MEASUREMENT_TH_HIGH 0 SMON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 18 .. 20}}} PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 295.833313 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 295.833313 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PS_SMON_PL_PORTS_ENABLE 0 SMON_TEMP_THRESHOLD 0 SMON_VAUX_IO_BANK MIO_BANK0 SMON_HI_PERF_MODE 1 PMC_QSPI_PERIPHERAL_ENABLE 0 PMC_QSPI_PERIPHERAL_MODE Single PMC_QSPI_PERIPHERAL_DATA_MODE x1 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 300 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_COHERENCY 0 PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4 PMC_REF_CLK_FREQMHZ 33.3333333 PMC_OSPI_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_CRP_OSPI_REF_CTRL_FREQMHZ 101 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 99.999992 PMC_OSPI_COHERENCY 0 PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_CRP_OSPI_REF_CTRL_SRCSEL NPLL PMC_CRP_OSPI_REF_CTRL_DIVISOR0 10 PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD0_SLOT_TYPE {SD 2.0} PMC_SD0_COHERENCY 0 PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_SPEED_MODE {default speed} PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 0 .. 11}}} PMC_SD1_SLOT_TYPE {SD 2.0} PMC_SD1_COHERENCY 0 PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_DATA_TRANSFER_MODE 4Bit PMC_SD1_SPEED_MODE {default speed} PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} BOOT_SECONDARY_PCIE_ENABLE 0 USE_UART0_IN_DEVICE_BOOT 0 PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO5 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO7 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO10 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} PMC_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO18 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO19 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO20 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO26 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO27 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO30 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO31 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO32 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO34 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO35 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO36 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO44 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO45 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO46 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO47 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO48 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO49 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO50 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pulldown} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO17 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO20 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO24 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PS_MIO25 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PS_USB3_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 27}}} PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_EXTMIO_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} PMC_TAMPER_GLITCHDETECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_ENABLE_1 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_1 0 PMC_TAMPER_SUP_0_31_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_ENABLE_2 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_2 0 PMC_TAMPER_SUP_0_31_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_ENABLE_3 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_3 0 PMC_TAMPER_SUP_0_31_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_SUP0 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_M_AXI_FPD_DATA_WIDTH 32 PS_M_AXI_LPD_DATA_WIDTH 32 PS_NUM_FABRIC_RESETS 1 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 1 PS_USE_S_AXI_ACE 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI1_ENABLE 1 PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI4_ENABLE 1 PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI6_ENABLE 1 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_MASTER R5_0 PS_GEN_IPI4_MASTER R5_0 PS_GEN_IPI5_MASTER R5_1 PS_GEN_IPI6_MASTER R5_1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_MASTER PSM PS_USE_APU_INTERRUPT 0 PS_USE_FTM_GPI 0 PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 1} {CH11 1} {CH12 1} {CH13 1} {CH14 1} {CH15 0} {CH2 1} {CH3 1} {CH4 1} {CH5 0} {CH6 0} {CH7 0} {CH8 1} {CH9 1}} PS_USE_APU_EVENT_BUS 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PMC_NOC_AXI0 1 PMC_USE_NOC_PMC_AXI1 0 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE_PMC_NOC_AXI3 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_FPD_CCI_NOC 1 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_NOC_LPD_AXI0 1 AURORA_LINE_RATE_GPBS 12.5 DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRACE_WIDTH 2Bit PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_STM 0 PS_USE_TRACE_ATB 0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 394.444427 PMC_CRP_CFU_REF_CTRL_DIVISOR0 3 PMC_CRP_CFU_REF_CTRL_FREQMHZ 400 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_RAM_CFU_REF_CTRL_CSCAN_ACT_FREQMHZ 100 PMC_RAM_CFU_REF_CTRL_CSCAN_DIVISOR0 3 PMC_RAM_CFU_REF_CTRL_CSCAN_FREQMHZ 300 PMC_RAM_CFU_REF_CTRL_CSCAN_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 32.870369 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 131.481476 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 99.999992 PMC_CRP_I2C_REF_CTRL_DIVISOR0 10 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL NPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 147.916656 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 8 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 295.833313 PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 2 PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 99.999992 PMC_CRP_PL0_REF_CTRL_DIVISOR0 10 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL0_REF_CTRL_SRCSEL NPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 33.333332 PMC_CRP_PL1_REF_CTRL_DIVISOR0 30 PMC_CRP_PL1_REF_CTRL_FREQMHZ 33.3333333 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 249.999985 PMC_CRP_PL2_REF_CTRL_DIVISOR0 4 PMC_CRP_PL2_REF_CTRL_FREQMHZ 250 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 334 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 71 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PSPMC_MANUAL_CLK_ENABLE 0 PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1400.000000 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1400 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 84 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 394.444427 PS_CRF_DBG_FPD_CTRL_DIVISOR0 3 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 147.916656 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 8 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.999939 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 824.999939 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 2 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 825 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 591.666626 PS_CRL_CPU_R5_CTRL_DIVISOR0 2 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 394.444427 PS_CRL_DBG_LPD_CTRL_DIVISOR0 3 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 394.444427 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 3 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 4 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL NPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 4 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL NPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 2 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL NPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 99.999992 PS_CRL_I2C0_REF_CTRL_DIVISOR0 5 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL NPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 99.999992 PS_CRL_I2C1_REF_CTRL_DIVISOR0 5 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL NPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.999985 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 2 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 149.999985 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 11 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL RPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 591.666626 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 394.444427 PS_CRL_PSM_REF_CTRL_DIVISOR0 3 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL PPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 2 PS_CRL_RPLL_CTRL_FBDIV 99 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999992 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 5 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL NPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 99.999992 PS_CRL_UART0_REF_CTRL_DIVISOR0 5 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL NPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 99.999992 PS_CRL_UART1_REF_CTRL_DIVISOR0 5 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL NPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_TTC0_REF_CTRL_ACT_FREQMHZ 149.999985 PS_TTC0_REF_CTRL_FREQMHZ 149.999985 PS_TTC1_REF_CTRL_ACT_FREQMHZ 149.999985 PS_TTC1_REF_CTRL_FREQMHZ 149.999985 PS_TTC2_REF_CTRL_ACT_FREQMHZ 149.999985 PS_TTC2_REF_CTRL_FREQMHZ 149.999985 PS_TTC3_REF_CTRL_ACT_FREQMHZ 149.999985 PS_TTC3_REF_CTRL_FREQMHZ 149.999985 PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS3.3 PMC_CIPS_MODE ADVANCE PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.999939 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_HSM0_CLK_OUT_ENABLE 0 PMC_HSM1_CLK_OUT_ENABLE 0 PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS {OSPI#OSPI#OSPI#OSPI#OSPI#OSPI#OSPI#OSPI#OSPI#OSPI#OSPI##GPIO 0######sysmon_i2c#sysmon_i2c#sysmon_i2c######pmc_i2c#pmc_i2c###LPD_I2C0#LPD_I2C0#######PCIE#GPIO 1#GPIO 1#GPIO 1#GPIO 1#GPIO 1#GPIO 1#GPIO 1#GPIO 1#GPIO 1#GPIO 1#GPIO 1#GPIO 1#######GPIO 2###########UART 0#UART 0###UART 1#UART 1###LPD_I2C1#LPD_I2C1} PMC_MIO_TREE_SIGNALS ospi_clk#ospi_io[0]#ospi_io[1]#ospi_io[2]#ospi_io[3]#ospi_io[4]#ospi_ds#ospi_io[5]#ospi_io[6]#ospi_io[7]#ospi0_cs_b##gpio_0_pin[12]######scl#sda#smbalert######scl#sda###scl#sda#######reset1_n#gpio_1_pin[39]#gpio_1_pin[40]#gpio_1_pin[41]#gpio_1_pin[42]#gpio_1_pin[43]#gpio_1_pin[44]#gpio_1_pin[45]#gpio_1_pin[46]#gpio_1_pin[47]#gpio_1_pin[48]#gpio_1_pin[49]#gpio_1_pin[50]#######gpio_2_pin[5]###########rxd#txd###txd#rxd###scl#sda PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_USE_CFU_SEU 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_BANK_2_IO_STANDARD LVCMOS3.3 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 16 .. 17}}} PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 37}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 49}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PMC_GPO_WIDTH 32 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPI_ENABLE 0 PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_GPIO_EMIO_WIDTH 32 PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 30 .. 31}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_M_AXI_GP4_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_PCIE1_PERIPHERAL_ENABLE 1 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_EP_RESET1_IO {PMC_MIO 38} PS_PCIE_EP_RESET2_IO None PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 1}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_DONE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TRISTATE_INVERTED 1 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 1 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 1 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 1 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 1 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 16 .. 17}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 20 .. 21}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_PMCPL_CLK2 1 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_MEM_SCAN 0 SEM_NPI_SCAN 0 PL_SEM_GPIO_ENABLE 0 SEM_ERROR_HANDLE_OPTIONS {Detect &amp; Correct} SEM_EVENT_LOG_OPTIONS {Log &amp; Notify} SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER {Immediate Start} SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AFTER {Immediate Start} SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 preset None SUBPRESET1 Custom PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_CORE_SUBSYSTEM_LOAD 10 PS_R5_LOAD 90 PS_LPD_INTERCONNECT_LOAD 90 PS_FPD_INTERCONNECT_LOAD 90 PS_A72_LOAD 90 PS_R5_ACTIVE_BLOCKS 2 PS_TCM_ACTIVE_BLOCKS 2 PS_OCM_ACTIVE_BLOCKS 1 PS_A72_ACTIVE_BLOCKS 2 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_FIXED_IO 0 PS_BOARD_INTERFACE Custom DESIGN_MODE 1 BOOT_MODE Custom CLOCK_MODE Custom DDR_MEMORY_MODE Custom DEBUG_MODE Custom IO_CONFIG_MODE Custom PS_PL_CONNECTIVITY_MODE Custom DEVICE_INTEGRITY_MODE Custom PS_UNITS_MODE Custom COHERENCY_MODE Custom PERFORMANCE_MODE Custom POWER_REPORTING_MODE Custom CPM_PCIE0_MODES None CPM_PCIE1_MODES None CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH X4 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X4 PCIE_APERTURES_SINGLE_ENABLE 1 PCIE_APERTURES_DUAL_ENABLE 0 PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} PMC_WDT_PERIOD 100 PS_PL_PASS_AXPROT_VALUE 0 CPM_PCIE0_TANDEM None PS_TIE_MJTAG_TCK_TO_GND 1 PS_USE_MJTAG_TCK_TIE_OFF 0 OT_EAM_RESP SRST JTAG_USERCODE 0x0 PMC_GLITCH_CONFIG {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_1 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_2 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_3 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_OT_CHECK {{DELAY 0} {ENABLE 1}} PS_KAT_ENABLE 1 PS_KAT_ENABLE_1 1 PS_KAT_ENABLE_2 1 PS_KAT_ENABLE_3 1 PMC_CLKMON0_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} SLR1_PMC_HSM0_CLK_ENABLE 1 SLR1_PMC_HSM1_CLK_ENABLE 1 SLR1_PMC_HSM0_CLK_OUT_ENABLE 0 SLR1_PMC_HSM1_CLK_OUT_ENABLE 0 SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR2_PMC_HSM0_CLK_ENABLE 1 SLR2_PMC_HSM1_CLK_ENABLE 1 SLR2_PMC_HSM0_CLK_OUT_ENABLE 0 SLR2_PMC_HSM1_CLK_OUT_ENABLE 0 SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR3_PMC_HSM0_CLK_ENABLE 1 SLR3_PMC_HSM1_CLK_ENABLE 1 SLR3_PMC_HSM0_CLK_OUT_ENABLE 0 SLR3_PMC_HSM1_CLK_OUT_ENABLE 0 SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 PS_GEM0_TSU_INC_CTRL 3 "/>
        <PARAMETER NAME="PS_PMC_CONFIG_APPLIED" VALUE="1"/>
        <PARAMETER NAME="CPM_CONFIG" VALUE="CPM_PCIE0_AXIBAR_NUM 6 CPM_PCIE0_FUNCTIONAL_MODE QDMA CPM_PCIE0_MODE_SELECTION Advanced CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED Extended_Large CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE0_MAX_LINK_SPEED 16.0_GT/s CPM_PCIE0_MODES DMA CPM_PCIE0_PF0_SUB_CLASS_VALUE 00 CPM_PCIE0_PF1_SUB_CLASS_VALUE 00 CPM_PCIE0_PF0_BASE_CLASS_VALUE 12 CPM_PCIE0_PF1_BASE_CLASS_VALUE 12 CPM_PCIE0_PF0_CFG_DEV_ID 5048 CPM_PCIE0_PF1_CFG_DEV_ID 5049 CPM_PCIE0_PF0_CFG_SUBSYS_ID e CPM_PCIE0_PF1_CFG_SUBSYS_ID e CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 1 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 1 CPM_PCIE0_CFG_EXT_IF 1 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 0 CPM_PCIE0_ACS_CAP_ON 1 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 1 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 1 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 1 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Megabytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 256 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_QDMA_64BIT 1 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 1 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 1 CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 128 CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000020100000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000008000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x000000803FFFFFFFF CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000008040000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x000000807FFFFFFFF CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000008080000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x00000080BFFFFFFFF CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x00000080C0000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x00000080FFFFFFFFF CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000008100000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x000000813FFFFFFFF CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000008140000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x000000817FFFFFFFF CPM_PCIE0_PF1_BAR0_QDMA_64BIT 1 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 1 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 1 CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 128 CPM_PCIE0_PF1_BAR0_QDMA_TYPE DMA CPM_PCIE0_PF1_BAR2_QDMA_64BIT 1 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 1 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 1 CPM_PCIE0_PF1_BAR2_QDMA_SCALE Megabytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 128 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000020200000000 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_MSI_X_OPTIONS MSI-X_Internal CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 2000 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 1F CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 2000 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 1F CPM_PCIE0_TL_PF_ENABLE_REG 2"/>
        <PARAMETER NAME="CPM_CONFIG_INTERNAL" VALUE="PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_PCIE_RESET_ENABLE 0 PS_HSDP_REFCLK_LOC Auto PS_HSDP_MODE NONE PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_EGRESS_TRAFFIC JTAG AURORA_LINE_RATE_GPBS 10.0 GT_REFCLK_MHZ 156.25 PS_USE_PS_NOC_PCI_0 1 PS_USE_PS_NOC_PCI_1 1 PS_USE_NOC_PS_PCI_0 1 CPM_DESIGN_USE_MODE 4 CPM_USE_MODES None BOOT_SECONDARY_PCIE_ENABLE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_CLRERR_LANE_MARGIN 0 CPM_SHARE_GTREFCLK 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_PERIPHERAL_EN 1 CPM_CCIX_GUI_EN 0 CPM_CDO_EN 0 CPM_PIPE_INTF_EN 0 CPM_PIPESIM_CLK_MASTER 0 CPM_PERIPHERAL_TEST_EN 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_DMA_IS_MM_ONLY 0 CPM_CCIX_IS_MM_ONLY 0 CPM_PCIE0_XDMA_EDGE_INTERRUPT 0 CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_AUX0_REF_CTRL_FREQMHZ 900 CPM_AUX1_REF_CTRL_FREQMHZ 900 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX1_REF_CTRL_DIVISOR0 2 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x11000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_CCIX_RP_EN 0 CPM_CCIX_SELECT_AGENT None CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_XPIPE_0_MODE 1 CPM_XPIPE_1_MODE 1 CPM_XPIPE_2_MODE 0 CPM_XPIPE_3_MODE 0 CPM_XPIPE_0_RSVD 0 CPM_XPIPE_1_RSVD 0 CPM_XPIPE_2_RSVD 0 CPM_XPIPE_3_RSVD 0 CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_0_CLK_CFG 1044480 CPM_XPIPE_1_CLK_CFG 1048320 CPM_XPIPE_2_CLK_CFG 0 CPM_XPIPE_3_CLK_CFG 0 CPM_XPIPE_0_CLKDLY_CFG 268485632 CPM_XPIPE_1_CLKDLY_CFG 33557632 CPM_XPIPE_2_CLKDLY_CFG 0 CPM_XPIPE_3_CLKDLY_CFG 0 CPM_XPIPE_0_REG_CFG 8146 CPM_XPIPE_1_REG_CFG 8137 CPM_XPIPE_2_REG_CFG 0 CPM_XPIPE_3_REG_CFG 0 CPM_XPIPE_0_LINK0_CFG X8 CPM_XPIPE_1_LINK0_CFG X8 CPM_XPIPE_2_LINK0_CFG DISABLE CPM_XPIPE_3_LINK0_CFG DISABLE CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_0_INSTANTIATED 1 CPM_XPIPE_1_INSTANTIATED 1 CPM_XPIPE_2_INSTANTIATED 0 CPM_XPIPE_3_INSTANTIATED 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE0_MODES DMA CPM_PCIE1_MODES None CPM_PCIE0_TANDEM None CPM_PCIE1_TANDEM None CPM_PCIE0_TL_PF_ENABLE_REG 2 CPM_PCIE1_TL_PF_ENABLE_REG 1 CPM_PCIE0_EN_PARITY 0 CPM_PCIE1_EN_PARITY 0 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE0_AXIBAR_NUM 6 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_CONTROLLER_ENABLE 1 CPM_PCIE1_CONTROLLER_ENABLE 0 CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE0_LANE_REVERSAL_EN 1 CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_MODE_SELECTION Advanced CPM_PCIE1_MODE_SELECTION Basic CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_FUNCTIONAL_MODE QDMA CPM_PCIE1_FUNCTIONAL_MODE None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED Extended_Large CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT Disabled CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE1_CORE_CLK_FREQ 250 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE0_USER_CLK_FREQ 250_MHz CPM_PCIE1_USER_CLK_FREQ 125_MHz CPM_PCIE0_USER_CLK2_FREQ 500_MHz CPM_PCIE1_USER_CLK2_FREQ 125_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE_CHANNELS_FOR_POWER 1 CPM_PCIE0_MODE0_FOR_POWER CPM_STREAM_W_DMA CPM_PCIE1_MODE1_FOR_POWER NONE CPM_PCIE0_LINK_WIDTH0_FOR_POWER 8 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN4 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN1 CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_MAX_LINK_SPEED 16.0_GT/s CPM_PCIE1_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE0_PF0_CLASS_CODE 0x120000 CPM_PCIE1_PF0_CLASS_CODE 0x058000 CPM_PCIE0_PF1_CLASS_CODE 0x120000 CPM_PCIE1_PF1_CLASS_CODE 0x000 CPM_PCIE0_PF2_CLASS_CODE 0x000 CPM_PCIE1_PF2_CLASS_CODE 0x000 CPM_PCIE0_PF3_CLASS_CODE 0x000 CPM_PCIE1_PF3_CLASS_CODE 0x000 CPM_PCIE0_PF0_SUB_CLASS_VALUE 00 CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_SUB_CLASS_VALUE 00 CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_BASE_CLASS_VALUE 12 CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_BASE_CLASS_VALUE 12 CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU RAM CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 1 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 512_bytes CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE1_PF1_VEND_ID 0 CPM_PCIE0_PF2_VEND_ID 0 CPM_PCIE1_PF2_VEND_ID 0 CPM_PCIE0_PF3_VEND_ID 0 CPM_PCIE1_PF3_VEND_ID 0 CPM_PCIE0_PF0_CFG_DEV_ID 5048 CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF1_CFG_DEV_ID 5049 CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE0_PF2_CFG_DEV_ID 0 CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE0_PF3_CFG_DEV_ID 0 CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID e CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF1_CFG_SUBSYS_ID e CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE0_PF2_CFG_SUBSYS_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE0_PF3_CFG_SUBSYS_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 1 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE1_EDR_IF 0 CPM_PCIE0_PASID_IF 0 CPM_PCIE1_PASID_IF 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE0_CFG_EXT_IF 1 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 1 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 0 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_ENABLED 1 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 1 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 1 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 1 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 1 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 1 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 1 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE0_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE0_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE0_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR2_ENABLED 1 CPM_PCIE1_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_ENABLED 1 CPM_PCIE1_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE1_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE1_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 1 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 1 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 1 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 1 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 1 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_SIZE 256 CPM_PCIE0_PF1_BAR0_QDMA_SIZE 128 CPM_PCIE0_PF2_BAR0_QDMA_SIZE 128 CPM_PCIE0_PF3_BAR0_QDMA_SIZE 128 CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_SIZE 128 CPM_PCIE0_PF1_BAR2_QDMA_SIZE 128 CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SIZE 256 CPM_PCIE1_PF0_BAR0_SIZE 128 CPM_PCIE0_PF1_BAR0_SIZE 128 CPM_PCIE1_PF1_BAR0_SIZE 128 CPM_PCIE0_PF2_BAR0_SIZE 128 CPM_PCIE1_PF2_BAR0_SIZE 128 CPM_PCIE0_PF3_BAR0_SIZE 128 CPM_PCIE1_PF3_BAR0_SIZE 128 CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR2_SIZE 128 CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SIZE 128 CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_QDMA_TYPE DMA CPM_PCIE0_PF2_BAR0_QDMA_TYPE DMA CPM_PCIE0_PF3_BAR0_QDMA_TYPE DMA CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 1 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 1 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 1 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 1 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_64BIT 1 CPM_PCIE1_PF0_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_64BIT 1 CPM_PCIE1_PF1_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE1_PF2_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE1_PF3_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR2_64BIT 1 CPM_PCIE1_PF0_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_64BIT 1 CPM_PCIE1_PF1_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE1_PF2_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE1_PF3_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SCALE Megabytes CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SCALE Megabytes CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SCALE Megabytes CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SCALE Megabytes CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000008000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x000000803FFFFFFFF CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000008040000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x000000807FFFFFFFF CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000008080000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x00000080BFFFFFFFF CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x00000080C0000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x00000080FFFFFFFFF CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000008100000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x000000813FFFFFFFF CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000008140000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x000000817FFFFFFFF CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000020100000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000020200000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_MSIX_RP_ENABLED 0 CPM_PCIE1_MSIX_RP_ENABLED 1 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE0_VFG0_MSIX_ENABLED 0 CPM_PCIE1_VFG0_MSIX_ENABLED 0 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE0_VFG1_MSIX_ENABLED 0 CPM_PCIE1_VFG1_MSIX_ENABLED 0 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE0_VFG2_MSIX_ENABLED 0 CPM_PCIE1_VFG2_MSIX_ENABLED 0 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE0_VFG3_MSIX_ENABLED 0 CPM_PCIE1_VFG3_MSIX_ENABLED 0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 1F CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 1F CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 2000 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 2000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 2000 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 2000 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 1400 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 1400 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 1400 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 1400 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_1:0 CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_MSI_X_OPTIONS MSI-X_Internal CPM_PCIE1_MSI_X_OPTIONS MSI-X_External CPM_PCIE0_PF0_MSI_ENABLED 0 CPM_PCIE1_PF0_MSI_ENABLED 1 CPM_PCIE0_PF1_MSI_ENABLED 0 CPM_PCIE1_PF1_MSI_ENABLED 0 CPM_PCIE0_PF2_MSI_ENABLED 0 CPM_PCIE1_PF2_MSI_ENABLED 0 CPM_PCIE0_PF3_MSI_ENABLED 0 CPM_PCIE1_PF3_MSI_ENABLED 0 CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0x0025 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_ACS_CAP_ON 1 CPM_PCIE1_ACS_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_ON 1 CPM_PCIE1_PF0_PL16_CAP_ON 0 CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 1 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 1 CPM_PCIE1_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 1 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE Address_Aligned CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_WIDTH 512 CPM_PCIE1_AXISTEN_IF_WIDTH 64 CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_DATA_WIDTH 512bits CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE1_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE1_DSC_BYPASS_WR 0 CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_XDMA_TL_PF_VISIBLE 1 CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_NUM_USR_IRQ 0 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_PFx_MSI_ENABLED 0 CPM_PCIE1_PFx_MSI_ENABLED 1"/>
        <PARAMETER NAME="XRAM_CONFIG" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="XRAM_CONFIG_INTERNAL" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="PS_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DESIGN_MODE" VALUE="1"/>
        <PARAMETER NAME="BOOT_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CLOCK_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DDR_MEMORY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DDR_MEMORY_MODE_1" VALUE="Custom"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="IO_CONFIG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_PL_CONNECTIVITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DEVICE_INTEGRITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="Component_Name" VALUE="top_cips_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="O" NAME="pl0_ref_clk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="aclk8"/>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="aclk0"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_blp_dbg_hub" PORT="aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_plmgmt" PORT="aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_pluser" PORT="aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_apu1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio_sync" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="aclk_ctrl"/>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S0_AXI_ACLK"/>
            <CONNECTION INSTANCE="blp_blp_logic_pf_mailbox" PORT="S1_AXI_ACLK"/>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ctrl"/>
            <CONNECTION INSTANCE="blp_blp_logic_uuid_rom" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="blp_cips" PORT="m_axi_fpd_aclk"/>
            <CONNECTION INSTANCE="blp_cips" PORT="m_axi_lpd_aclk"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_pr_reset_00" PORT="clk"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_irq_kernel_00" PORT="clk"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="aclk"/>
            <CONNECTION INSTANCE="blp_shell_utils_remap_0" PORT="AXI_ACLK"/>
            <CONNECTION INSTANCE="blp_shell_utils_remap_1" PORT="AXI_ACLK"/>
            <CONNECTION INSTANCE="ulp" PORT="blp_s_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="33333332" DIR="O" NAME="pl1_ref_clk" SIGIS="clk" SIGNAME="blp_cips_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" PORT="clk_in1"/>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" PORT="clk_in1"/>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249999985" DIR="O" NAME="pl2_ref_clk" SIGIS="clk" SIGNAME="blp_cips_pl2_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_s_aclk_pcie_00"/>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="aclk1"/>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_pcie_reset_gpio_sync" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_pcie"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_pcie_reset_00" PORT="clk"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_irq_dbg_fw_00" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pl0_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_cips_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="m_axi_fpd_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="m_axi_lpd_aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="O" NAME="fpd_cci_noc_axi0_clk" SIGIS="clk" SIGNAME="blp_cips_fpd_cci_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="aclk2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="O" NAME="fpd_cci_noc_axi1_clk" SIGIS="clk" SIGNAME="blp_cips_fpd_cci_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="aclk3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="O" NAME="fpd_cci_noc_axi2_clk" SIGIS="clk" SIGNAME="blp_cips_fpd_cci_noc_axi2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="aclk4"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824999939" DIR="O" NAME="fpd_cci_noc_axi3_clk" SIGIS="clk" SIGNAME="blp_cips_fpd_cci_noc_axi3_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="aclk5"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="591666626" DIR="O" NAME="lpd_axi_noc_clk" SIGIS="clk" SIGNAME="blp_cips_lpd_axi_noc_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="aclk7"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="O" NAME="pmc_axi_noc_axi0_clk" SIGIS="clk" SIGNAME="blp_cips_pmc_axi_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="aclk6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_m2r_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_m2r" PORT="irq_sq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq1" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_r2a_irq_cq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="irq_cq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq2" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gate_user_or_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gate_user_or" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq3" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_axi_uart_rpu_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_uart_rpu" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq4" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="blp_dfx_decoupling_ip_irq_dbg_fw_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_irq_dbg_fw_00" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq8" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_r2a_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_r2a" PORT="irq_sq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq9" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_ert_support_axi_intc_0_31_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq10" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_axi_intc_uart_apu_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_intc_uart_apu" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq11" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_0_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_0" PORT="irq_sq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq12" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_1_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_1" PORT="irq_sq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq13" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_2_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_2" PORT="irq_sq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq14" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="blp_blp_logic_gcq_u2a_3_irq_sq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_gcq_u2a_3" PORT="irq_sq"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="noc_cpm_pcie_axi0_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="cpm_pcie_noc_axi0_clk" SIGIS="clk" SIGNAME="blp_cips_cpm_pcie_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="aclk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="cpm_pcie_noc_axi1_clk" SIGIS="clk" SIGNAME="blp_cips_cpm_pcie_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="pcie0_user_clk" SIGIS="clk" SIGNAME="blp_cips_pcie0_user_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pcie_reset_sync" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="aclk_pcie"/>
            <CONNECTION INSTANCE="blp_flr_function_ff" PORT="clk"/>
            <CONNECTION INSTANCE="blp_flr_set_ff" PORT="clk"/>
            <CONNECTION INSTANCE="blp_irq_shim" PORT="clk"/>
            <CONNECTION INSTANCE="blp_qdma_shim" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pcie0_user_lnk_up" SIGIS="undef" SIGNAME="blp_cips_pcie0_user_lnk_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_force_reset_not_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cpm_misc_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="cpm_cor_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="cpm_uncor_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="cpm_irq0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="cpm_irq1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="dma0_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="dma0_soft_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_awlock" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_wlast" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_arlock" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_rlast" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_FPD_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_FPD_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_apu_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_apu" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_LPD_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_LPD_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_LPD_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_LPD_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_LPD_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_LPD_awlock" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_LPD_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_LPD_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_LPD_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_LPD_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_LPD_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_LPD_wlast" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_LPD_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_LPD_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_LPD_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_LPD_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_LPD_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_LPD_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_LPD_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_LPD_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_LPD_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_LPD_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_LPD_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_LPD_arlock" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_LPD_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_LPD_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_LPD_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_LPD_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_LPD_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_LPD_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_LPD_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_LPD_rlast" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_LPD_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_LPD_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_LPD_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_LPD_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_LPD_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_LPD_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_LPD_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_ic_rpu_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_ic_rpu" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_awlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_0_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_arlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_awlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_1_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_1_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_1_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_arlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_1_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_1_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_2_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_2_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_awlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_2_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_2_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_2_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_2_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_2_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_arlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_2_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_2_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_3_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_3_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_awlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_3_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_3_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_3_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_3_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_3_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_arlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_3_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_3_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="LPD_AXI_NOC_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="LPD_AXI_NOC_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="LPD_AXI_NOC_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="LPD_AXI_NOC_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_awlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="LPD_AXI_NOC_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="LPD_AXI_NOC_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="LPD_AXI_NOC_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="LPD_AXI_NOC_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="LPD_AXI_NOC_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="LPD_AXI_NOC_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="LPD_AXI_NOC_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="LPD_AXI_NOC_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="LPD_AXI_NOC_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_arlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LPD_AXI_NOC_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="LPD_AXI_NOC_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="LPD_AXI_NOC_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="LPD_AXI_NOC_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="LPD_AXI_NOC_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LPD_AXI_NOC_0_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LPD_AXI_NOC_0_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="LPD_AXI_NOC_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S07_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S07_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="PMC_NOC_AXI_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="PMC_NOC_AXI_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PMC_NOC_AXI_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_arlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_arregion" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="PMC_NOC_AXI_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="PMC_NOC_AXI_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="PMC_NOC_AXI_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PMC_NOC_AXI_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_awlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="PMC_NOC_AXI_0_awregion" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="PMC_NOC_AXI_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="PMC_NOC_AXI_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="PMC_NOC_AXI_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_wid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="PMC_NOC_AXI_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="PMC_NOC_AXI_0_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PMC_NOC_AXI_0_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PMC_NOC_AXI_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="PMC_NOC_AXI_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PMC_NOC_AXI_0_buser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="PMC_NOC_AXI_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PMC_NOC_AXI_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="PMC_NOC_AXI_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="PMC_NOC_AXI_0_ruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PMC_NOC_AXI_0_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="NOC_CPM_PCIE_0_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="NOC_CPM_PCIE_0_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="NOC_CPM_PCIE_0_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="NOC_CPM_PCIE_0_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="NOC_CPM_PCIE_0_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="NOC_CPM_PCIE_0_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="NOC_CPM_PCIE_0_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="NOC_CPM_PCIE_0_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="NOC_CPM_PCIE_0_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="17" NAME="NOC_CPM_PCIE_0_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="NOC_CPM_PCIE_0_arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="NOC_CPM_PCIE_0_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="NOC_CPM_PCIE_0_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="NOC_CPM_PCIE_0_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="NOC_CPM_PCIE_0_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="NOC_CPM_PCIE_0_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="NOC_CPM_PCIE_0_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="NOC_CPM_PCIE_0_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="NOC_CPM_PCIE_0_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="NOC_CPM_PCIE_0_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="17" NAME="NOC_CPM_PCIE_0_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="NOC_CPM_PCIE_0_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="NOC_CPM_PCIE_0_bready" SIGIS="undef"/>
        <PORT DIR="I" NAME="NOC_CPM_PCIE_0_rready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="NOC_CPM_PCIE_0_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="NOC_CPM_PCIE_0_wlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="NOC_CPM_PCIE_0_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="NOC_CPM_PCIE_0_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="NOC_CPM_PCIE_0_arready" SIGIS="undef"/>
        <PORT DIR="O" NAME="NOC_CPM_PCIE_0_awready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="NOC_CPM_PCIE_0_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="NOC_CPM_PCIE_0_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="NOC_CPM_PCIE_0_bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="NOC_CPM_PCIE_0_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="NOC_CPM_PCIE_0_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="NOC_CPM_PCIE_0_rlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="NOC_CPM_PCIE_0_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="NOC_CPM_PCIE_0_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="NOC_CPM_PCIE_0_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="CPM_PCIE_NOC_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CPM_PCIE_NOC_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CPM_PCIE_NOC_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_arlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="CPM_PCIE_NOC_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="CPM_PCIE_NOC_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CPM_PCIE_NOC_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CPM_PCIE_NOC_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_awlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="CPM_PCIE_NOC_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="CPM_PCIE_NOC_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_0_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="CPM_PCIE_NOC_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="CPM_PCIE_NOC_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="CPM_PCIE_NOC_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="CPM_PCIE_NOC_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="CPM_PCIE_NOC_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="CPM_PCIE_NOC_0_ruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CPM_PCIE_NOC_0_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_0_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="CPM_PCIE_NOC_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CPM_PCIE_NOC_1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_1_arid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CPM_PCIE_NOC_1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_arlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="CPM_PCIE_NOC_1_aruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_arvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="CPM_PCIE_NOC_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CPM_PCIE_NOC_1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_1_awid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CPM_PCIE_NOC_1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_awlock" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CPM_PCIE_NOC_1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CPM_PCIE_NOC_1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="CPM_PCIE_NOC_1_awuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_awvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_bready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_rready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="CPM_PCIE_NOC_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_wlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="CPM_PCIE_NOC_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPM_PCIE_NOC_1_wvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_arready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_awready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="CPM_PCIE_NOC_1_bid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="CPM_PCIE_NOC_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_bvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="CPM_PCIE_NOC_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="CPM_PCIE_NOC_1_rid" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_rlast" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="CPM_PCIE_NOC_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_rvalid" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="CPM_PCIE_NOC_1_ruser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CPM_PCIE_NOC_1_wuser" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CPM_PCIE_NOC_1_wready" SIGIS="undef" SIGNAME="blp_axi_noc_ic_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="PCIE0_GT_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_PCIE0_GT_grx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="gt_pciea0_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PCIE0_GT_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_PCIE0_GT_gtx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="gt_pciea0_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="PCIE0_GT_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_PCIE0_GT_grx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="gt_pciea0_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PCIE0_GT_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_PCIE0_GT_gtx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="gt_pciea0_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pcie0_cfg_ext_read_received" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_read_received">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_pcie4_cfg_ext_read_received"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pcie0_cfg_ext_write_received" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_write_received">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_pcie4_cfg_ext_write_received"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pcie0_cfg_ext_write_data" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_pcie4_cfg_ext_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pcie0_cfg_ext_read_data_valid" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_read_data_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_pcie4_cfg_ext_read_data_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="pcie0_cfg_ext_function_number" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_function_number">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_pcie4_cfg_ext_function_number"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="pcie0_cfg_ext_register_number" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_register_number">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_pcie4_cfg_ext_register_number"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pcie0_cfg_ext_read_data" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_read_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_pcie4_cfg_ext_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="pcie0_cfg_ext_write_byte_enable" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_hw_discovery_s_pcie4_cfg_ext_write_byte_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_hw_discovery" PORT="s_pcie4_cfg_ext_write_byte_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma0_mgmt_cpl_vld" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_mgmt_req_rdy" SIGIS="undef"/>
        <PORT DIR="I" NAME="dma0_mgmt_cpl_rdy" SIGIS="undef"/>
        <PORT DIR="I" NAME="dma0_mgmt_req_vld" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="dma0_mgmt_cpl_sts" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="dma0_mgmt_cpl_dat" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="dma0_mgmt_req_cmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="dma0_mgmt_req_fnc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="dma0_mgmt_req_msc" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="dma0_mgmt_req_adr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="dma0_mgmt_req_dat" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_st_rx_msg_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_st_rx_msg_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="dma0_st_rx_msg_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="dma0_st_rx_msg_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_dsc_crdt_in_rdy" SIGIS="undef"/>
        <PORT DIR="I" NAME="dma0_dsc_crdt_in_sel" SIGIS="undef"/>
        <PORT DIR="I" NAME="dma0_dsc_crdt_in_valid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="10" NAME="dma0_dsc_crdt_in_qid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="dma0_dsc_crdt_in_crdt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_usr_irq_fail" SIGIS="undef"/>
        <PORT DIR="I" NAME="dma0_usr_irq_valid" SIGIS="undef" SIGNAME="blp_qdma_shim_usr_irq_in_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_qdma_shim" PORT="usr_irq_in_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma0_usr_irq_ack" SIGIS="undef" SIGNAME="blp_cips_dma0_usr_irq_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_qdma_shim" PORT="usr_irq_out_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="dma0_usr_irq_vec" RIGHT="0" SIGIS="undef" SIGNAME="blp_qdma_shim_usr_irq_in_vec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_qdma_shim" PORT="usr_irq_in_vec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dma0_usr_irq_fnc" RIGHT="0" SIGIS="undef" SIGNAME="blp_qdma_shim_usr_irq_in_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_qdma_shim" PORT="usr_irq_in_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma0_tm_dsc_sts_mm" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_tm_dsc_sts_qen" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_tm_dsc_sts_byp" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_tm_dsc_sts_dir" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_tm_dsc_sts_error" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_tm_dsc_sts_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_tm_dsc_sts_qinv" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_tm_dsc_sts_irq_arm" SIGIS="undef"/>
        <PORT DIR="I" NAME="dma0_tm_dsc_sts_rdy" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="dma0_tm_dsc_sts_qid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dma0_tm_dsc_sts_avl" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="dma0_tm_dsc_sts_port_id" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dma0_usr_flr_set" SIGIS="undef" SIGNAME="blp_cips_dma0_usr_flr_set">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_flr_set_ff" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dma0_usr_flr_clear" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="dma0_usr_flr_fnc" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_dma0_usr_flr_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_flr_function_ff" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dma0_usr_flr_done_vld" SIGIS="undef" SIGNAME="blp_flr_set_ff_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_flr_set_ff" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dma0_usr_flr_done_fnc" RIGHT="0" SIGIS="undef" SIGNAME="blp_flr_function_ff_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_flr_function_ff" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_refclk0_clk_n" SIGIS="clk" SIGNAME="blp_cips_gt_refclk0_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="gt_pcie_refclk_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_refclk0_clk_p" SIGIS="clk" SIGNAME="blp_cips_gt_refclk0_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="gt_pcie_refclk_clk_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_cips_M_AXI_FPD" DATAWIDTH="32" NAME="M_AXI_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_FPD_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_FPD_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_FPD_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_FPD_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_FPD_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_FPD_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_FPD_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_FPD_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_FPD_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_FPD_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_FPD_awready"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_FPD_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_FPD_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_FPD_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_FPD_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_FPD_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_FPD_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_FPD_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_FPD_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_FPD_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_FPD_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_FPD_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_FPD_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_FPD_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_FPD_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_FPD_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_FPD_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_FPD_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_FPD_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_FPD_rid"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_FPD_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_FPD_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_FPD_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_FPD_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_FPD_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_FPD_arqos"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_FPD_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_FPD_wstrb"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_FPD_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_M_AXI_LPD" DATAWIDTH="32" NAME="M_AXI_LPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_LPD_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_LPD_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_LPD_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_LPD_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_LPD_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_LPD_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_LPD_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_LPD_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_LPD_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_LPD_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_LPD_awready"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_LPD_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_LPD_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_LPD_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_LPD_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_LPD_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_LPD_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_LPD_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_LPD_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_LPD_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_LPD_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_LPD_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_LPD_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_LPD_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_LPD_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_LPD_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_LPD_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_LPD_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_LPD_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_LPD_rid"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_LPD_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_LPD_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_LPD_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_LPD_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_LPD_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_LPD_arqos"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_LPD_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_LPD_wstrb"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_LPD_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_FPD_CCI_NOC_0" DATAWIDTH="128" NAME="FPD_CCI_NOC_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_fpd_cci_noc_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_0_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_0_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_0_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_0_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_0_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_0_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_0_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_0_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_0_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_0_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_0_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_0_wuser"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_0_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_0_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_0_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_0_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_0_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_0_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_0_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_0_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_0_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_0_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_0_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_0_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_0_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_0_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_0_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_0_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_0_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_0_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_0_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_0_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_FPD_CCI_NOC_1" DATAWIDTH="128" NAME="FPD_CCI_NOC_1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_fpd_cci_noc_axi1_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="INDEX" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_1_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_1_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_1_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_1_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_1_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_1_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_1_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_1_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_1_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_1_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_1_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_1_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_1_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_1_wuser"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_1_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_1_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_1_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_1_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_1_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_1_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_1_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_1_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_1_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_1_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_1_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_1_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_1_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_1_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_1_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_1_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_1_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_1_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_1_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_1_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_1_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_1_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_1_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_1_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_1_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_FPD_CCI_NOC_2" DATAWIDTH="128" NAME="FPD_CCI_NOC_2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_fpd_cci_noc_axi2_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="INDEX" VALUE="2"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_2_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_2_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_2_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_2_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_2_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_2_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_2_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_2_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_2_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_2_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_2_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_2_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_2_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_2_wuser"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_2_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_2_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_2_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_2_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_2_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_2_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_2_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_2_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_2_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_2_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_2_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_2_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_2_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_2_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_2_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_2_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_2_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_2_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_2_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_2_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_2_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_2_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_2_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_2_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_2_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_FPD_CCI_NOC_3" DATAWIDTH="128" NAME="FPD_CCI_NOC_3" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824999939"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_fpd_cci_noc_axi3_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="INDEX" VALUE="3"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_3_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_3_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_3_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_3_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_3_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_3_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_3_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_3_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_3_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_3_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_3_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_3_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_3_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_3_wuser"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_3_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_3_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_3_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_3_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_3_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_3_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_3_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_3_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_3_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_3_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_3_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_3_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_3_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_3_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_3_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_3_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_3_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_3_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_3_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_3_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_3_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_3_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_3_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_3_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_3_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_3_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_LPD_AXI_NOC_0" DATAWIDTH="128" NAME="LPD_AXI_NOC_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="591666626"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_lpd_axi_noc_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_rpu"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_RPU_TO_NOC_NMU"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="LPD_AXI_NOC_0_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="LPD_AXI_NOC_0_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="LPD_AXI_NOC_0_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="LPD_AXI_NOC_0_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="LPD_AXI_NOC_0_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="LPD_AXI_NOC_0_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="LPD_AXI_NOC_0_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="LPD_AXI_NOC_0_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="LPD_AXI_NOC_0_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="LPD_AXI_NOC_0_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="LPD_AXI_NOC_0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="LPD_AXI_NOC_0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="LPD_AXI_NOC_0_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="LPD_AXI_NOC_0_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="LPD_AXI_NOC_0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="LPD_AXI_NOC_0_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="LPD_AXI_NOC_0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="LPD_AXI_NOC_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="LPD_AXI_NOC_0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="LPD_AXI_NOC_0_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="LPD_AXI_NOC_0_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="LPD_AXI_NOC_0_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="LPD_AXI_NOC_0_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="LPD_AXI_NOC_0_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="LPD_AXI_NOC_0_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="LPD_AXI_NOC_0_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="LPD_AXI_NOC_0_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="LPD_AXI_NOC_0_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="LPD_AXI_NOC_0_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="LPD_AXI_NOC_0_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="LPD_AXI_NOC_0_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="LPD_AXI_NOC_0_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="LPD_AXI_NOC_0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="LPD_AXI_NOC_0_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="LPD_AXI_NOC_0_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="LPD_AXI_NOC_0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="LPD_AXI_NOC_0_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="LPD_AXI_NOC_0_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="LPD_AXI_NOC_0_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_PMC_NOC_AXI_0" DATAWIDTH="128" NAME="PMC_NOC_AXI_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="400000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pmc_axi_noc_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_pmc"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_PMC_TO_NOC_NMU"/>
          <PARAMETER NAME="HD_TANDEM" VALUE="0"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PARAMETER NAME="SLR_INDEX" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="PMC_NOC_AXI_0_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="PMC_NOC_AXI_0_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PMC_NOC_AXI_0_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="PMC_NOC_AXI_0_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="PMC_NOC_AXI_0_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PMC_NOC_AXI_0_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="PMC_NOC_AXI_0_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="PMC_NOC_AXI_0_arqos"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="PMC_NOC_AXI_0_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PMC_NOC_AXI_0_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="PMC_NOC_AXI_0_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="PMC_NOC_AXI_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="PMC_NOC_AXI_0_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="PMC_NOC_AXI_0_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PMC_NOC_AXI_0_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="PMC_NOC_AXI_0_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="PMC_NOC_AXI_0_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PMC_NOC_AXI_0_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="PMC_NOC_AXI_0_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="PMC_NOC_AXI_0_awqos"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="PMC_NOC_AXI_0_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PMC_NOC_AXI_0_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="PMC_NOC_AXI_0_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="PMC_NOC_AXI_0_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="PMC_NOC_AXI_0_bready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="PMC_NOC_AXI_0_rready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="PMC_NOC_AXI_0_wdata"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="PMC_NOC_AXI_0_wid"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="PMC_NOC_AXI_0_wlast"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="PMC_NOC_AXI_0_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="PMC_NOC_AXI_0_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="PMC_NOC_AXI_0_wvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="PMC_NOC_AXI_0_arready"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="PMC_NOC_AXI_0_awready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="PMC_NOC_AXI_0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="PMC_NOC_AXI_0_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="PMC_NOC_AXI_0_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="PMC_NOC_AXI_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="PMC_NOC_AXI_0_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="PMC_NOC_AXI_0_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="PMC_NOC_AXI_0_rlast"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="PMC_NOC_AXI_0_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="PMC_NOC_AXI_0_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="PMC_NOC_AXI_0_rvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="PMC_NOC_AXI_0_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="128" NAME="NOC_CPM_PCIE_0" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_noc_cpm_pcie_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CONNECTIONS"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_pcie"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="NOC_NSU_TO_PS_PCIE"/>
          <PARAMETER NAME="HD_TANDEM" VALUE="0"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="NOC_CPM_PCIE_0_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="NOC_CPM_PCIE_0_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="NOC_CPM_PCIE_0_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="NOC_CPM_PCIE_0_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="NOC_CPM_PCIE_0_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="NOC_CPM_PCIE_0_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="NOC_CPM_PCIE_0_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="NOC_CPM_PCIE_0_arqos"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="NOC_CPM_PCIE_0_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="NOC_CPM_PCIE_0_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="NOC_CPM_PCIE_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="NOC_CPM_PCIE_0_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="NOC_CPM_PCIE_0_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="NOC_CPM_PCIE_0_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="NOC_CPM_PCIE_0_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="NOC_CPM_PCIE_0_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="NOC_CPM_PCIE_0_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="NOC_CPM_PCIE_0_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="NOC_CPM_PCIE_0_awqos"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="NOC_CPM_PCIE_0_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="NOC_CPM_PCIE_0_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="NOC_CPM_PCIE_0_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="NOC_CPM_PCIE_0_bready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="NOC_CPM_PCIE_0_rready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="NOC_CPM_PCIE_0_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="NOC_CPM_PCIE_0_wlast"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="NOC_CPM_PCIE_0_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="NOC_CPM_PCIE_0_wvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="NOC_CPM_PCIE_0_arready"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="NOC_CPM_PCIE_0_awready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="NOC_CPM_PCIE_0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="NOC_CPM_PCIE_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="NOC_CPM_PCIE_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="NOC_CPM_PCIE_0_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="NOC_CPM_PCIE_0_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="NOC_CPM_PCIE_0_rlast"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="NOC_CPM_PCIE_0_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="NOC_CPM_PCIE_0_rvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="NOC_CPM_PCIE_0_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_CPM_PCIE_NOC_0" DATAWIDTH="128" NAME="CPM_PCIE_NOC_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_cpm_pcie_noc_axi0_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_pcie"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_PCIE_TO_NOC_NMU"/>
          <PARAMETER NAME="HD_TANDEM" VALUE="0"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="CPM_PCIE_NOC_0_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="CPM_PCIE_NOC_0_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="CPM_PCIE_NOC_0_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="CPM_PCIE_NOC_0_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="CPM_PCIE_NOC_0_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="CPM_PCIE_NOC_0_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="CPM_PCIE_NOC_0_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="CPM_PCIE_NOC_0_arqos"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="CPM_PCIE_NOC_0_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="CPM_PCIE_NOC_0_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="CPM_PCIE_NOC_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="CPM_PCIE_NOC_0_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="CPM_PCIE_NOC_0_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="CPM_PCIE_NOC_0_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="CPM_PCIE_NOC_0_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="CPM_PCIE_NOC_0_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="CPM_PCIE_NOC_0_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="CPM_PCIE_NOC_0_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="CPM_PCIE_NOC_0_awqos"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="CPM_PCIE_NOC_0_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="CPM_PCIE_NOC_0_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="CPM_PCIE_NOC_0_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="CPM_PCIE_NOC_0_bready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="CPM_PCIE_NOC_0_rready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="CPM_PCIE_NOC_0_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="CPM_PCIE_NOC_0_wlast"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="CPM_PCIE_NOC_0_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="CPM_PCIE_NOC_0_wvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="CPM_PCIE_NOC_0_arready"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="CPM_PCIE_NOC_0_awready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="CPM_PCIE_NOC_0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="CPM_PCIE_NOC_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="CPM_PCIE_NOC_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="CPM_PCIE_NOC_0_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="CPM_PCIE_NOC_0_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="CPM_PCIE_NOC_0_rlast"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="CPM_PCIE_NOC_0_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="CPM_PCIE_NOC_0_rvalid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="CPM_PCIE_NOC_0_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="CPM_PCIE_NOC_0_wuser"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="CPM_PCIE_NOC_0_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_CPM_PCIE_NOC_1" DATAWIDTH="128" NAME="CPM_PCIE_NOC_1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_cpm_pcie_noc_axi1_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_pcie"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_PCIE_TO_NOC_NMU"/>
          <PARAMETER NAME="HD_TANDEM" VALUE="0"/>
          <PARAMETER NAME="INDEX" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="CPM_PCIE_NOC_1_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="CPM_PCIE_NOC_1_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="CPM_PCIE_NOC_1_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="CPM_PCIE_NOC_1_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="CPM_PCIE_NOC_1_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="CPM_PCIE_NOC_1_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="CPM_PCIE_NOC_1_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="CPM_PCIE_NOC_1_arqos"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="CPM_PCIE_NOC_1_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="CPM_PCIE_NOC_1_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="CPM_PCIE_NOC_1_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="CPM_PCIE_NOC_1_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="CPM_PCIE_NOC_1_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="CPM_PCIE_NOC_1_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="CPM_PCIE_NOC_1_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="CPM_PCIE_NOC_1_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="CPM_PCIE_NOC_1_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="CPM_PCIE_NOC_1_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="CPM_PCIE_NOC_1_awqos"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="CPM_PCIE_NOC_1_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="CPM_PCIE_NOC_1_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="CPM_PCIE_NOC_1_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="CPM_PCIE_NOC_1_bready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="CPM_PCIE_NOC_1_rready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="CPM_PCIE_NOC_1_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="CPM_PCIE_NOC_1_wlast"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="CPM_PCIE_NOC_1_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="CPM_PCIE_NOC_1_wvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="CPM_PCIE_NOC_1_arready"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="CPM_PCIE_NOC_1_awready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="CPM_PCIE_NOC_1_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="CPM_PCIE_NOC_1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="CPM_PCIE_NOC_1_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="CPM_PCIE_NOC_1_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="CPM_PCIE_NOC_1_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="CPM_PCIE_NOC_1_rlast"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="CPM_PCIE_NOC_1_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="CPM_PCIE_NOC_1_rvalid"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="CPM_PCIE_NOC_1_ruser"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="CPM_PCIE_NOC_1_wuser"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="CPM_PCIE_NOC_1_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_PCIE0_GT" NAME="PCIE0_GT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="PCIE0_GT_grx_n"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="PCIE0_GT_gtx_n"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="PCIE0_GT_grx_p"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="PCIE0_GT_gtx_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_cips_pcie0_cfg_ext" NAME="pcie0_cfg_ext" TYPE="INITIATOR" VLNV="xilinx.com:interface:pcie3_cfg_ext:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="read_received" PHYSICAL="pcie0_cfg_ext_read_received"/>
            <PORTMAP LOGICAL="write_received" PHYSICAL="pcie0_cfg_ext_write_received"/>
            <PORTMAP LOGICAL="write_data" PHYSICAL="pcie0_cfg_ext_write_data"/>
            <PORTMAP LOGICAL="read_data_valid" PHYSICAL="pcie0_cfg_ext_read_data_valid"/>
            <PORTMAP LOGICAL="function_number" PHYSICAL="pcie0_cfg_ext_function_number"/>
            <PORTMAP LOGICAL="register_number" PHYSICAL="pcie0_cfg_ext_register_number"/>
            <PORTMAP LOGICAL="read_data" PHYSICAL="pcie0_cfg_ext_read_data"/>
            <PORTMAP LOGICAL="write_byte_enable" PHYSICAL="pcie0_cfg_ext_write_byte_enable"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dma0_mgmt" TYPE="TARGET" VLNV="xilinx.com:interface:cpm_dma_mgmt:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="cpl_vld" PHYSICAL="dma0_mgmt_cpl_vld"/>
            <PORTMAP LOGICAL="req_rdy" PHYSICAL="dma0_mgmt_req_rdy"/>
            <PORTMAP LOGICAL="cpl_rdy" PHYSICAL="dma0_mgmt_cpl_rdy"/>
            <PORTMAP LOGICAL="req_vld" PHYSICAL="dma0_mgmt_req_vld"/>
            <PORTMAP LOGICAL="cpl_sts" PHYSICAL="dma0_mgmt_cpl_sts"/>
            <PORTMAP LOGICAL="cpl_dat" PHYSICAL="dma0_mgmt_cpl_dat"/>
            <PORTMAP LOGICAL="req_cmd" PHYSICAL="dma0_mgmt_req_cmd"/>
            <PORTMAP LOGICAL="req_fnc" PHYSICAL="dma0_mgmt_req_fnc"/>
            <PORTMAP LOGICAL="req_msc" PHYSICAL="dma0_mgmt_req_msc"/>
            <PORTMAP LOGICAL="req_adr" PHYSICAL="dma0_mgmt_req_adr"/>
            <PORTMAP LOGICAL="req_dat" PHYSICAL="dma0_mgmt_req_dat"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dma0_st_rx_msg" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_cpm_0_0_pcie0_user_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="dma0_st_rx_msg_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="dma0_st_rx_msg_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="dma0_st_rx_msg_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="dma0_st_rx_msg_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dma0_dsc_crdt_in" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_dsc_crdt_in:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="rdy" PHYSICAL="dma0_dsc_crdt_in_rdy"/>
            <PORTMAP LOGICAL="sel" PHYSICAL="dma0_dsc_crdt_in_sel"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma0_dsc_crdt_in_valid"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma0_dsc_crdt_in_qid"/>
            <PORTMAP LOGICAL="crdt" PHYSICAL="dma0_dsc_crdt_in_crdt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dma0_usr_irq" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_usr_irq:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="fail" PHYSICAL="dma0_usr_irq_fail"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma0_usr_irq_valid"/>
            <PORTMAP LOGICAL="ack" PHYSICAL="dma0_usr_irq_ack"/>
            <PORTMAP LOGICAL="vec" PHYSICAL="dma0_usr_irq_vec"/>
            <PORTMAP LOGICAL="fnc" PHYSICAL="dma0_usr_irq_fnc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dma0_tm_dsc_sts" TYPE="INITIATOR" VLNV="xilinx.com:interface:qdma_tm_dsc_sts:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="mm" PHYSICAL="dma0_tm_dsc_sts_mm"/>
            <PORTMAP LOGICAL="qen" PHYSICAL="dma0_tm_dsc_sts_qen"/>
            <PORTMAP LOGICAL="byp" PHYSICAL="dma0_tm_dsc_sts_byp"/>
            <PORTMAP LOGICAL="dir" PHYSICAL="dma0_tm_dsc_sts_dir"/>
            <PORTMAP LOGICAL="error" PHYSICAL="dma0_tm_dsc_sts_error"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="dma0_tm_dsc_sts_valid"/>
            <PORTMAP LOGICAL="qinv" PHYSICAL="dma0_tm_dsc_sts_qinv"/>
            <PORTMAP LOGICAL="irq_arm" PHYSICAL="dma0_tm_dsc_sts_irq_arm"/>
            <PORTMAP LOGICAL="rdy" PHYSICAL="dma0_tm_dsc_sts_rdy"/>
            <PORTMAP LOGICAL="qid" PHYSICAL="dma0_tm_dsc_sts_qid"/>
            <PORTMAP LOGICAL="avl" PHYSICAL="dma0_tm_dsc_sts_avl"/>
            <PORTMAP LOGICAL="port_id" PHYSICAL="dma0_tm_dsc_sts_port_id"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dma0_usr_flr" TYPE="TARGET" VLNV="xilinx.com:interface:qdma_usr_flr:1.0">
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="set" PHYSICAL="dma0_usr_flr_set"/>
            <PORTMAP LOGICAL="clear" PHYSICAL="dma0_usr_flr_clear"/>
            <PORTMAP LOGICAL="fnc" PHYSICAL="dma0_usr_flr_fnc"/>
            <PORTMAP LOGICAL="done_vld" PHYSICAL="dma0_usr_flr_done_vld"/>
            <PORTMAP LOGICAL="done_fnc" PHYSICAL="dma0_usr_flr_done_fnc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_gt_pcie_refclk" NAME="gt_refclk0" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="CONNECTIONS"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="gt_refclk0_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="gt_refclk0_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0x4" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C1_DDR_LOW0x4" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_INI"/>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_LOW0x4" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_INI"/>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_LOW0x4" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0x4" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="LPD_AXI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0x4" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0x4" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0x4" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="Control" BASENAME="C_BASEADDR" BASEVALUE="0x80001000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80001FFF" INSTANCE="blp_blp_logic_axi_firewall_user" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTL"/>
        <MEMRANGE ADDRESSBLOCK="S1_AXI_Reg" BASENAME="C_S01_AXI_BASEADDR" BASEVALUE="0x80010000" HIGHNAME="C_S01_AXI_HIGHADDR" HIGHVALUE="0x80010FFF" INSTANCE="blp_blp_logic_gcq_m2r" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x80011000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x80011FFF" INSTANCE="blp_blp_logic_gcq_r2a" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80020FFF" INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80021000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80021FFF" INSTANCE="blp_blp_logic_axi_uart_rpu" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x80030000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8003FFFF" INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL_MGMT"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80042000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80042FFF" INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x80043000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80043FFF" INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_LPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="S1_AXI_Reg" BASENAME="C_S01_AXI_BASEADDR" BASEVALUE="0x402000000" HIGHNAME="C_S01_AXI_HIGHADDR" HIGHVALUE="0x402000FFF" INSTANCE="blp_blp_logic_gcq_r2a" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S1_AXI_Reg" BASENAME="C_S01_AXI_BASEADDR" BASEVALUE="0x402010000" HIGHNAME="C_S01_AXI_HIGHADDR" HIGHVALUE="0x402010FFF" INSTANCE="blp_blp_logic_gcq_u2a_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S1_AXI_Reg" BASENAME="C_S01_AXI_BASEADDR" BASEVALUE="0x402011000" HIGHNAME="C_S01_AXI_HIGHADDR" HIGHVALUE="0x402011FFF" INSTANCE="blp_blp_logic_gcq_u2a_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S1_AXI_Reg" BASENAME="C_S01_AXI_BASEADDR" BASEVALUE="0x402012000" HIGHNAME="C_S01_AXI_HIGHADDR" HIGHVALUE="0x402012FFF" INSTANCE="blp_blp_logic_gcq_u2a_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S1_AXI_Reg" BASENAME="C_S01_AXI_BASEADDR" BASEVALUE="0x402013000" HIGHNAME="C_S01_AXI_HIGHADDR" HIGHVALUE="0x402013FFF" INSTANCE="blp_blp_logic_gcq_u2a_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x402020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x402020FFF" INSTANCE="blp_blp_logic_axi_uart_apu0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x402021000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x402021FFF" INSTANCE="blp_blp_logic_axi_uart_apu1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x402030000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x402030FFF" INSTANCE="blp_blp_logic_axi_intc_uart_apu" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW2x4" BASENAME="C_BASEADDR" BASEVALUE="0xC080000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xC3FFFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C1_DDR_LOW2x4" BASENAME="C_BASEADDR" BASEVALUE="0xC080000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xC3FFFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_INI"/>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_LOW2x4" BASENAME="C_BASEADDR" BASEVALUE="0xC080000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xC3FFFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_INI"/>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_LOW2x4" BASENAME="C_BASEADDR" BASEVALUE="0xC080000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xC3FFFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW2x4" BASENAME="C_BASEADDR" BASEVALUE="0xC080000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xC3FFFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW2x4" BASENAME="C_BASEADDR" BASEVALUE="0xC080000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xC3FFFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW2x4" BASENAME="C_BASEADDR" BASEVALUE="0xC080000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xC3FFFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_INI"/>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="AIE_ARRAY_0" BASENAME="C_BASEADDR" BASEVALUE="0x20000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x200FFFFFFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S0_AXI_BASEADDR" BASEVALUE="0x20102000000" HIGHNAME="C_S0_AXI_HIGHADDR" HIGHVALUE="0x20102000FFF" INSTANCE="blp_blp_logic_pf_mailbox" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S0_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S0_AXI_BASEADDR" BASEVALUE="0x20102000000" HIGHNAME="C_S0_AXI_HIGHADDR" HIGHVALUE="0x20102000FFF" INSTANCE="blp_blp_logic_pf_mailbox" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S0_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x20102001000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102001FFF" INSTANCE="blp_blp_logic_hw_discovery" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl_pf0"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x20102001000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102001FFF" INSTANCE="blp_blp_logic_hw_discovery" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl_pf0"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x20102002000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102002FFF" INSTANCE="blp_blp_logic_uuid_rom" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x20102002000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102002FFF" INSTANCE="blp_blp_logic_uuid_rom" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x20102010000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x20102010FFF" INSTANCE="blp_blp_logic_gcq_m2r" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x20102010000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x20102010FFF" INSTANCE="blp_blp_logic_gcq_m2r" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20102020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102020FFF" INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20102020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102020FFF" INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20102021000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102021FFF" INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20102021000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102021FFF" INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20102022000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102022FFF" INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20102022000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102022FFF" INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20102040000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102040FFF" INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20102040000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20102040FFF" INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20105000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x201051FFFFF" INSTANCE="blp_blp_logic_axi_blp_dbg_hub" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20105000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x201051FFFFF" INSTANCE="blp_blp_logic_axi_blp_dbg_hub" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20105000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x201051FFFFF" INSTANCE="blp_blp_logic_axi_blp_dbg_hub" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20108000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2010FFFFFFF" INSTANCE="blp_shell_utils_remap_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20108000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2010FFFFFFF" INSTANCE="blp_shell_utils_remap_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20200000FFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20200000FFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20200000FFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20200000FFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20201FFFFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20201FFFFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S1_AXI_BASEADDR" BASEVALUE="0x20202000000" HIGHNAME="C_S1_AXI_HIGHADDR" HIGHVALUE="0x20202000FFF" INSTANCE="blp_blp_logic_pf_mailbox" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S1_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S1_AXI_BASEADDR" BASEVALUE="0x20202000000" HIGHNAME="C_S1_AXI_HIGHADDR" HIGHVALUE="0x20202000FFF" INSTANCE="blp_blp_logic_pf_mailbox" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S1_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x20202001000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20202001FFF" INSTANCE="blp_blp_logic_hw_discovery" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl_pf1"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x20202001000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20202001FFF" INSTANCE="blp_blp_logic_hw_discovery" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl_pf1"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x20202010000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x20202010FFF" INSTANCE="blp_blp_logic_gcq_u2a_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x20202010000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x20202010FFF" INSTANCE="blp_blp_logic_gcq_u2a_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x20202011000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x20202011FFF" INSTANCE="blp_blp_logic_gcq_u2a_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x20202011000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x20202011FFF" INSTANCE="blp_blp_logic_gcq_u2a_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x20202012000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x20202012FFF" INSTANCE="blp_blp_logic_gcq_u2a_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x20202012000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x20202012FFF" INSTANCE="blp_blp_logic_gcq_u2a_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x20202013000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x20202013FFF" INSTANCE="blp_blp_logic_gcq_u2a_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="S0_AXI_Reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x20202013000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x20202013FFF" INSTANCE="blp_blp_logic_gcq_u2a_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20202020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20202020FFF" INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20202020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20202020FFF" INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20202020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20202020FFF" INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20202020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20202020FFF" INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20202020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20202020FFF" INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x20202020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20202020FFF" INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20204000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2020401FFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20204000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2020401FFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20204000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2020401FFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20204000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2020401FFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20204000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2020401FFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20204000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2020401FFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20205800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x202059FFFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PMC_NOC_AXI_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20205800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x202059FFFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20205800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x202059FFFFF" INSTANCE="ulp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20206000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20206FFFFFF" INSTANCE="blp_shell_utils_remap_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="mem0" BASENAME="C_BASEADDR" BASEVALUE="0x20206000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x20206FFFFFF" INSTANCE="blp_shell_utils_remap_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="CPM_PCIE_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="blp_axi_noc_mc"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_axi_firewall_user"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_gcq_m2r"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_gcq_r2a"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_axi_uart_rpu"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_gcq_u2a_0"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_gcq_u2a_1"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_gcq_u2a_2"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_gcq_u2a_3"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_axi_uart_apu0"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_axi_uart_apu1"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_axi_intc_uart_apu"/>
        <PERIPHERAL INSTANCE="ulp"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_pf_mailbox"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_hw_discovery"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_uuid_rom"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_axi_uart_mgmt_rpu"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_axi_uart_mgmt_apu0"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_axi_uart_mgmt_apu1"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_axi_blp_dbg_hub"/>
        <PERIPHERAL INSTANCE="blp_shell_utils_remap_0"/>
        <PERIPHERAL INSTANCE="blp_blp_logic_ert_support_axi_intc_0_31"/>
        <PERIPHERAL INSTANCE="blp_shell_utils_remap_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_aresetn_ext_tog_kernel_00" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_aresetn_ext_tog_kernel_00_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ext_tog_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_rst_async_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="rst_async_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_enable" PORT="reset"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_in" PORT="reset"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_out" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_aresetn_ext_tog_kernel_01" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_aresetn_ext_tog_kernel_01_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="499994999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ext_tog_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_rst_async_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="rst_async_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_01_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_enable" PORT="reset"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_in" PORT="reset"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_out" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_aresetn_pcie_reset_00" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_aresetn_pcie_reset_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_aresetn_pcie_reset_00_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_cips_pl2_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl2_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_base_clocking_pl_pcie_reset_gpio_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_pcie_reset_gpio_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_aresetn_pcie_reset_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_s_aresetn_pcie_reset_00"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_irq_dbg_fw_00" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_aresetn_pr_reset_00" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_aresetn_pr_reset_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_aresetn_pr_reset_00_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_base_clocking_pr_reset_gpio_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_aresetn_pr_reset_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_s_aresetn_pr_reset_00"/>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_irq_kernel_00" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_ext_tog_ctrl_kernel_00_enable" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_enable" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_ext_tog_ctrl_kernel_00_enable_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ext_tog_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ulp_blp_m_ext_tog_ctrl_kernel_00_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_m_ext_tog_ctrl_kernel_00_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_enable_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="ext_tog_ctrl_kernel_00_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_00" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_ext_tog_ctrl_kernel_00_in" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_in" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_ext_tog_ctrl_kernel_00_in_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ext_tog_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ulp_blp_m_ext_tog_ctrl_kernel_00_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_m_ext_tog_ctrl_kernel_00_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_in_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="ext_tog_ctrl_kernel_00_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_00" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_ext_tog_ctrl_kernel_00_out" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_out" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_ext_tog_ctrl_kernel_00_out_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ext_tog_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_ext_tog_ctrl_kernel_00_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="ext_tog_ctrl_kernel_00_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_out_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_s_ext_tog_ctrl_kernel_00_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_00" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_ext_tog_ctrl_kernel_01_enable" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_enable" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_ext_tog_ctrl_kernel_01_enable_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="499994999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ext_tog_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ulp_blp_m_ext_tog_ctrl_kernel_01_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_m_ext_tog_ctrl_kernel_01_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_enable_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="ext_tog_ctrl_kernel_01_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_01_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_01" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_ext_tog_ctrl_kernel_01_in" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_in" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_ext_tog_ctrl_kernel_01_in_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="499994999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ext_tog_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ulp_blp_m_ext_tog_ctrl_kernel_01_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_m_ext_tog_ctrl_kernel_01_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_in_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="ext_tog_ctrl_kernel_01_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_01_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_01" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_ext_tog_ctrl_kernel_01_out" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_out" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_ext_tog_ctrl_kernel_01_out_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="499994999" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ext_tog_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_ext_tog_ctrl_kernel_01_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="ext_tog_ctrl_kernel_01_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_out_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_s_ext_tog_ctrl_kernel_01_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_01_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_ext_tog_kernel_01" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_irq_dbg_fw_00" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_irq_dbg_fw_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_irq_dbg_fw_00_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_cips_pl2_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl2_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ulp_blp_m_dbg_hub_fw_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_m_dbg_hub_fw_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_irq_dbg_fw_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl_ps_irq4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_dfx_decoupling_ip_aresetn_pcie_reset_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_pcie_reset_00" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/dfx_decoupling/ip_irq_kernel_00" HWVERSION="1.0" INSTANCE="blp_dfx_decoupling_ip_irq_kernel_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x00000000000000000000000000000000"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_ip_irq_kernel_00_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="ulp_blp_m_irq_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="blp_m_irq_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_irq_kernel_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlslice_kernel_interrupts" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_dfx_decoupling_ip_aresetn_pr_reset_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_pr_reset_00" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/blp/dfx_decoupling/s_ip_axi_ctrl_user_00" HWVERSION="2.1" INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="top_s_ip_axi_ctrl_user_00_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pr_reset_gpio_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pr_reset_gpio_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="blp_blp_logic_axi_firewall_user_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_axi_firewall_user" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp" PORT="BLP_S_AXI_CTRL_USER_00_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_blp_logic_axi_firewall_user_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/flr_function_ff" HWVERSION="1.0" INSTANCE="blp_flr_function_ff" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x00"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_flr_function_ff_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_cips_pcie0_user_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_user_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_dma0_usr_flr_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="dma0_usr_flr_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_flr_function_ff_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="dma0_usr_flr_done_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pcie_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pcie_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/blp/flr_set_ff" HWVERSION="1.0" INSTANCE="blp_flr_set_ff" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ff" VLNV="xilinx.com:ip:util_ff:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=util_ff;v=v1_0;d=pg413-util-ff.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FF_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_INIT" VALUE="0x0"/>
        <PARAMETER NAME="C_C_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_R_INVERTED" VALUE="1"/>
        <PARAMETER NAME="C_G_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_S_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_CLR_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_PRE_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_D_INVERTED" VALUE="0"/>
        <PARAMETER NAME="C_FF_LEVELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_flr_set_ff_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_cips_pcie0_user_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_user_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_dma0_usr_flr_set">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="dma0_usr_flr_set"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="blp_flr_set_ff_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="dma0_usr_flr_done_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pcie_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pcie_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blp/force_reset_and_0" HWVERSION="2.0" INSTANCE="blp_force_reset_and_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="top_force_reset_and_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="blp_force_reset_concat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_force_reset_concat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="blp_force_reset_and_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blp/force_reset_concat_0" HWVERSION="2.1" INSTANCE="blp_force_reset_concat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="2"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="top_force_reset_concat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_base_clocking_force_reset_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_force_reset_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="blp_force_reset_not_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_force_reset_not_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="blp_force_reset_concat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_force_reset_and_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/blp/force_reset_not_0" HWVERSION="2.0" INSTANCE="blp_force_reset_not_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_force_reset_not_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="blp_cips_pcie0_user_lnk_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_user_lnk_up"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="blp_force_reset_not_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_force_reset_concat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/blp/irq_shim" HWVERSION="1.0" INSTANCE="blp_irq_shim" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="irq_shim" VLNV="xilinx.com:user:irq_shim:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_irq_shim_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_cips_pcie0_user_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_user_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pcie_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pcie_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="irq_in" RIGHT="0" SIGIS="undef" SIGNAME="blp_blp_logic_xlconcat_pcie_irq_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_xlconcat_pcie_irq" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="irq_req" RIGHT="0" SIGIS="undef" SIGNAME="blp_irq_shim_irq_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_qdma_shim" PORT="usr_irq_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="irq_ack" RIGHT="0" SIGIS="undef" SIGNAME="blp_qdma_shim_usr_irq_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_qdma_shim" PORT="usr_irq_ack"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/blp/qdma_shim" HWVERSION="1.0" INSTANCE="blp_qdma_shim" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="qdma_versal_shim" VLNV="xilinx.com:user:qdma_versal_shim:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_qdma_shim_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="blp_cips_pcie0_user_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pcie0_user_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pcie_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pcie_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="usr_irq_req" RIGHT="0" SIGIS="undef" SIGNAME="blp_irq_shim_irq_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_irq_shim" PORT="irq_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="usr_irq_ack" RIGHT="0" SIGIS="undef" SIGNAME="blp_qdma_shim_usr_irq_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_irq_shim" PORT="irq_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usr_irq_in_vld" SIGIS="undef" SIGNAME="blp_qdma_shim_usr_irq_in_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="dma0_usr_irq_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="usr_irq_in_vec" RIGHT="0" SIGIS="undef" SIGNAME="blp_qdma_shim_usr_irq_in_vec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="dma0_usr_irq_vec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="usr_irq_in_fnc" RIGHT="0" SIGIS="undef" SIGNAME="blp_qdma_shim_usr_irq_in_fnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="dma0_usr_irq_fnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="usr_irq_out_ack" SIGIS="undef" SIGNAME="blp_cips_dma0_usr_irq_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="dma0_usr_irq_ack"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/shell_utils_remap_0" HWVERSION="1.0" INSTANCE="blp_shell_utils_remap_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_versal_remap" VLNV="xilinx.com:ip:shell_utils_versal_remap:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_TRANSPARENT_BITS" VALUE="27"/>
        <PARAMETER NAME="C_MASTER_ADDR" VALUE="0x00003800"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="versal"/>
        <PARAMETER NAME="Component_Name" VALUE="top_shell_utils_remap_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20108000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x2010FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="AXI_ACLK" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RLAST" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WLAST" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RLAST" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M03_AXI" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_shell_utils_remap_0_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0x4" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="blp_axi_noc_mc"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/blp/shell_utils_remap_1" HWVERSION="1.0" INSTANCE="blp_shell_utils_remap_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_versal_remap" VLNV="xilinx.com:ip:shell_utils_versal_remap:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_TRANSPARENT_BITS" VALUE="24"/>
        <PARAMETER NAME="C_MASTER_ADDR" VALUE="0x00003600"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="versal"/>
        <PARAMETER NAME="Component_Name" VALUE="top_shell_utils_remap_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x20206000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x20206FFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="AXI_ACLK" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AXI_ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="blp_blp_logic_base_clocking_pl_reset_sync_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_base_clocking_pl_reset_sync" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RLAST" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WLAST" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RLAST" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M04_AXI" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_shell_utils_remap_1_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0x4" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="blp_axi_noc_mc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="blp_axi_noc_mc"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE BD="ulp_inst_0" BDTYPE="BLOCK_CONTAINER" DRIVERMODE="SUBCORE" FULLNAME="/ulp" INSTANCE="ulp" IS_ENABLE="1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="LOCK_PROPAGATE" VALUE="true"/>
        <PARAMETER NAME="ENABLE_DFX" VALUE="true"/>
        <PARAMETER NAME="LIST_SIM_BD" VALUE="ulp.bd"/>
        <PARAMETER NAME="LIST_SYNTH_BD" VALUE="ulp.bd"/>
        <PARAMETER NAME="ACTIVE_SYNTH_BD" VALUE="ulp.bd"/>
        <PARAMETER NAME="ACTIVE_SIM_BD" VALUE="ulp.bd"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="127" NAME="blp_m_irq_kernel_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ulp_blp_m_irq_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_irq_kernel_00" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999992" DIR="I" NAME="blp_s_aclk_ctrl_00" SIGIS="clk" SIGNAME="blp_cips_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="blp_s_aclk_kernel_00" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="499994999" DIR="I" NAME="blp_s_aclk_kernel_01" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="249999985" DIR="I" NAME="blp_s_aclk_pcie_00" SIGIS="clk" SIGNAME="blp_cips_pl2_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_cips" PORT="pl2_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_pcie_reset_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="blp_dfx_decoupling_ip_aresetn_pcie_reset_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_pcie_reset_00" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_pr_reset_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="blp_dfx_decoupling_ip_aresetn_pr_reset_00_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_aresetn_pr_reset_00" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="blp_s_aclk_ext_tog_kernel_00" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ext_tog_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="499994999" DIR="I" NAME="blp_s_aclk_ext_tog_kernel_01" SIGIS="clk" SIGNAME="blp_blp_logic_ulp_clocking_shell_utils_ucc_aclk_ext_tog_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_blp_logic_ulp_clocking_shell_utils_ucc" PORT="aclk_ext_tog_kernel_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="blp_s_ext_tog_ctrl_kernel_00_out" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_out_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_out" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="blp_s_ext_tog_ctrl_kernel_01_out" SIGIS="undef" SIGNAME="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_out_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_out" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="blp_m_ext_tog_ctrl_kernel_00_in" RIGHT="0" SIGIS="undef" SIGNAME="ulp_blp_m_ext_tog_ctrl_kernel_00_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_in" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="blp_m_ext_tog_ctrl_kernel_01_in" RIGHT="0" SIGIS="undef" SIGNAME="ulp_blp_m_ext_tog_ctrl_kernel_01_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_in" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="blp_m_ext_tog_ctrl_kernel_00_enable" RIGHT="0" SIGIS="undef" SIGNAME="ulp_blp_m_ext_tog_ctrl_kernel_00_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_00_enable" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="blp_m_ext_tog_ctrl_kernel_01_enable" RIGHT="0" SIGIS="undef" SIGNAME="ulp_blp_m_ext_tog_ctrl_kernel_01_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_ext_tog_ctrl_kernel_01_enable" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="blp_m_dbg_hub_fw_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ulp_blp_m_dbg_hub_fw_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_ip_irq_dbg_fw_00" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_dfx_decoupling_s_ip_axi_ctrl_user_00" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_INI_PLRAM_00_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M06_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M06_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_INI_DBG_00_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M04_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M04_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BLP_S_INI_AIE_00_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_ic_M05_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_ic" PORT="M05_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BLP_M_M00_INI_0_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S04_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S04_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BLP_M_M01_INI_0_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S05_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S05_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BLP_M_M02_INI_0_internoc" RIGHT="0" SIGIS="undef" SIGNAME="blp_axi_noc_mc_S06_INI_internoc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blp_axi_noc_mc" PORT="S06_INI_internoc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="qsfp0_161mhz_clk_p" SIGIS="undef" SIGNAME="ulp_qsfp0_161mhz_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp0_161mhz_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="qsfp0_161mhz_clk_n" SIGIS="undef" SIGNAME="ulp_qsfp0_161mhz_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp0_161mhz_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="qsfp0_4x_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp0_4x_gtx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp0_4x_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="qsfp0_4x_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp0_4x_gtx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp0_4x_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="qsfp0_4x_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp0_4x_grx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp0_4x_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="qsfp0_4x_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp0_4x_grx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp0_4x_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="qsfp1_161mhz_clk_p" SIGIS="undef" SIGNAME="ulp_qsfp1_161mhz_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp1_161mhz_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="qsfp1_161mhz_clk_n" SIGIS="undef" SIGNAME="ulp_qsfp1_161mhz_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp1_161mhz_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="qsfp1_4x_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp1_4x_gtx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp1_4x_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="qsfp1_4x_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp1_4x_gtx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp1_4x_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="qsfp1_4x_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp1_4x_grx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp1_4x_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="qsfp1_4x_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="ulp_qsfp1_4x_grx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="qsfp1_4x_grx_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="blp_dfx_decoupling_s_ip_axi_ctrl_user_00_M_AXI" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_00" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999992"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_4885_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M06_INI" NAME="BLP_S_INI_PLRAM_00" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_S_INI_PLRAM_00_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M04_INI" NAME="BLP_S_INI_DBG_00" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_S_INI_DBG_00_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="blp_axi_noc_ic_M05_INI" NAME="BLP_S_INI_AIE_00" TYPE="SLAVE" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_S_INI_AIE_00_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ulp_BLP_M_M00_INI_0" NAME="BLP_M_M00_INI_0" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_M_M00_INI_0_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ulp_BLP_M_M01_INI_0" NAME="BLP_M_M01_INI_0" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_M_M01_INI_0_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ulp_BLP_M_M02_INI_0" NAME="BLP_M_M02_INI_0" TYPE="MASTER" VLNV="xilinx.com:interface:inimm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="INI_STRATEGY" VALUE="load"/>
          <PARAMETER NAME="COMPUTED_STRATEGY" VALUE="load"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERNOC" PHYSICAL="BLP_M_M02_INI_0_internoc"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_qsfp0_161mhz" NAME="qsfp0_161mhz" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="161132812"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="clk_p" PHYSICAL="qsfp0_161mhz_clk_p"/>
            <PORTMAP LOGICAL="clk_n" PHYSICAL="qsfp0_161mhz_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ulp_qsfp0_4x" NAME="qsfp0_4x" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="gtx_n" PHYSICAL="qsfp0_4x_gtx_n"/>
            <PORTMAP LOGICAL="gtx_p" PHYSICAL="qsfp0_4x_gtx_p"/>
            <PORTMAP LOGICAL="grx_n" PHYSICAL="qsfp0_4x_grx_n"/>
            <PORTMAP LOGICAL="grx_p" PHYSICAL="qsfp0_4x_grx_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_qsfp1_161mhz" NAME="qsfp1_161mhz" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="161132812"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="clk_p" PHYSICAL="qsfp1_161mhz_clk_p"/>
            <PORTMAP LOGICAL="clk_n" PHYSICAL="qsfp1_161mhz_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ulp_qsfp1_4x" NAME="qsfp1_4x" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="gtx_n" PHYSICAL="qsfp1_4x_gtx_n"/>
            <PORTMAP LOGICAL="gtx_p" PHYSICAL="qsfp1_4x_gtx_p"/>
            <PORTMAP LOGICAL="grx_n" PHYSICAL="qsfp1_4x_grx_n"/>
            <PORTMAP LOGICAL="grx_p" PHYSICAL="qsfp1_4x_grx_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
