Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : lenet_2set
Version: G-2012.06-SP5
Date   : Fri Jan  5 23:42:59 2018
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
lenet_2set             140000            saed32hvt_ss0p95v125c
lenet_mydesign_1       70000             saed32hvt_ss0p95v125c
lenet_mydesign_0       70000             saed32hvt_ss0p95v125c
conv_top_mydesign_1    70000             saed32hvt_ss0p95v125c
fc_top_mydesign_1      16000             saed32hvt_ss0p95v125c
conv_top_mydesign_0    70000             saed32hvt_ss0p95v125c
fc_top_mydesign_0      16000             saed32hvt_ss0p95v125c
fsm_mydesign_1         ForQA             saed32hvt_ss0p95v125c
conv_control_mydesign_1
                       16000             saed32hvt_ss0p95v125c
data_reg_mydesign_1    16000             saed32hvt_ss0p95v125c
bias_sel_mydesign_1    8000              saed32hvt_ss0p95v125c
multiply_compare_mydesign_1
                       35000             saed32hvt_ss0p95v125c
quantize_mydesign_1    8000              saed32hvt_ss0p95v125c
fc_controller_mydesign_1
                       8000              saed32hvt_ss0p95v125c
fc_data_reg_mydesign_1 8000              saed32hvt_ss0p95v125c
fc_multiplier_accumulator_mydesign_1
                       8000              saed32hvt_ss0p95v125c
fc_quantize_mydesign_1 8000              saed32hvt_ss0p95v125c
fsm_mydesign_0         ForQA             saed32hvt_ss0p95v125c
conv_control_mydesign_0
                       16000             saed32hvt_ss0p95v125c
data_reg_mydesign_0    16000             saed32hvt_ss0p95v125c
bias_sel_mydesign_0    8000              saed32hvt_ss0p95v125c
multiply_compare_mydesign_0
                       35000             saed32hvt_ss0p95v125c
quantize_mydesign_0    8000              saed32hvt_ss0p95v125c
fc_controller_mydesign_0
                       8000              saed32hvt_ss0p95v125c
fc_data_reg_mydesign_0 8000              saed32hvt_ss0p95v125c
fc_multiplier_accumulator_mydesign_0
                       8000              saed32hvt_ss0p95v125c
fc_quantize_mydesign_0 8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_26
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_25
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_24
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_23
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_22
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_21
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_1_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_26
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_25
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_24
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_23
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_22
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_21
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_0_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_0_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
lenet_2set                              876.488 8.26e+03 1.96e+09 1.11e+04 100.0
  lenet_1 (lenet_mydesign_0)            438.494 4.13e+03 9.80e+08 5.55e+03  50.0
    fc_top (fc_top_mydesign_0)           71.885  735.655 1.47e+08  954.667   8.6
      fc_quantize (fc_quantize_mydesign_0)
                                          0.766   14.466 3.07e+06   18.306   0.2
      fc_multiplier_accumulator (fc_multiplier_accumulator_mydesign_0)
                                         65.351  373.946 9.61e+07  535.432   4.8
      fc_data_reg (fc_data_reg_mydesign_0)
                                          3.999  269.383 3.37e+07  307.052   2.8
      fc_controller (fc_controller_mydesign_0)
                                          1.768   77.591 1.38e+07   93.147   0.8
    conv_top (conv_top_mydesign_0)      366.621 3.40e+03 8.33e+08 4.60e+03  41.4
      quantize (quantize_mydesign_0)      2.863   20.149 1.37e+07   36.754   0.3
      multiply_compare (multiply_compare_mydesign_0)
                                        239.464  898.848 4.50e+08 1.59e+03  14.3
      bias_sel (bias_sel_mydesign_0)     22.561  360.919 7.05e+07  454.007   4.1
      data_reg (data_reg_mydesign_0)     52.933 1.38e+03 1.72e+08 1.61e+03  14.5
      conv_control (conv_control_mydesign_0)
                                         48.569  726.808 1.24e+08  899.799   8.1
      fsm (fsm_mydesign_0)             9.74e-02    6.337 1.10e+06    7.533   0.1
  lenet_0 (lenet_mydesign_1)            438.018 4.13e+03 9.82e+08 5.55e+03  50.0
    fc_top (fc_top_mydesign_1)           72.011  736.131 1.46e+08  954.390   8.6
      fc_quantize (fc_quantize_mydesign_1)
                                          0.775   14.490 3.07e+06   18.336   0.2
      fc_multiplier_accumulator (fc_multiplier_accumulator_mydesign_1)
                                         65.457  374.245 9.61e+07  535.800   4.8
      fc_data_reg (fc_data_reg_mydesign_1)
                                          4.002  269.376 3.37e+07  307.048   2.8
      fc_controller (fc_controller_mydesign_1)
                                          1.777   77.758 1.29e+07   92.482   0.8
    conv_top (conv_top_mydesign_1)      366.018 3.39e+03 8.35e+08 4.60e+03  41.4
      quantize (quantize_mydesign_1)      2.986   20.286 1.44e+07   37.629   0.3
      multiply_compare (multiply_compare_mydesign_1)
                                        239.830  899.736 4.49e+08 1.59e+03  14.3
      bias_sel (bias_sel_mydesign_1)     22.561  360.975 7.05e+07  454.017   4.1
      data_reg (data_reg_mydesign_1)     52.567 1.38e+03 1.72e+08 1.60e+03  14.5
      conv_control (conv_control_mydesign_1)
                                         47.794  726.088 1.27e+08  901.166   8.1
      fsm (fsm_mydesign_1)                0.126    6.363 1.15e+06    7.644   0.1
1
