{"hands_on_practices": [{"introduction": "The foundation of any well-behaved amplifier is its DC bias, or quiescent point (Q-point). This exercise guides you through the essential design process of a voltage-divider biasing network for a common-source amplifier. By systematically calculating the resistor values needed to establish a specific drain current ($I_{DQ}$) and drain-to-source voltage ($V_{DSQ}$), you will develop a core skill essential for ensuring the transistor operates correctly in its intended amplification region [@problem_id:1293632].", "problem": "A common-source amplifier circuit is designed using an n-channel enhancement-type Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The circuit is biased using a standard four-resistor voltage-divider network. The power supply voltage is $V_{DD} = 15 \\text{ V}$. The resistors in the voltage divider connected to the gate are $R_1$ (from $V_{DD}$ to the gate) and $R_2$ (from the gate to ground). A drain resistor $R_D$ is connected between $V_{DD}$ and the drain, and a source resistor $R_S$ is connected between the source and ground.\n\nThe MOSFET has a threshold voltage of $V_{TN} = 1.5 \\text{ V}$ and a process transconductance parameter of $k_n' = 100\\ \\mu\\text{A/V}^2$. The aspect ratio of the transistor is $(W/L) = 40$.\n\nThe amplifier is to be biased at a quiescent drain current of $I_{DQ} = 2.0 \\text{ mA}$ and a quiescent drain-to-source voltage of $V_{DSQ} = 6.0 \\text{ V}$. To achieve this operating point, the following two design choices are made:\n1. The DC voltage at the source terminal is set to $V_S = 2.5 \\text{ V}$.\n2. The current flowing through the voltage-divider resistors $R_1$ and $R_2$ is established to be one-tenth of the quiescent drain current, i.e., $I_{DQ}/10$.\n\nDetermine the required values for the four resistors $R_1, R_2, R_D,$ and $R_S$. Provide your answers for these four resistance values, in this specific order, expressed in kilo-ohms (kÎ©) and rounded to three significant figures.", "solution": "The goal is to find the values of the four resistors $R_1, R_2, R_D,$ and $R_S$ that establish the specified quiescent operating point for the MOSFET amplifier. We will assume the MOSFET operates in the saturation region, which is necessary for amplification, and verify this assumption at the end.\n\nFirst, we calculate the device transconductance parameter, $k_n$:\n$$k_n = k_n' \\left(\\frac{W}{L}\\right) = (100 \\times 10^{-6} \\text{ A/V}^2) \\times 40 = 4.0 \\times 10^{-3} \\text{ A/V}^2 = 4.0 \\text{ mA/V}^2$$\n\nNext, we determine the required quiescent gate-to-source voltage, $V_{GSQ}$, using the saturation current equation for the MOSFET:\n$$I_{DQ} = \\frac{1}{2} k_n (V_{GSQ} - V_{TN})^2$$\nSubstituting the known values:\n$$2.0 \\text{ mA} = \\frac{1}{2} (4.0 \\text{ mA/V}^2) (V_{GSQ} - 1.5 \\text{ V})^2$$\n$$2.0 = 2.0 (V_{GSQ} - 1.5)^2$$\n$$1 = (V_{GSQ} - 1.5)^2$$\nTaking the square root of both sides gives:\n$$V_{GSQ} - 1.5 = \\pm 1$$\nThis yields two possible values for $V_{GSQ}$: $V_{GSQ} = 2.5 \\text{ V}$ or $V_{GSQ} = 0.5 \\text{ V}$. For an n-channel enhancement-mode MOSFET to be turned on, the condition $V_{GSQ} > V_{TN}$ must be met. Since $V_{TN} = 1.5 \\text{ V}$, we must choose the larger value.\n$$V_{GSQ} = 2.5 \\text{ V}$$\n\nNow we can calculate the resistor values.\n\nStep 1: Calculate the source resistor $R_S$.\nThe source current $I_S$ is equal to the drain current $I_D$ because the gate current is negligible ($I_G=0$). Therefore, $I_S = I_{DQ} = 2.0 \\text{ mA}$. The problem specifies that the DC voltage at the source is $V_S = 2.5 \\text{ V}$. Using Ohm's law for the source resistor:\n$$R_S = \\frac{V_S}{I_S} = \\frac{V_S}{I_{DQ}} = \\frac{2.5 \\text{ V}}{2.0 \\text{ mA}} = 1.25 \\text{ k}\\Omega$$\n\nStep 2: Calculate the drain resistor $R_D$.\nWe apply Kirchhoff's Voltage Law (KVL) to the drain-source loop:\n$$V_{DD} = I_{DQ} R_D + V_{DSQ} + I_S R_S$$\nSince $I_S = I_{DQ}$, we have:\n$$V_{DD} = I_{DQ} R_D + V_{DSQ} + I_{DQ} R_S$$\nSubstituting the known values:\n$$15 \\text{ V} = (2.0 \\text{ mA}) R_D + 6.0 \\text{ V} + (2.0 \\text{ mA})(1.25 \\text{ k}\\Omega)$$\n$$15 \\text{ V} = (2.0 \\times 10^{-3} \\text{ A}) R_D + 6.0 \\text{ V} + 2.5 \\text{ V}$$\n$$15 \\text{ V} = (2.0 \\times 10^{-3}) R_D + 8.5 \\text{ V}$$\n$$6.5 \\text{ V} = (2.0 \\times 10^{-3}) R_D$$\n$$R_D = \\frac{6.5}{2.0 \\times 10^{-3}} = 3250\\ \\Omega = 3.25 \\text{ k}\\Omega$$\n\nStep 3: Calculate the gate-biasing resistors $R_1$ and $R_2$.\nFirst, we need to find the required DC gate voltage, $V_G$.\n$$V_{GSQ} = V_G - V_S$$\n$$V_G = V_{GSQ} + V_S = 2.5 \\text{ V} + 2.5 \\text{ V} = 5.0 \\text{ V}$$\nThe problem states that the current flowing through the voltage divider, $I_{bias}$, is $I_{DQ}/10$.\n$$I_{bias} = \\frac{2.0 \\text{ mA}}{10} = 0.2 \\text{ mA}$$\nThis current flows from $V_{DD}$ through the series combination of $R_1$ and $R_2$ to ground. Thus, the total resistance of the divider is:\n$$R_1 + R_2 = \\frac{V_{DD}}{I_{bias}} = \\frac{15 \\text{ V}}{0.2 \\text{ mA}} = 75 \\text{ k}\\Omega$$\nThe gate voltage $V_G$ is set by the voltage divider rule. Since $I_G=0$, the rule applies directly:\n$$V_G = V_{DD} \\left(\\frac{R_2}{R_1 + R_2}\\right)$$\nWe can solve for $R_2$:\n$$5.0 \\text{ V} = 15 \\text{ V} \\left(\\frac{R_2}{75 \\text{ k}\\Omega}\\right)$$\n$$R_2 = \\frac{5.0}{15} \\times 75 \\text{ k}\\Omega = \\frac{1}{3} \\times 75 \\text{ k}\\Omega = 25 \\text{ k}\\Omega$$\nNow we can find $R_1$:\n$$R_1 = (R_1 + R_2) - R_2 = 75 \\text{ k}\\Omega - 25 \\text{ k}\\Omega = 50 \\text{ k}\\Omega$$\n\nStep 4: Verify the saturation region assumption.\nFor the MOSFET to be in saturation, the condition $V_{DS} \\ge V_{GS} - V_{TN}$ must hold. At the quiescent point:\n$$V_{DSQ} \\ge V_{GSQ} - V_{TN}$$\n$$6.0 \\text{ V} \\ge 2.5 \\text{ V} - 1.5 \\text{ V}$$\n$$6.0 \\text{ V} \\ge 1.0 \\text{ V}$$\nThe condition is satisfied, so our assumption of saturation mode operation is correct.\n\nThe calculated resistor values are:\n$R_1 = 50 \\text{ k}\\Omega$\n$R_2 = 25 \\text{ k}\\Omega$\n$R_D = 3.25 \\text{ k}\\Omega$\n$R_S = 1.25 \\text{ k}\\Omega$\n\nRounding these to three significant figures:\n$R_1 = 50.0 \\text{ k}\\Omega$\n$R_2 = 25.0 \\text{ k}\\Omega$\n$R_D = 3.25 \\text{ k}\\Omega$\n$R_S = 1.25 \\text{ k}\\Omega$", "answer": "$$\\boxed{\\begin{pmatrix} 50.0 & 25.0 & 3.25 & 1.25 \\end{pmatrix}}$$", "id": "1293632"}, {"introduction": "Once an amplifier's quiescent point is established, the next critical step is to determine its dynamic range. This practice explores the limits of the output signal, specifically the maximum symmetrical voltage swing possible without driving the transistor into cutoff or the triode region. By analyzing the headroom available between the Q-point and the power supply limits, you will learn how the DC bias conditions directly constrain the AC performance and prevent signal clipping [@problem_id:1293596].", "problem": "An engineer is analyzing a common-source amplifier circuit built with an n-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The amplifier is powered by a single DC supply voltage, $V_{DD} = 12.0 \\text{ V}$. The source terminal of the MOSFET is connected directly to ground. Through careful biasing, the amplifier's quiescent operating point (Q-point) has been established such that the DC voltage at the drain terminal is $V_{DQ} = 7.5 \\text{ V}$ and the DC gate-to-source voltage is $V_{GSQ} = 2.2 \\text{ V}$. The MOSFET has a threshold voltage of $V_{tn} = 1.0 \\text{ V}$.\n\nAssuming the MOSFET must remain in the saturation region for linear amplification, calculate the maximum possible peak-to-peak symmetrical output voltage swing centered around the quiescent drain voltage. For the transition from saturation to the triode region, assume the boundary occurs when the drain-to-source voltage equals the overdrive voltage ($v_{DS} = V_{OV}$).\n\nExpress your answer in volts (V), rounded to two significant figures.", "solution": "For an n-channel MOSFET in saturation, the condition is\n$$v_{DS} \\geq V_{OV}, \\quad \\text{where} \\quad V_{OV} = V_{GS} - V_{tn}.$$\nWith the source at ground, the drain-to-source voltage equals the drain voltage, so at any instant\n$$v_{DS} = v_{D}.$$\nTo maximize a symmetrical output swing about the quiescent drain voltage $V_{DQ}$ while remaining in saturation, the drain voltage must satisfy\n$$V_{OV} \\leq v_{D} \\leq V_{DD}.$$\nThus, the allowable headroom from the quiescent point is\n$$\\Delta V_{\\text{down}} = V_{DQ} - V_{OV}, \\quad \\Delta V_{\\text{up}} = V_{DD} - V_{DQ}.$$\nThe maximum symmetrical peak amplitude is\n$$A_{\\max} = \\min\\!\\left(V_{DD} - V_{DQ},\\, V_{DQ} - V_{OV}\\right),$$\nand the maximum peak-to-peak swing is\n$$V_{\\text{pp,max}} = 2 A_{\\max} = 2 \\min\\!\\left(V_{DD} - V_{DQ},\\, V_{DQ} - (V_{GSQ} - V_{tn})\\right).$$\nCompute the overdrive:\n$$V_{OV} = V_{GSQ} - V_{tn} = 2.2 - 1.0 = 1.2.$$\nCompute headrooms:\n$$\\Delta V_{\\text{up}} = V_{DD} - V_{DQ} = 12.0 - 7.5 = 4.5,$$\n$$\\Delta V_{\\text{down}} = V_{DQ} - V_{OV} = 7.5 - 1.2 = 6.3.$$\nTherefore,\n$$A_{\\max} = \\min(4.5,\\, 6.3) = 4.5,$$\n$$V_{\\text{pp,max}} = 2 \\times 4.5 = 9.0.$$\nRounded to two significant figures, the result is $9.0$.", "answer": "$$\\boxed{9.0}$$", "id": "1293596"}, {"introduction": "While small-signal models provide a powerful linear approximation for amplifier analysis, real-world devices are inherently non-linear. This exercise delves into the consequences of this non-linearity by analyzing the generation of harmonic distortion. By applying the MOSFET's fundamental square-law characteristic to a sinusoidal input, you will derive an expression for Second-Harmonic Distortion (HD2), a key metric that quantifies signal impurity and provides a deeper understanding of an amplifier's fidelity [@problem_id:1293610].", "problem": "An n-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is used in a common-source amplifier configuration. The transistor is biased to operate in the saturation region. For a MOSFET operating in saturation, the drain current $I_D$ is well-approximated by the square-law model:\n$$I_D = \\frac{1}{2} k'_n \\frac{W}{L} (V_{GS} - V_{tn})^2$$\nwhere $k'_n$ is the process transconductance parameter, $W/L$ is the aspect ratio of the transistor, and $V_{tn}$ is the threshold voltage. It is assumed that $V_{GS} > V_{tn}$ and channel-length modulation is negligible.\n\nThe total gate-to-source voltage is given by the sum of a DC bias voltage and a sinusoidal input signal:\n$$V_{GS}(t) = V_{GSQ} + v_{gs}(t)$$\nwhere $V_{GSQ}$ is the quiescent DC voltage and $v_{gs}(t) = V_p \\sin(\\omega t)$ is the input signal with amplitude $V_p$ and angular frequency $\\omega$. The resulting drain current $I_D(t)$ will contain a DC component, a fundamental component at frequency $\\omega$, and harmonic components at integer multiples of $\\omega$ due to the non-linear nature of the device.\n\nThe Second-Harmonic Distortion (HD2) is a measure of this non-linearity and is defined as the ratio of the amplitude of the second-harmonic current component (at frequency $2\\omega$) to the amplitude of the fundamental current component (at frequency $\\omega$).\n\nDerive a closed-form analytic expression for the HD2 in terms of the input signal amplitude $V_p$ and the quiescent overdrive voltage, defined as $V_{OV} = V_{GSQ} - V_{tn}$.", "solution": "The problem asks for the Second-Harmonic Distortion (HD2) in the drain current of a MOSFET amplifier. HD2 is defined as the ratio of the amplitude of the second-harmonic component to the amplitude of the fundamental component of the drain current.\n\nThe drain current $I_D$ in the saturation region is given by the square-law model:\n$$I_D = \\frac{1}{2} k'_n \\frac{W}{L} (V_{GS} - V_{tn})^2$$\nLet's define a constant $K = \\frac{1}{2} k'_n \\frac{W}{L}$ to simplify the notation.\n$$I_D = K (V_{GS} - V_{tn})^2$$\n\nThe total gate-to-source voltage $V_{GS}(t)$ is the sum of the DC bias $V_{GSQ}$ and the AC signal $v_{gs}(t)$:\n$$V_{GS}(t) = V_{GSQ} + v_{gs}(t) = V_{GSQ} + V_p \\sin(\\omega t)$$\n\nSubstitute this expression for $V_{GS}(t)$ into the drain current equation:\n$$I_D(t) = K ( (V_{GSQ} + V_p \\sin(\\omega t)) - V_{tn} )^2$$\n\nWe can regroup the terms inside the parentheses. The quiescent overdrive voltage is defined as $V_{OV} = V_{GSQ} - V_{tn}$. Substituting this into the equation gives:\n$$I_D(t) = K ( (V_{GSQ} - V_{tn}) + V_p \\sin(\\omega t) )^2 = K (V_{OV} + V_p \\sin(\\omega t))^2$$\n\nNow, we expand the squared term:\n$$I_D(t) = K \\left[ V_{OV}^2 + 2 V_{OV} V_p \\sin(\\omega t) + (V_p \\sin(\\omega t))^2 \\right]$$\n$$I_D(t) = K V_{OV}^2 + 2 K V_{OV} V_p \\sin(\\omega t) + K V_p^2 \\sin^2(\\omega t)$$\n\nThis expression shows that the total drain current has three parts. To identify the frequency components, we use the trigonometric power-reduction identity $\\sin^2(\\theta) = \\frac{1}{2}(1 - \\cos(2\\theta))$. Applying this to the third term:\n$$K V_p^2 \\sin^2(\\omega t) = K V_p^2 \\left[ \\frac{1}{2}(1 - \\cos(2\\omega t)) \\right] = \\frac{1}{2} K V_p^2 - \\frac{1}{2} K V_p^2 \\cos(2\\omega t)$$\n\nSubstitute this back into the expression for $I_D(t)$:\n$$I_D(t) = K V_{OV}^2 + 2 K V_{OV} V_p \\sin(\\omega t) + \\frac{1}{2} K V_p^2 - \\frac{1}{2} K V_p^2 \\cos(2\\omega t)$$\n\nNow, we can group the terms by their frequency:\n1.  **DC component ($I_{DC}$):** This consists of all terms that are constant with time.\n    $$I_{DC} = K V_{OV}^2 + \\frac{1}{2} K V_p^2$$\n    The first term, $K V_{OV}^2 = I_{DQ}$, is the quiescent drain current. The second term represents a shift in the DC current due to the AC signal's non-linear processing.\n\n2.  **Fundamental component ($i_{d,1}$, at frequency $\\omega$):**\n    $$i_{d,1}(t) = 2 K V_{OV} V_p \\sin(\\omega t)$$\n    The amplitude of the fundamental component is $A_1 = 2 K V_{OV} V_p$.\n\n3.  **Second-harmonic component ($i_{d,2}$, at frequency $2\\omega$):**\n    $$i_{d,2}(t) = -\\frac{1}{2} K V_p^2 \\cos(2\\omega t)$$\n    The amplitude of the second-harmonic component is the absolute value of its coefficient, $A_2 = \\left| -\\frac{1}{2} K V_p^2 \\right| = \\frac{1}{2} K V_p^2$.\n\nThe Second-Harmonic Distortion (HD2) is defined as the ratio of these amplitudes:\n$$\\text{HD2} = \\frac{A_2}{A_1}$$\n$$\\text{HD2} = \\frac{\\frac{1}{2} K V_p^2}{2 K V_{OV} V_p}$$\n\nWe can cancel the constant $K$ and one factor of $V_p$ from the numerator and denominator:\n$$\\text{HD2} = \\frac{V_p}{4 V_{OV}}$$\n\nThis is the desired expression for HD2 in terms of the input signal amplitude $V_p$ and the quiescent overdrive voltage $V_{OV}$.", "answer": "$$\\boxed{\\frac{V_p}{4V_{OV}}}$$", "id": "1293610"}]}