`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2020/05/04 21:14:55
// Design Name: 
// Module Name: alu
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
/*
	clk				æ—¶é’Ÿä¿¡å·
	reset			é‡ç½®ä¿¡å·ï¼ˆæœªä½¿ç”¨
	alu_a[31:0]		æ“ä½œæ•°a
	alu_b[31:0]		æ“ä½œæ•°b
	alu_op[4:0]		aluop
	alu_int_ov		æº¢å‡º
	alu_res[31:0]	ç»“æœ
	
					alu
		---------------------------------
		|								|
		|	clk			alu_res[31:0]	|
		|								|
		|	reset			alu_int_ov	|
		|								|
		|	alu_a[31:0]					|
		|								|
		|	alu_b[31:0]					|
		|								|
		|	alu_op[4:0]					|
		|								|
		---------------------------------
	
	è¿™ä¸ªaluä¸ä»…ä»…æ˜¯ç»„åˆé€»è¾‘ï¼Œä¹Ÿè´Ÿè´£ä¿å­˜äº†ä¸Šæ¬¡çš„è®¡ç®—ç»“æœåœ¨å¯„å­˜å™¨ä¸­ã?‚è¿™ä¸ªå¯„å­˜å™¨æ”¶åˆ°clkæ›´æ–°ï¼Œæ”¶åˆ°resetç½®é›¶ã€?
	alu_1å’Œalu_2ä¼¼ä¹å®Œå…¨ä¸?è‡?
*/


module ALU(
	input clk,
	input reset,
	input signed[31:0]alu_a,
    input signed[31:0]alu_b,
    input [4:0]alu_op,
    input alu_srcA,
    output [31:0]alu_res,
    output alu_int_ov
    );
	wire [31:0]alu_a_u;
	wire [31:0]alu_b_u;
	assign alu_a_u=alu_a;
	assign alu_b_u=alu_b;
	reg alu_int_ov;
	
    //reg [31:0]alu_res;
	reg [32:0]result;//è€ƒè™‘ä¸?ä½è¿›ä½?
	always@(*)//çº¯ç¡¬å¸ƒçº¿çš„ALUå®ç°
	begin
		case(alu_op)//ALUOPå‚è?ƒpage45
			5'b00000:begin
				result=alu_a&alu_b;
			end
			5'b00001:begin
				result=alu_a+alu_b;
				alu_int_ov=(alu_a[31]^~alu_b[31])&&(result[31]!=alu_a[31]);
			end			
			5'b01000:begin
				result=alu_a|alu_b;
			end
			5'b10000:begin
				result=~(alu_a|alu_b);
			end
			5'b11000:begin
				result=alu_a^alu_b;
			end
			5'b01001:begin
				result=alu_a-alu_b;
				alu_int_ov=(alu_a[31]^alu_b[31])&&(result[31]!=alu_a[31]);
			end
			5'b01010:begin
				// result=(alu_a-alu_b)<0?1:0;
				result=(alu_a<alu_b)?1:0;
			end
			5'b01011:begin
				// result=(alu_a-alu_b)<0?1:0;
				result=(alu_a_u<alu_b_u)?1:0;
			end
			5'b00100:begin//å¯ä»¥å¦ä¸€ç§å®ç°æ–¹æ³?
				result=alu_srcA?alu_b_u>>alu_a_u[10:6]:alu_b_u>>alu_a_u[4:0];
			end
			5'b01100:begin
				result=alu_srcA?alu_b>>>alu_a[10:6]:alu_b>>>alu_a[4:0];
			end
			5'b10100:begin
				result=alu_srcA?alu_b<<alu_a[10:6]:alu_b<<alu_a[4:0];
			end
			5'b11100:begin
				result={alu_b[15:0],16'b0};
			end
			default:begin
				result=33'b0;//é»˜è®¤é¡¹ï¼Œç•™ä½œè°ƒè¯•å˜é‡
			end
		endcase
	end
	// assign alu_int_ov=(alu_a[32]^~alu_b[32])&&(result[31]!=alu_a[31]);//æº¢å‡ºä½?
	// assign alu_int_ov=result[32];//æº¢å‡ºä½?
	assign alu_res=result;
/*	always@(posedge reset or negedge clk)//æ—¶åºé©±åŠ¨è¿™ä¸ªæ—¶åºé©±åŠ¨æ˜¯æ¨æµ‹çš„ï¼?
	begin
		if(reset)
			alu_res<=32'b0;
		else
			alu_res<=result;
	end
*/
endmodule
