-- generated by newgenasym Tue Jun 08 10:22:42 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adf4350bcpz is
    port (    
	AGND:      INOUT  STD_LOGIC;    
	AGNDVCO:   INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	AVDD:      INOUT  STD_LOGIC;    
	CE:        INOUT  STD_LOGIC;    
	CLK:       INOUT  STD_LOGIC;    
	CPGND:     INOUT  STD_LOGIC;    
	CPOUT:     INOUT  STD_LOGIC;    
	DATA:      INOUT  STD_LOGIC;    
	DGND:      INOUT  STD_LOGIC;    
	DVDD:      INOUT  STD_LOGIC;    
	LD:        INOUT  STD_LOGIC;    
	LE:        INOUT  STD_LOGIC;    
	MUXOUT:    INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	PDBRF:     INOUT  STD_LOGIC;    
	REFIN:     INOUT  STD_LOGIC;    
	\rfouta+\: INOUT  STD_LOGIC;    
	\rfouta-\: INOUT  STD_LOGIC;    
	\rfoutb+\: INOUT  STD_LOGIC;    
	\rfoutb-\: INOUT  STD_LOGIC;    
	RSET:      INOUT  STD_LOGIC;    
	SDGND:     INOUT  STD_LOGIC;    
	SDVDD:     INOUT  STD_LOGIC;    
	SW:        INOUT  STD_LOGIC;    
	TEMP:      INOUT  STD_LOGIC;    
	VCOM:      INOUT  STD_LOGIC;    
	VP:        INOUT  STD_LOGIC;    
	VREF:      INOUT  STD_LOGIC;    
	VTUNE:     INOUT  STD_LOGIC;    
	VVCO:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1));
end adf4350bcpz;
