// Seed: 2529910533
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri0 id_6,
    output supply0 id_7
);
  assign id_7 = id_0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wand id_7,
    input supply0 id_8,
    output uwire id_9,
    output tri id_10,
    input tri id_11,
    output tri0 id_12,
    input wire id_13,
    input wire id_14,
    output tri1 id_15,
    output tri1 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input tri0 id_19,
    output wor id_20,
    input wire id_21
    , id_30,
    output supply0 id_22,
    output wand id_23,
    input uwire id_24,
    input uwire id_25,
    input supply0 id_26,
    input supply1 id_27,
    output tri id_28
);
  wire id_31, id_32;
  module_0(
      id_14, id_27, id_27, id_6, id_19, id_5, id_20, id_15
  );
endmodule
