Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot System_top_behav xil_defaultlib.System_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Vivado/SOC_interface/datapath/datapath.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Vivado/SOC_interface/datapath/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [D:/Vivado/SOC_interface/datapath/datapath.v:179]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_alu_src' [D:/Vivado/SOC_interface/datapath/datapath.v:227]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_jrSrc' [D:/Vivado/SOC_interface/datapath/datapath.v:228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_jump' [D:/Vivado/SOC_interface/datapath/datapath.v:229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_we_reg' [D:/Vivado/SOC_interface/datapath/datapath.v:230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_jalsrc' [D:/Vivado/SOC_interface/datapath/datapath.v:231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_dm2reg' [D:/Vivado/SOC_interface/datapath/datapath.v:232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_reg_dst' [D:/Vivado/SOC_interface/datapath/datapath.v:233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Vivado/SOC_interface/datapath/datapath.v:241]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_jrSrc' [D:/Vivado/SOC_interface/datapath/datapath.v:268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_jalsrc' [D:/Vivado/SOC_interface/datapath/datapath.v:269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_jump' [D:/Vivado/SOC_interface/datapath/datapath.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_dm2reg' [D:/Vivado/SOC_interface/datapath/datapath.v:271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ID_EX_we_reg' [D:/Vivado/SOC_interface/datapath/datapath.v:276]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EX_MEM_jrSrc' [D:/Vivado/SOC_interface/datapath/datapath.v:281]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EX_MEM_jalsrc' [D:/Vivado/SOC_interface/datapath/datapath.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EX_MEM_jump' [D:/Vivado/SOC_interface/datapath/datapath.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EX_MEM_dm2reg' [D:/Vivado/SOC_interface/datapath/datapath.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EX_MEM_we_reg' [D:/Vivado/SOC_interface/datapath/datapath.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EX_MEM_jrSrc' [D:/Vivado/SOC_interface/datapath/datapath.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EX_MEM_jalsrc' [D:/Vivado/SOC_interface/datapath/datapath.v:305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EX_MEM_jump' [D:/Vivado/SOC_interface/datapath/datapath.v:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EX_MEM_dm2reg' [D:/Vivado/SOC_interface/datapath/datapath.v:307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EX_MEM_we_reg' [D:/Vivado/SOC_interface/datapath/datapath.v:308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_WB_jrSrc' [D:/Vivado/SOC_interface/datapath/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_WB_jalsrc' [D:/Vivado/SOC_interface/datapath/datapath.v:316]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_WB_jump' [D:/Vivado/SOC_interface/datapath/datapath.v:317]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_WB_dm2reg' [D:/Vivado/SOC_interface/datapath/datapath.v:318]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_WB_we_reg' [D:/Vivado/SOC_interface/datapath/datapath.v:319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_WB_muxmul' [D:/Vivado/SOC_interface/datapath/datapath.v:325]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Vivado/SOC_interface/datapath/datapath.v:330]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Vivado/SOC_interface/datapath/datapath.v:337]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [D:/Vivado/SOC_interface/datapath/datapath.v:344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'gpo1' [D:/Vivado/SOC_interface/SOC_interface.srcs/sources_1/new/System_top.v:107]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'gpo2' [D:/Vivado/SOC_interface/SOC_interface.srcs/sources_1/new/System_top.v:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.Address_decoder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.IF_ID_file
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ID_EX_file
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.EX_MEM_file
Compiling module xil_defaultlib.MEM_WB_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Multiplexer2x1
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.FA_Datapath
Compiling module xil_defaultlib.FA_Controlpath
Compiling module xil_defaultlib.FATopModule
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fact_reg
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.System_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot System_top_behav
