{"_id": "514b69f1271846024ef641df", "categories": {"audience": [], "database": [], "developmentstatus": [], "environment": [], "language": [], "license": [], "os": [], "topic": [], "translation": []}, "creation_date": "2005-06-06", "developers": [{"name": "palam", "url": "http://sourceforge.net/u/userid-1291991/", "username": "palam_rect"}], "external_homepage": "http://veriindent.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "veri-indent", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [], "short_description": "Veri-indent is a verilog source code  Parser,Analyzer and Beautifier. (similar to c 'indent' , but more than that). Verilog source can be formatted and  Symbol table, list of registers,wires,pli calls in \r\nsource code can be extracted.", "shortname": "veriindent", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 140776}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}], "url": "http://sourceforge.net/p/veriindent/", "video_url": ""}
