<optimization_record_list>

<optimization_record>
<recommendation_key>
NONE
</recommendation_key>
<recommendation>
GX Advisor
</recommendation>
<recommendation_description>
This Advisor helps you to create a valid GX configuration from Quartus II software.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="">
	NA
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
About the GX Advisor
</recommendation>
<recommendation_description>
Follow the recommendations in this Advisor to create a valid GX configuration for your design.
</recommendation_description>
<description>
The GX Advisor is composed of several phases deemed necessary for successful implementation of a transceiver based design. Among these are device selection, transceiver implementation and integration, simulation, compilation, and verification. This advisor will help guide you through the process of creating a successful high speed link using Altera's Arria II GX transceivers.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Follow the advisor sequentially until the Transceiver Configuration section. At this point, follow the guidelines associated with your selected protocol. Each protocol section contains detailed explanations of the various options found within the GUI for the ALTGX Transceiver MegaFunction. Once the ALTGX has been instantiated, continue sequentially through the remaining steps of the Advisor as appropriate. The Advisor will provide explanations, links for further information, and recommended settings where applicable. 
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
ARCH
</recommendation_key>
<recommendation>
Architecture
</recommendation>
<recommendation_description>
This section guides you through important architecture details to ensure the correct device is targetted.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Core Resources
</recommendation>
<recommendation_description>
Verify that the selected device has enough physical resources to fit your design.
</recommendation_description>
<description>
The Arria II GX family offers a wide range of core resources in terms of logic density, I/O count, PLLs and DLLs, and memory resources. Review the "Arria II GX Device Family Overview" chapter of the Arria II GX handbook for more information on available resources by family member.                                                                                                                                                                                                                                              
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_51001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Verify that the targeted Arria II GX device meets the resource requirements for the design:&lt;p&gt;1. Under "Available Devices" on the Device Settings dialog box (Assignments-&gt;Device...), find the targetted device.&lt;br&gt; 2. Scroll using the slider to verify that resource requirements such as I/O count, PLL count, number of transceiver channels, logic density, and global clock resources are met.
	</action_description>
	<action_link>
	SETD_DEVICE
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	ARCH
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Transceiver Resources
</recommendation>
<recommendation_description>
Verify that the selected device meets the transceiver requirements for your design.
</recommendation_description>
<description>
The Arria II GX family offers from four to sixteen transceiver channels, depending on the device selected. The transceivers offer a wide range of PMA and PCS functionality, protocols, data rates, status signals, and diagnostic features. Carefully review the Transceiver Features section of the Arria II GX Device Family Overview chapter of the Arria II GX Handbook to verify that the features needed for your system design are available and meet your specifications.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_51001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Verify that the Arria II GX transceiver meets your system requirements in the following areas:&lt;p&gt;1. Required protocol&lt;br&gt;2. Data rate&lt;br&gt;3. Reference clock frequency&lt;br&gt;4. Supported PCS/PMA functionality&lt;br&gt;5. Analog features such as VOD, pre-emphasis, equalization, and termination&lt;br&gt;6. Diagnostic loopback modes
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	ARCH
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Migration Resources
</recommendation>
<recommendation_description>
Assess the current state of your design and the likelihood of future changes or enhancements.
</recommendation_description>
<description>
Confirm that the pin count and package is flexible enough if future design iterations may be required. The Arria II GX family offers several devices in different speed grades and packages. The electrical specifications may vary based on speed grade. IO counts will vary based on device and package. The Quartus II software will allow you to compile for a specific device, as well as one or more possible migration devices. This may be useful if the design is subject to change and more IO or logic resources may be required.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Verify that the targeted Arria II GX device meets the resource requirements for the design:&lt;p&gt;1. Under "Available Devices" on the Device Settings dialog box (Assignments -&gt; Device...), find the targetted device.&lt;br&gt;2. Scroll using the slider to verify that the I/O count is sufficient for your design.&lt;br&gt;3. Click the "Migration Devices" button to view the pin compatible migration devices that are available.&lt;p&gt;Selecting a migration device will force compilation for both devices to ensure a valid future migration, if necessary.
	</action_description>
	<action_link>
	SETD_DEVICE
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	ARCH
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
IMPLEMENT
</recommendation_key>
<recommendation>
Implementation and Integration
</recommendation>
<recommendation_description>
This section provides details to create the transceiver, configure it according to your selected protocol, and to integrate it into your design.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
MW
</recommendation_key>
<recommendation>
Transceiver Configuration
</recommendation>
<recommendation_description>
The ALTGX MegaWizard is used to step through the process of creating and configuring your transceiver channels. Select the MegaWizard options and settings according to your selected protocol and design requirements.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	IMPLEMENT
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
PCIE
</recommendation_key>
<recommendation>
PCI Express
</recommendation>
<recommendation_description>
Design guidelines for implementing a transceiver based on the Serial RapidIO protocol using the MegaWizard Plug-In Manager. If your design requires the use of an IP core, please refer to the IP Advisor for additional support.
</recommendation_description>
<description>
Arria II GX devices support 2.5Gbps Gen 1 PCI Express links. While some settings may be customized, blocks such as the 8B/10B encoder/decoder and the automatic synchronous state machine must be used. If you are using the PCI Express HIP block in your design, please follow the guidelines in the PCI Express Compiler IP Advisor under Tools -&gt; Advisors -&gt; IP Advisor.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	To begin configuring an Arria II GX transceiver instance:&lt;p&gt;1. Start the MegaWizard and select ""Create a new custom megafunction variation"". Click Next.&lt;br&gt;2. For ""Which megafunction would you like to customize?"", select I/O -&gt; ALTGX&lt;br&gt;3. Be sure the selected device family is set to Arria II GX.&lt;br&gt;3. Select the format of the output file as either VHDL or Verilog.&lt;br&gt;4. Select a name and location for the output file under ""What name do you want for the output file?"". Click Next.&lt;br&gt;5. Continue configuring the transceiver starting with the ""General"" screen."
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	MW
	</parent>
</parent_list>
<logic_algorithm>

</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
GENERAL_PCIE
</recommendation_key>
<recommendation>
General
</recommendation>
<recommendation_description>
The General screen of the MegaWizard Plug-in Manager is where you select protocol, data rate, and reference clock frequency settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
General (1 of 2)
</recommendation>
<recommendation_description>
PCI Express "General" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "General" screen of the ALTGX MegaWizard Plug-In Manager is where you select a protocol, number of channels, data rate, and other basic parameters.
</recommendation_description>
<description>
Which device variation will you be using?&lt;br&gt;Select the speed grade of the device you will be using. The available speed grades are 4, 5, and 6.&lt;p&gt;Which protocol will you be using?&lt;br&gt;Determines the specific functional mode under which the transceiver operates. For the PCI Express (PIPE) mode, you must select the PCI Express (PIPE) protocol.&lt;p&gt;Which subprotocol will you be using?&lt;br&gt;In PCI Express (PIPE) mode, there are three different subprotocols:&lt;br&gt;Gen1 x1   The transceiver is configured as a single lane PCI Express link for a 2.5 Gbps data rate.&lt;br&gt;Gen1 x4   The transceiver is configured as a four lane PCI Express link for a data rate of 2.5 Gbps.&lt;br&gt;Gen1 x8   The transceiver is configured as an eight lane PCI Express link for a data rate of 2.5 Gbps.&lt;p&gt;Enforce default settings for this protocol.&lt;br&gt;Selecting this option skips the PCI screen in the PCI Express (PIPE) MegaWizard Plug In Manager. The PCI screen allows you to select the PCI Express (PIPE) specific ports for your design. If you select this option, all PCI Express (PIPE) specific ports are used.&lt;p&gt;What is the operation mode?&lt;br&gt;Only the Receiver and Transmitter mode is allowed in the PCI Express (PIPE) mode. Receiver only and Transmitter only modes are not allowed.&lt;p&gt;What is the number of channels?&lt;br&gt;It is the number of channels required with the same configuration. In a x4 subprotocol, the number of channels increments by 4. In a x8 subprotocol, the number of channels increment by 8.&lt;p&gt;What is the deserializer block width?&lt;br&gt;PCI Express (PIPE) mode only operates in a single width mode. Double width mode is not available.&lt;p&gt;Refer to the "Arria II GX Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the General screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	GENERAL_PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
General (2 of 2)
</recommendation>
<recommendation_description>
PCI Express "General" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "General" screen of the ALTGX MegaWizard Plug-In Manager is where you select a protocol, number of channels, data rate, and other basic parameters.
</recommendation_description>
<description>
What is the channel width?&lt;br&gt;This option determines the FPGA fabric Transceiver interface width. In PCI Express (PIPE) Gen1 (2.5 Gbps) mode, only 16 bits is allowed.&lt;p&gt;What would you like to base the setting on?&lt;br&gt;This option is not available for selection in PCI Express (PIPE) mode.&lt;p&gt;What is the effective data rate?&lt;br&gt;This option is not available for selection in PCI Express (PIPE) mode. It defaults to 2500 Mbps for PCI Express (PIPE) Gen1 mode.&lt;p&gt;What is the input clock frequency?&lt;br&gt;This option is not available for selection in PCI Express (PIPE) mode. The input reference clock frequency is fixed to 100 MHz in PCI Express (PIPE) mode.&lt;p&gt;Specify base data rate.&lt;br&gt;This option is not available for selection because the data rate is fixed in PCI Express (PIPE) mode.&lt;p&gt;Refer to the "Arria II GX Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the General screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Verify that the reference clock frequency will be available on your board. Arria II GX devices support a 100MHz clock for PCI Express. Supported I/O standards for the reference clock include 1.2v/1.5v/3.3v PCML, differential LVPECL, or LVDS. HCSL is also supported for a DC coupled link using external termination.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	GENERAL_PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
PLL_PORTS_PCIE
</recommendation_key>
<recommendation>
PLL/Ports
</recommendation>
<recommendation_description>
The PLL/Ports screen of the MegaWizard Plug-in Manager is where you select PLL and clock data recovery settings as well as create optional ports.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PLL/Ports (1 of 3)
</recommendation>
<recommendation_description>
"PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager (1 of 3).&lt;p&gt;The "PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager is where you specify transmitter PLL settings, CDR settings, and reset control signals.
</recommendation_description>
<description>
Train Receiver CDR from pll_inclk.&lt;br&gt;If you select this option, the input reference clock to the CMU PLL trains the receiver CDR.&lt;p&gt;Use Auxillary Transmitter (ATX) PLL&lt;br&gt;This option is not available in this mode.&lt;p&gt;What is the TX PLL bandwidth mode?&lt;br&gt;The available options are auto, low, medium, and high. Select the appropriate option based on your system requirements.&lt;p&gt;What is the Receiver CDR bandwidth mode?&lt;br&gt;The available options are auto, low, medium, and high. Select the appropriate option based on your system requirements.&lt;p&gt;What is the acceptable PPM threshold between the Receiver CDR VCO and the receiver input reference clock?&lt;br&gt;In automatic lock mode, the CDR remains in LTD mode as long as the PPM difference between the CDR VCO output clock and the input reference clock is less than the PPM value that you set in this option. If the PPM difference is greater than the PPM value that you set in this option, the CDR switches to LTR mode. The range of values available in this option is +/- 62.5 ppm to +/- 1000 ppm.&lt;p&gt;Create a gxb_powerdown port to powerdown the transceiver block.&lt;br&gt;This is an optional signal. When asserted, it powers down the entire transceiver block. If none of the channels are instantiated in a transceiver block, the Quartus II software automatically powers down the entire transceiver block.&lt;p&gt;Create a pll_powerdown port to powerdown the TX PLL.&lt;br&gt;Each transceiver block has two CMU PLLs. Each CMU PLL has a dedicated power down signal called pll_powerdown. This signal powers down the CMU PLL.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PLL/Ports screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Training the CDR PLL from the transmitter CMU PLL may be used to reduce clock resources and I/O usage. It is recommended that the dedicated reference clock input pins (REFCLK0 or REFCLK1) be used for transceiver reference clocks.&lt;br&gt;2. Selecting the correct PLL bandwidth setting may improve overall system performance. The low bandwidth setting may be used if the noise on the input reference clock is greater than the noise of the VCO. The high bandwidth setting will filter out the internal VCO noise by tracking the input clock above the frequency of the internal VCO noise. The medium bandwidth setting is a compromise between high and low bandwidth settings.&lt;br&gt;3. The gxb_powerdown signal may be used to power down the transceiver. The reference clock buffers, however, will NOT be powered down by this signal. The minimum pulse width for gxb_powerdown is 1us. If the gxb_powerdown port is not instantiated, you must assert the tx_digitalreset, rx_digitalreset, and rx_analogreset signals appropriately for correct simulation behavior.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	PLL_PORTS_PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PLL/Ports (2 of 3)
</recommendation>
<recommendation_description>
"PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager. (2 of 3)&lt;p&gt;The "PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager is where you specify transmitter PLL settings, CDR settings, and reset control signals.
</recommendation_description>
<description>
Create rx_analogreset port for the analog portion of the receiver.&lt;br&gt;Receiver analog reset port available in Receiver only and Receiver and Transmitter operation modes. Resets part of the analog portion of the receiver CDR in the receiver channel. Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.&lt;p&gt;Create rx_digitalreset port for the digital portion of the receiver.&lt;br&gt;Receiver digital reset port available in Receiver only and Receiver and Transmitter operation modes. Resets the PCS portion of the receiver channel. Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.&lt;p&gt;Create tx_digitalreset port for the digital portion of the transmitter.&lt;br&gt;Transmitter digital reset port available in Transmitter only and Receiver and Transmitter operation modes. Resets the PCS portion of the transmitter channel. Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.&lt;p&gt;Create pll_locked port to indicate PLL is in lock with the reference input clock.&lt;br&gt;Each CMU PLL has a dedicated pll_locked signal that is fed to the FPGA fabric to indicate when the PLL is locked to the input reference clock.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PLL/Ports screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. It is recommended that tx_digitalreset, rx_digitalreset, and rx_analogreset signals be instantiated. The PCI Express reset sequence as described in the ""Reset Control and Power Down"" chapter of the Arria II GX Device Handbook should be implemented with the proper timing relationship between signals.&lt;br&gt;2. The reset sequence varies based on protocol, CDR mode, and other configuration factors."
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	PLL_PORTS_PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PLL/Ports (3 of 3)
</recommendation>
<recommendation_description>
"PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager. (3 of 3)&lt;p&gt;The "PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager is where you specify transmitter PLL settings, CDR settings, and reset control signals.
</recommendation_description>
<description>
Create rx_locktorefclk port to lock the RX CDR to the reference clock.&lt;br&gt;This is an optional port. When this signal is asserted high, the LTR/LTD controller forces the receiver CDR to lock to the phase and frequency of the input reference clock.&lt;p&gt;Create rx_locktodata port to lock the RX CDR to the received data.&lt;br&gt;This is an optional port. When this signal is asserted high, the LTR/LTD controller forces the receiver CDR to lock to the received data.&lt;p&gt;Create rx_pll_locked port to indicate RX CDR is in lock with the reference clock.&lt;br&gt;In LTR mode, this signal is asserted high to indicate that the receiver CDR has locked to the phase and frequency of the input reference clock. In LTD mode, this signal has no significance.&lt;p&gt;Create rx_freqlocked port to indicate RX CDR is locked to the received data.&lt;br&gt;This signal gets asserted high to indicate that the receiver CDR has switched from LTR to LTD mode. This signal has relevance only in automatic lock mode and may be required to control the transceiver resets, as discussed in the User Reset and Power Down Signals section in the Reset Control and Power Down chapter in volume 2 of the Arria II GX Device Handbook.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PLL/Ports screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. The rx_locktorefclk and rx_locktodata signals may be used for manual control of the receiver CDR. In locktorefclk mode, the CDR tracks the receiver input clock (rx_cruclk). The rx_pll_locked signal is asserted when the CDR has locked to phase and frequency. In locktodata mode, it may take up to 1ms for the CDR to lock to data and produce a stable clock. The receiver PCS should be held in reset until a stable clock is produced. The signal rx_pll_locked has no significance in locktodata mode and may toggle randomly.&lt;br&gt;2. It is recommended that rx_pll_locked be used when implementing manual CDR modes to indicate the CDR is locked in phase and frequency to the input reference clock.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	PLL_PORTS_PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
PORTS_CAL_PCIE
</recommendation_key>
<recommendation>
Ports/Cal Blk
</recommendation>
<recommendation_description>
The Ports/Cal Blk screen of the MegaWizard Plug-in Manager is where you select from various port and calibration block options.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Ports/Cal Blk
</recommendation>
<recommendation_description>
"Ports/Cal Blk" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "Ports/Cal Blk" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various transceiver ports such as clocks for user defined phase compensation clocking, error signal ports, OCT calibration, and other transceiver ports.
</recommendation_description>
<description>
Create rx_signaldetect port to indicate data input signal detection.&lt;br&gt;This option enables the rx_signaldetect output port, which indicates if a signal conforms to the signal detecting settings in the signal detect circuit. The signal level circuit senses if the specified voltage level exists at the receiver input buffer. This signal is asynchronous to the receiver data path. This port's functionality depends on the options Force signal detect and What is the signal detect and signal loss threshold?&lt;p&gt;Create rx_phase_comp_fifo_error output port.&lt;br&gt;This optional output port indicates Receiver Phase Compensation FIFO overflow or an underrun condition.&lt;p&gt;Create tx_phase_comp_fifo_error output port.&lt;br&gt;This optional output port indicates Transmitter Phase Compensation FIFO overflow or an underrun condition.&lt;p&gt;Create rx_coreclk port to connect to the read clock of the RX phase compensation FIFO.&lt;br&gt;The parallel output data from the receiver can be clocked using this optional input port. It allows you to clock the read side of the Receiver Phase Compensation FIFO with a user-provided clock (FPGA fabric clock, FPGA fabric-Transceiver interface clock, or input reference clock).&lt;p&gt;Create tx_coreclk port to connect to the write clock of the TX phase compensation FIFO.&lt;br&gt;The parallel transmitter data generated in the FPGA fabric can be clocked using this optional input port. It allows you to clock the write side of the Transmitter Phase Compensation FIFO with a user provided clock (FPGA fabric clock, FPGA fabric-Transceiver interface clock, or input reference clock).&lt;p&gt;Create rateswitch port to divide down the data rate&lt;br&gt;This option is not supported for PCI Express Gen 1&lt;p&gt;Use calibration block.&lt;br&gt;Calibration block is always enabled.&lt;p&gt;Create an active high cal_blk_powerdown port to powerdown the calibration block.&lt;br&gt;Asserting this signal high powers down the calibration block. A high to-low transition on this signal restarts calibration.&lt;p&gt;What is the Analog Power (VCCA)?&lt;br&gt;Options are Auto or 2.5v.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Ports/Cal Blk screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. The debug_tx_phase comp_fifo_error and debug_rx_phase comp_fifo error ports will assert when a frequency PPM difference between the read and write clocks of the FIFO create an overflow or underrun condition. If either of these signals are asserted, verify that there is a 0 PPM difference between the read and write clocks at the FPGA-transceiver interface.&lt;br&gt;2. The rx_coreclk signal is an optional read clock port for the RX phase compensation FIFO. If this port is not created, the Quartus II software will automatically select the rx_clkout, tx_clkout, or coreclkout as the read clock, depending on configuration. If this port is selected, you must ensure that it is driven by a clock with a 0 PPM difference with respect to rx_clkout, tx_clkout, or coreclkout, depending on configuration. Manually connecting the read clock will require proper 0 PPM clock assignments in the assignment editor. Carefully review the chapter ""Arria II GX Transceiver Clocking"" in the Arria II GX Device Handbook for application examples.&lt;br&gt;3. The tx_coreclk signal is an optional write clock port for the transmitter phase compensation FIFO. If it is not selected, the Quartus II software will automatically select tx_clkout or coreclkout as the write clock, depending on configuration. If this port is selected, you must ensure that it is driven by a clock with a 0 PPM difference with respect to tx_clkout or coreclkout, depending on configuration. Manually connecting the write clock will require proper 0 PPM clock assignments in the assignment editor.&lt;br&gt;4. The calibration block is used to calibrate the OCT resistors, as well as the analog circuitry in the transceiver. A 125MHz fixed clock is recommended input to the calibration block.&lt;br&gt;5. The cal_blk_powerdown port may be used to perform manual calibrations. Assert this signal for approximately 500ns (final value pending characterization). Upon deassertion, the calibration process will be restarted. Connect all associated cal_blk_powerdown ports to the same input pin or logic control."
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	PORTS_CAL_PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
RX_ANALOG_PCIE
</recommendation_key>
<recommendation>
RX Analog
</recommendation>
<recommendation_description>
The RX Analog screen of the MegaWizard Plug-in Manager is where you select from various receiver PMA settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="3">
	PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
RX Analog
</recommendation>
<recommendation_description>
"RX Analog" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "RX Analog" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various receiver analog controls such as equalization, dc gain, and termination settings.
</recommendation_description>
<description>
Enable static equalizer control.&lt;br&gt;This option enables the static equalizer settings.&lt;p&gt;What is the DC gain?&lt;br&gt;The DC gain option is set to 1 in the PCI Express (PIPE) mode.&lt;p&gt;What is the receiver common mode voltage (RX VCM)?&lt;br&gt;The receiver common mode voltage should be set to 0.82 V, unless the LVDS I/O standard is used in which case the common mode voltage should be set to 1.1 V.&lt;p&gt;Force signal detection.&lt;br&gt;This option disables the signal threshold detect circuit. The receiver CDR will no longer depend on the signal detect criterion to switch from lock-to-reference to lock-to-data mode. If you have selected the input port rx_signaldetect and enabled this option, the rx_signaldetect will remain high.&lt;p&gt;What is the signal detect and signal loss threshold?&lt;br&gt;Use this option when the forced signal detection option is not enabled, to set the trip point of the signal threshold detect circuit. The levels are to be determined after characterization.&lt;p&gt;Use external receiver termination.&lt;br&gt;This option is available if you want to use an external termination resistor instead of the differential on chip termination (OCT). If checked, this option turns off the receiver OCT.&lt;p&gt;What is the receiver termination resistance?&lt;br&gt;This option selects the receiver differential termination value. The only setting allowed is 100 Ohm.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the RX Analog screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Static equalizer settings may be used to compensate for high frequency loss due to the low pass filter effects of the transmission medium.&lt;br&gt;3. A common mode voltage of 0.82v is used for 2.5v/1.5v/1.4v PCML and for LVPECL. The 1.1v common mode setting should only be used for LVDS.&lt;br&gt;4. Using the OCT with calibration is recommended over off chip termination schemes.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	RX_ANALOG_PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
TX_ANALOG_PCIE
</recommendation_key>
<recommendation>
TX Analog
</recommendation>
<recommendation_description>
The TX Analog screen of the MegaWizard Plug-in Manager is where you select from various transmitter PMA settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="4">
	PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
TX Analog
</recommendation>
<recommendation_description>
"TX Analog" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "TX Analog" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various transmitter analog parameters such as termination, VOD, and pre-emphasis.
</recommendation_description>
<description>
What is the transmitter buffer power (VCCH)?&lt;br&gt;Arria II GX supports a VCCH power supply of 1.5V for PCI Express mode. You must connect the correct voltage supply to the VCCH pins on the board. Selecting AUTO will result in the default setting of 1.5V.&lt;p&gt;What is the transmitter common mode voltage (VCM)?&lt;br&gt;Arria II GX supports a common mode voltage of 0.65V for PCI Express mode.&lt;p&gt;Use external transmitter termination.&lt;br&gt;This option is available if you want to use an external termination resistor instead of the differential on chip termination (OCT). Checking this option turns off the transmitter differential OCT.&lt;p&gt;Select the transmitter termination resistance.&lt;br&gt;This option selects the transmitter differential termination value. The only setting allowed is 100 Ohm.&lt;p&gt;What is the voltage output differential (VOD) control setting?&lt;br&gt;This option selects the VOD of the transmitter buffer.&lt;p&gt;What is the Pre-emphasis setting (% of VOD)?&lt;br&gt;This option sets the amount of pre-emphasis on the transmitter buffer.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the TX Analog screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Using the OCT with calibration is recommended over off chip termination schemes.&lt;br&gt;2. Various VOD settings are provided to compensate for different trace lengths, backplanes, and receivers. The actual values are pending characterization.&lt;br&gt;3. Using pre-emphasis can assist in opening the data eye at the far end receiver by boosting high frequency signal components that tend to be attenuated by the low pass filtering effects of the transmission medium. Higher data rates through legacy backplanes may require greater pre-emphasis to maintain a quality eye opening at the receiver."
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	TX_ANALOG_PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
RECONFIG_PCIE
</recommendation_key>
<recommendation>
Reconfig
</recommendation>
<recommendation_description>
The Reconfig screen of the MegaWizard Plug-in Manager is where you select from various dynamic reconfiguration settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="5">
	PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Reconfig
</recommendation>
<recommendation_description>
"Reconfig" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "Reconfig" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various dynamic reconfiguration modes. A separate ALTGX_RECONFIG MegaFunction must be created and properly connected for dynamic reconfiguration and for receiver offset cancellation.
</recommendation_description>
<description>
What do you want to be able to dynamically reconfigure in the transceiver?&lt;br&gt;Available options:&lt;br&gt;Offset cancellation for receiver channels - Make sure that you connect a dynamic reconfiguration controller to all the transceiver channels in the design. This option is enabled by default for Receiver only and Receiver and Transmitter configurations. It is not available for Transmitter only configurations.&lt;br&gt;Analog controls - dynamically reconfigures the PMA control settings like VOD, pre-emphasis, and equalization.&lt;p&gt;What is the starting channel number?&lt;br&gt;You must set the starting channel number of the first ALTGX MegaWizard instance controlled by the dynamic reconfiguration controller as 0. Set the starting channel number of the consecutive ALTGX instances controlled by the same dynamic reconfiguration controller, if any, in multiples of 4.&lt;p&gt;For more information on dynamic reconfiguration in Arria II GX devices, please refer to Application Note 558: "Implementing Dynamic Reconfiguration in Arria II GX Devices."
</description>
<more_info_link>
http://www.altera.com/literature/an/an558.pdf 
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	For proper device operation, you must always connect the ALTGX_RECONFIG and the ALTGX (with receiver channels) instances.&lt;p&gt;Refer to "Application Note 558: Implementing Dynamic Reconfiguration in Arria II GX Devices" for more information. Use the MegaWizard Plug-In Manager to create and configure a ALTGX_RECONFIG instance to control dynamic reconfiguration and/or offset cancellation.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	RECONFIG_PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
LPBK_PCIE
</recommendation_key>
<recommendation>
Lpbk
</recommendation>
<recommendation_description>
The Lpbk screen of the MegaWizard Plug-in Manager is where you select from various diagnostic loopback modes.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="6">
	PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Lpbk
</recommendation>
<recommendation_description>
"Lpbk" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "Lpbk" screen of the ALTGX MegaWizard Plug-In Manager is where you may specify a diagnostic loopback mode.
</recommendation_description>
<description>
Which loopback option would you like?&lt;br&gt;This option is not available for PCI Express (PIPE) mode.&lt;p&gt;Which reverse loopback option would you like?&lt;br&gt;There are three options available in PCI Express (PIPE) mode.&lt;p&gt;1. No reverse loopback - this is the default mode.&lt;br&gt;2. Reverse serial loopback (pre-cdr) - This is the loopback before the receiver's CDR block to the transmitter buffer. The receiver path in the PCS is active, but the transmitter side is not.&lt;br&gt;3. Reverse serial loopback - This is a loopback after the receiver's CDR block to the transmitter buffer. The receiver path in the PCS is active, but the transmitter side is not.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Lpbk screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	LPBK_PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
PIPE1
</recommendation_key>
<recommendation>
PCI Express (PIPE) 1
</recommendation>
<recommendation_description>
The PCI Express (PIPE) 1 screen of the MegaWizard Plug-in Manager is where you select from various protocol specific options.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="7">
	PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PCI Express (PIPE) 1 (1 of 2)
</recommendation>
<recommendation_description>
PCI Express (PIPE) "PCI Express (PIPE) 1" screen of the ALTGX MegaWizard Plug-In Manager. (1 of 2)&lt;p&gt;The "PCI Express (PIPE) 1" screen of the ALTGX MegaWizard Plug-In Manager is where you specify ports related to the status of the PCI Express PHY.
</recommendation_description>
<description>
Enable low latency synchronous PCI Express (PIPE).&lt;br&gt;This option puts the rate match FIFO into a low latency mode which forces the system into a 0 ppm mode. Ensure that there is a 0 ppm difference between the upstream transmitter's and the local receiver's input reference clocks.&lt;p&gt;Enable run-length violation checking with a run length of.&lt;br&gt;This option creates the output signal rx_rlv. Enabling this option also activates the run-length violation circuit. If the number of continuous 1's and 0's exceeds the number that you set in this option, the run-length violation circuit asserts the rx_rlv signal. The rx_rlv signal is asynchronous to the receiver data path. For both 8-bit and 16-bit channel widths, the run length limits are 5 to 160 in increments of 5.&lt;p&gt;Enable fast recovery mode.&lt;br&gt;This option enables the CDR control block. When this block is enabled, the rx_locktodata and rx_locktorefclk signals are disabled.&lt;p&gt;Enable electrical idle inference functionality.&lt;br&gt;You can enable the electrical idle inference module by selecting this option. In the PCI express (PIPE) mode, the PCS has an optional electrical idle inference module designed to implement the electrical idle inference conditions specified in PCI express base specification 2.0. Enabling this option creates the rx_elecidleinfersel[2:0] input signal. The electrical idle Inference module infers electrical idle depending on the logic level driven on rx_elecidleinfersel[2:0] input signal. For the electrical idle Inference module to correctly infer an electrical idle condition in each LTSSM sub-state, you must drive the rx_elecidleinfersel[2:0] signal appropriately.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PCI Express (PIPE) 2 screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	PIPE1
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PCI Express (PIPE) 1 (2 of 2)
</recommendation>
<recommendation_description>
PCI Express (PIPE) "PCI Express (PIPE) 1" screen of the ALTGX MegaWizard Plug-In Manager. (2 of 2)&lt;p&gt;The "PCI Express (PIPE) 1" screen of the ALTGX MegaWizard Plug-In Manager is where you specify ports related to the status of the PCI Express PHY.
</recommendation_description>
<description>
Create an rx_syncstatus output port for pattern detector and word aligner.&lt;br&gt;This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that synchronization has been achieved. This signal is synchronous with the parallel receiver data on the rx_dataout port.&lt;p&gt;Create an rx_patterndetect output port to indicate pattern detected.&lt;br&gt;This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that the word alignment pattern programmed has been detected in the current word boundary.&lt;p&gt;Create an rx_ctrldetect port to indicate 8B/10B decoder has detected a control code.&lt;br&gt;This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. If the received 10-bit code group is one of the 12 control code groups (/Kx.y/) specified in IEEE802.3 specification, this signal is driven high. If the received 10-bit code group is a data code group (/Dx.y/), this signal is driven low.&lt;p&gt;Create a tx_detectrxloopback input port as Receiver detect or loopback enable, depending on the power state.&lt;br&gt;Depending on the power-down mode, asserting this signal enables either the receiver detect operation or the loopback mode.&lt;p&gt;Create a tx_forceelecidle input port to force the Transmitter to send Electrical Idle signals.&lt;br&gt;Enabling this port sets the transmitter buffer in electrical idle mode. This port is available in all PCI express power-down modes and has a specific use in each mode.&lt;p&gt;tx_forcedispcompliance input port to force negative running disparity.&lt;br&gt;A high level on this port forces the associated parallel transmitter data on the tx_datain port to be transmitted with negative current running disparity.&lt;p&gt;Create a tx_invpolarity port to allow Transmitter polarity inversion.&lt;br&gt;This optional port allows you to dynamically reverse the polarity of every bit of the data word fed to the serializer in the transmitter data path. Use this option when the positive and negative signals of the differential output from the transmitter (tx_dataout) are erroneously swapped on the board.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PCI Express (PIPE) 2 screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	PIPE1
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
PIPE2
</recommendation_key>
<recommendation>
PCI Express (PIPE) 2
</recommendation>
<recommendation_description>
The PCI Express (PIPE) 2 screen of the MegaWizard Plug-in Manager is where you select from various protocol specific options.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="8">
	PCIE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PCI Express (PIPE) 2 (1of 2)
</recommendation>
<recommendation_description>
PCI Express (PIPE) "PCI Express (PIPE) 2" screen of the ALTGX MegaWizard Plug-In Manager. (1 of 2)&lt;p&gt;The "PCI Express (PIPE) 2" screen of the ALTGX MegaWizard Plug-In Manager is where you specify ports related to the status of the PCI Express PHY.
</recommendation_description>
<description>
Create a pipestatus output port for PIPE interface status signal.&lt;br&gt;The PIPE interface block receives status signals from the transceiver channel PCS and PMA blocks and encodes the status on a 3-bit output signal pipestatus which is forwarded to the FPGA fabric. The encoding of the status signals on pipestatus is compliant to the PIPE v2.00 specification:&lt;br&gt;000 - Received data OK&lt;br&gt;001 - One SKP symbol added&lt;br&gt;010 - One SKP symbol deleted&lt;br&gt;011 - Receiver detected&lt;br&gt;100 - 8B/10B decode error&lt;br&gt;101 - Elastic buffer (rate match FIFO) overflow&lt;br&gt;110 - Elastic buffer (rate match FIFO) underflow&lt;br&gt;111 - Received disparity error&lt;p&gt;Create a pipedatavalid output port to indicate valid data from the receiver.&lt;br&gt;This is an output status port which indicates that the receiver parallel data on the rx_dataout port is valid.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PCI Express (PIPE) 2 screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	PIPE2
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PCI Express (PIPE) 2 (2 of 2)
</recommendation>
<recommendation_description>
PCI Express (PIPE) "PCI Express (PIPE) 2" screen of the ALTGX MegaWizard Plug-In Manager. (2 of 2)&lt;p&gt;The "PCI Express (PIPE) 2" screen of the ALTGX MegaWizard Plug-In Manager is where you specify ports related to the status of the PCI Express PHY.
</recommendation_description>
<description>
Create a pipeelecidle output port for Electrical Idle detect status signal.&lt;br&gt;Enabling this option creates the pipeelecidle output status port which is forwarded to the FPGA fabric.&lt;br&gt;If you select Enable Electrical Idle Inference Module, then the pipeelecidle signal is driven high when the electrical idle inference module infers an electrical idle condition depending on the logic driven on the rx_elecidleinfersel port. Otherwise, it is driven low.&lt;br&gt;If you do not select Enable Electrical Idle Inference Module, then the rx_signaldetect output signal from the signal threshold detection circuitry is inverted and driven on the pipeelecidle port.&lt;br&gt;The pipeelecidle signal is asynchronous to the receiver data path.&lt;p&gt;Create a pipephydonestatus output port to indicate PIPE completed power state transitions.&lt;br&gt;This is an output status signal forwarded to the FPGA fabric. The completion of various PHY functions like receiver detection and power state transition are indicated on this pipephydonestatus signal by driving this signal high for one parallel clock cycle.&lt;p&gt;Create a pipe8b/10binvpolarity port to enable polarity inversion in PIPE.&lt;br&gt;This optional port allows you to dynamically reverse every bit of the received data at the input of the 8B/10B decoder.&lt;p&gt;Create a powerdn input port for PIPE powerdown directive.&lt;br&gt;Enabling this option creates an input control port powerdn for each transceiver channel. Depending on the logic levels driven on this port, the PIPE Interface block drives the transceiver channel into one of the power states as follows:&lt;br&gt;00 - P0 (Normal operation)&lt;br&gt;01 - P0s (low recovery time power saving&lt;br&gt;10 - P1 (high recovery time power saving)&lt;br&gt;11 - P2 (lowest power saving state)&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PCI Express (PIPE) 2 screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	PIPE2
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
SRIO
</recommendation_key>
<recommendation>
Serial RapidIO
</recommendation>
<recommendation_description>
Design guidelines for implementing a transceiver based on the Serial RapidIO protocol using the MegaWizard Plug-In Manager. If your design requires the use of an IP core, please refer to the IP Advisor for additional support.
</recommendation_description>
<description>
Arria II GX devices support 1.25, 2.5, and 3.125 Gbps Serial RapidIO links. While some settings may be customized, blocks such as the 8B/10B encoder/decoder and the automatic synchronous state machine must be used. If you are using the Serial RapidIO IP block in your design, please refer to the RapidIO MegaCore Function User Guide for additional information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	To begin configuring an Arria II GX transceiver instance:&lt;p&gt;1. Start the MegaWizard and select ""Create a new custom megafunction variation"". Click Next.&lt;br&gt;2. For ""Which megafunction would you like to customize?"", select I/O -&gt; ALTGX&lt;br&gt;3. Be sure the selected device family is set to Arria II GX.&lt;br&gt;3. Select the format of the output file as either VHDL or Verilog.&lt;br&gt;4. Select a name and location for the output file under ""What name do you want for the output file?"". Click Next.&lt;br&gt;5. Continue configuring the transceiver starting with the ""General"" screen."
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	MW
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
GENERAL_SRIO
</recommendation_key>
<recommendation>
General
</recommendation>
<recommendation_description>
The General screen of the MegaWizard Plug-in Manager is where you select protocol, data rate, and reference clock frequency settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
General (1 of 2)
</recommendation>
<recommendation_description>
Serial RapidIO "General" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "General" screen of the ALTGX MegaWizard Plug-In Manager is where you select a protocol, number of channels, data rate, and other basic parameters.
</recommendation_description>
<description>
Which device variation will you be using?&lt;br&gt;Select from the -4, -5, or -6 speed grades.&lt;p&gt;Which protocol will you be using?&lt;br&gt;Determines the specific functional mode under which the transceiver operates. For Serial RapidIO mode, you must select the Serial RapidIO option.&lt;p&gt;Which subprotocol will you be using?&lt;br&gt;This option is not available in Serial RapidIO mode.&lt;p&gt;Enforce default settings for this protocol.&lt;br&gt;This option has no effect in Serial RapidIO mode.&lt;p&gt;What is the operation mode?&lt;br&gt;The available operation modes are Receiver only, Transmitter only, and Receiver and Transmitter.&lt;p&gt;What is the number of channels?&lt;br&gt;Specify the number of channels required with the same configuration. This option determines how many identical channels this ALTGX instance contains.&lt;p&gt;What is the deserializer block width?&lt;br&gt;Serial RapidIO mode only operates in a single width mode. Double width mode is not allowed.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the General screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	GENERAL_SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
General (2 of 2)
</recommendation>
<recommendation_description>
Serial RapidIO "General" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "General" screen of the ALTGX MegaWizard Plug-In Manager is where you select a protocol, number of channels, data rate, and other basic parameters.
</recommendation_description>
<description>
What is the channel width?&lt;br&gt;The channel width is fixed to 16 bits in Serial RapidIO mode.&lt;p&gt;What would you like to base the setting on?&lt;br&gt;This option is not available for selection in Serial RapidIO mode.&lt;p&gt;What is the effective data rate?&lt;br&gt;The allowed data rates are 1250 Mbps, 2500 Mbps, and 3125 Mbps in Serial RapidIO mode. Enter one of these three data rates in this field.&lt;p&gt;What is the input clock frequency?&lt;br&gt;This option provides the available input reference clock frequencies depending on your effective serial data rate and the available CMU PLL multiplier settings.&lt;p&gt;The base data rate is&lt;br&gt;Indicates the effective serial data rate based on selections made on this screen.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the General screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Verify that the reference clock frequency will be available on your board. Due to a finite number of TX/RX PLL counter settings, the number of supported reference clock input frequencies is limited.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	GENERAL_SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
PLL_PORTS_SRIO
</recommendation_key>
<recommendation>
PLL/Ports
</recommendation>
<recommendation_description>
The PLL/Ports screen of the MegaWizard Plug-in Manager is where you select PLL and clock data recovery settings as well as create optional ports.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PLL/Ports (1 of 3)
</recommendation>
<recommendation_description>
"PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager (1 of 3).&lt;p&gt;The "PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager is where you specify transmitter PLL settings, CDR settings, and reset control signals.
</recommendation_description>
<description>
Train Receiver CDR from pll_inclk.&lt;br&gt;If you select this option, the input reference clock to the CMU PLL trains the receiver CDR.&lt;p&gt;Use Auxillary Transmitter (ATX) PLL&lt;br&gt;This option is not available in this mode.&lt;p&gt;What is the TX PLL bandwidth mode?&lt;br&gt;The available options are low, medium, and high. Select the appropriate option based on your system requirements.&lt;p&gt;What is the Receiver CDR bandwidth mode?&lt;br&gt;The available options are low, medium, and high. Select the appropriate option based on your system requirements.&lt;p&gt;What is the acceptable PPM threshold between the Receiver CDR VCO and the Receiver inut reference clock?&lt;br&gt;In automatic lock mode, the CDR remains in LTD mode as long as the PPM difference between the CDR VCO output clock and the input reference clock is less than the PPM value that you set in this option. If the PPM difference is greater than the PPM value that you set in this option, the CDR switches to LTR mode. The range of values available in this option is +/- 62.5 ppm to +/- 1000 ppm.&lt;p&gt;Create a gxb_powerdown port to powerdown the Transceiver block.&lt;br&gt;This is an optional signal. When asserted, it powers down the entire transceiver block. If none of the channels are instantiated in a transceiver block, the Quartus II software automatically powers down the entire transceiver block.&lt;p&gt;Create a pll_powerdown port to powerdown the TX PLL&lt;br&gt;Each transceiver block has two CMU PLLs. Each CMU PLL has a dedicated power down signal called pll_powerdown. This signal powers down the CMU PLL.This signal can be used to enable the transceiver blocks. If instantiated, this port must be tied to the dedicated transceiver block enable input pin.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PLL/Ports screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Training the CDR PLL from the transmitter CMU PLL may be used to reduce clock resources and I/O usage. It is recommended that the dedicated reference clock input pins (REFCLK0 or REFCLK1) be used for transceiver reference clocks.&lt;br&gt;2. Selecting the correct PLL bandwidth setting may improve overall system performance. The low bandwidth setting may be used if the noise on the input reference clock is greater than the noise of the VCO. The high bandwidth setting will filter out the internal VCO noise by tracking the input clock above the frequency of the internal VCO noise. The medium bandwidth setting is a compromise between high and low bandwidth settings.&lt;br&gt;3. The gxb_powerdown signal may be used to power down the transceiver. The reference clock buffers, however, will NOT be powered down by this signal. The minimum pulse width for gxb_powerdown is 1us. If the gxb_powerdown port is not instantiated, you must assert the tx_digitalreset, rx_digitalreset, and rx_analogreset signals appropriately for correct simulation behavior.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	PLL_PORTS_SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PLL/Ports (2 of 3)
</recommendation>
<recommendation_description>
"PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager. (2 of 3)&lt;p&gt;The "PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager is where you specify transmitter PLL settings, CDR settings, and reset control signals.
</recommendation_description>
<description>
Create a rx_analogreset port for the analog portion of the receiver.&lt;br&gt;Receiver analog reset port available in Receiver only and Receiver and Transmitter operation modes. Resets part of the analog portion of the receiver CDR in the receiver channel. Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.&lt;p&gt;Create a rx_digitalreset port for the digital portion of the receiver.&lt;br&gt;Receiver digital reset port available in Receiver only and Receiver and Transmitter operation modes. Resets the PCS portion of the receiver channel. Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.&lt;p&gt;Create a tx_digitalreset port for the digital portion of the transmitter.&lt;br&gt;Transmitter digital reset port available in Transmitter only and Receiver and Transmitter operation modes. Resets the PCS portion of the transmitter channel. Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.&lt;p&gt;Create a pll_locked port to indicate PLL is in lock with the reference input clock.&lt;br&gt;Each CMU PLL has a dedicated pll_locked signal that is fed to the FPGA fabric to indicate when the PLL is locked to the input reference clock.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PLL/Ports screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. It is recommended that tx_digitalreset, rx_digitalreset, and rx_analogreset signals be instantiated. The reset sequence as described in the "Reset Control and Power Down" chapter of the Arria II GX Device Handbook should be implemented with the proper timing relationship between signals.&lt;br&gt;2. The reset sequence varies based on protocol, CDR mode, and other configuration factors.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	PLL_PORTS_SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PLL/Ports (3 of 3)
</recommendation>
<recommendation_description>
"PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager. (3 of 3)&lt;p&gt;The "PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager is where you specify transmitter PLL settings, CDR settings, and reset control signals.
</recommendation_description>
<description>
Create a rx_locktorefclk port to lock the RX CDR to the reference clock.&lt;br&gt;This is an optional port. When this signal is asserted high, the LTR/LTD controller forces the receiver CDR to lock to the phase and frequency of the input reference clock.&lt;p&gt;Create a rx_locktodata port to lock the RX CDR to the received data.&lt;br&gt;This is an optional port. When this signal is asserted high, the LTR/LTD controller forces the receiver CDR to lock to the received data.&lt;p&gt;Create a rx_pll_locked port to indicate RX PLL is in lock with the reference clock.&lt;br&gt;In LTR mode, this signal is asserted high to indicate that the receiver CDR has locked to the phase and frequency of the input reference clock. In LTD mode, this signal has no significance.&lt;p&gt;Create a rx_freqlocked port to indicate RX CDR is in lock with the received data.&lt;br&gt;This signal gets asserted high to indicate that the receiver CDR has switched from LTR to LTD mode. This signal has relevance only in automatic lock mode and may be required to control the transceiver resets, as discussed in the User Reset and Power Down Signals section in the Reset Control and Power Down chapter in volume 2 of the Arria II GX Device Handbook.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PLL/Ports screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. The rx_locktorefclk and rx_locktodata signals may be used for manual control of the receiver CDR. In locktorefclk mode, the CDR tracks the receiver input clock (rx_cruclk). The rx_pll_locked signal is asserted when the CDR has locked to phase and frequency. In locktodata mode, it may take up to 1ms for the CDR to lock to data and produce a stable clock. The receiver PCS should be held in reset until a stable clock is produced. The signal rx_pll_locked has no significance in locktodata mode and may toggle randomly.&lt;br&gt;2. It is recommended that rx_pll_locked be used when implementing manual CDR modes to indicate the CDR is locked in phase and frequency to the input reference clock.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	PLL_PORTS_SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
PORTS_CAL_SRIO
</recommendation_key>
<recommendation>
Ports/Cal Blk
</recommendation>
<recommendation_description>
The Ports/Cal Blk screen of the MegaWizard Plug-in Manager is where you select from various port and calibration block options.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Ports/Cal Blk
</recommendation>
<recommendation_description>
"Ports/Cal Blk" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "Ports/Cal Blk" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various transceiver ports such as clocks for user defined phase compensation clocking, error signal ports, OCT calibration, and other transceiver ports.
</recommendation_description>
<description>
Create rx_signaldetect port to indicate data input signal detection.&lt;br&gt;This port is not available in Basic, Serial RapidIO, SDI, XAUI, GIGE, or SONET/SDH modes.&lt;p&gt;Create rx_phase_comp_fifo_error output port.&lt;br&gt;This optional output port indicates Receiver Phase Compensation FIFO overflow or an underrun condition.&lt;p&gt;Create tx_phase_comp_fifo_error output port.&lt;br&gt;This optional output port indicates Transmitter Phase Compensation FIFO overflow or an underrun condition.&lt;p&gt;Create rx_coreclk port to connect to the read clock of the RX phase compensation FIFO.&lt;br&gt;The parallel output data from the receiver can be clocked using this optional input port. It allows you to clock the read side of the Receiver Phase Compensation FIFO with a user-provided clock (FPGA fabric clock, FPGA fabric-Transceiver interface clock, or input reference clock).&lt;p&gt;Create tx_coreclk port to connect to the write clock of the TX phase compensation FIFO.&lt;br&gt;The parallel transmitter data generated in the FPGA fabric can be clocked using this optional input port. It allows you to clock the write side of the Transmitter Phase Compensation FIFO with a user provided clock (FPGA fabric clock, FPGA fabric-Transceiver interface clock, or input reference clock).&lt;p&gt;Create rateswitch port to divide down the data rate&lt;br&gt;This port is not available in PCI Express Gen 1 mode.&lt;p&gt;Use calibration block.&lt;br&gt;Calibration block is always enabled.&lt;p&gt;Create active high cal_blk_powerdown port to powerdown the calibration block.&lt;br&gt;Asserting this signal high powers down the calibration block. A high to-low transition on this signal restarts calibration.&lt;p&gt;What is the analog power (VCCA)?&lt;br&gt;The available options are auto or 2.5 V.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Ports/Cal Blk screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. The tx_phase comp_fifo_error and rx_phase comp_fifo error ports will assert when a frequency PPM difference between the read and write clocks of the FIFO create an overflow or underrun condition. If either of these signals are asserted, verify that there is a 0 PPM difference between the read and write clocks at the FPGA-transceiver interface.&lt;br&gt;2. The rx_coreclk signal is an optional read clock port for the RX phase compensation FIFO. If this port is not created, the Quartus II software will automatically select the rx_clkout, tx_clkout, or coreclkout as the read clock, depending on configuration. If this port is selected, you must ensure that it is driven by a clock with a 0 PPM difference with respect to rx_clkout, tx_clkout, or coreclkout, depending on configuration. Manually connecting the read clock will require proper 0 PPM clock assignments in the assignment editor. Carefully review the chapter ""Arria II GX Transceiver Clocking"" in the Arria II GX Device Handbook for application examples.&lt;br&gt;3. The tx_coreclk signal is an optional write clock port for the transmitter phase compensation FIFO. If it is not selected, the Quartus II software will automatically select tx_clkout or coreclkout as the write clock, depending on configuration. If this port is selected, you must ensure that it is driven by a clock with a 0 PPM difference with respect to tx_clkout or coreclkout, depending on configuration. Manually connecting the write clock will require proper 0 PPM clock assignments in the assignment editor.&lt;br&gt;4. The calibration block is used to calibrate the OCT resistors, as well as the analog circuitry in the transceiver. A 125MHz fixed clock is recommended input to the calibration block.&lt;br&gt;5. The cal_blk_powerdown port may be used to perform manual calibrations. Assert this signal for approximately 500ns (final value pending characterization). Upon deassertion, the calibration process will be restarted. Connect all associated cal_blk_powerdown ports to the same input pin or logic control."
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	PORTS_CAL_SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
RX_ANALOG_SRIO
</recommendation_key>
<recommendation>
RX Analog
</recommendation>
<recommendation_description>
The RX Analog screen of the MegaWizard Plug-in Manager is where you select from various receiver PMA settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="3">
	SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
RX Analog
</recommendation>
<recommendation_description>
"RX Analog" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "RX Analog" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various receiver analog controls such as equalization, dc gain, and termination settings.
</recommendation_description>
<description>
Enable manual equalizer control.&lt;br&gt;This option enables the static equalizer settings.&lt;p&gt;What is the equalizer DC gain?&lt;br&gt;This DC gain option has four settings:&lt;br&gt;0 - 0 dB&lt;br&gt;1 - 3 dB&lt;br&gt;2 - 6 dB&lt;br&gt;3 - 9 dB&lt;p&gt;What is the receiver common mode voltage (RX VCM)?&lt;br&gt;The receiver common mode voltage is programmable to 0.82 V or 1.2 V.&lt;p&gt;Force signal detection.&lt;br&gt;This option is not available for selection in this mode. It is always enabled by default.&lt;p&gt;What is the signal detect and signal loss threshold?&lt;br&gt;This option is not available for selection in this mode.&lt;p&gt;Use external receiver termination.&lt;br&gt;This option is available if you want to use an external termination resistor instead of the differential on chip termination (OCT). If checked, this option turns off the receiver OCT.&lt;p&gt;What is the receiver termination resistance?&lt;br&gt;This option selects the receiver differential termination value. The only setting allowed is 100 Ohm.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the RX Analog screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Static equalizer settings may be used to compensate for high frequency loss due to the low pass filter effects of the transmission medium. A gain of up to 7dB may be selected.&lt;br&gt;2. The dc gain setting will boost the incoming signal across the frequency spectrum.&lt;br&gt;3. A common mode voltage of 0.82v is used for 2.5v/1.5v/1.4v PCML and for LVPECL. The 1.2v common mode setting should only be used for LVDS.&lt;br&gt;4. Using the OCT with calibration is recommended over off chip termination schemes.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	RX_ANALOG_SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
TX_ANALOG_SRIO
</recommendation_key>
<recommendation>
TX Analog
</recommendation>
<recommendation_description>
The TX Analog screen of the MegaWizard Plug-in Manager is where you select from various transmitter PMA settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="4">
	SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
TX Analog
</recommendation>
<recommendation_description>
"TX Analog" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "TX Analog" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various transmitter analog parameters such as termination, VOD, and pre-emphasis.
</recommendation_description>
<description>
What is the transmitter buffer power (VCCH)?&lt;br&gt;Arria II GX supports a VCCH power setting of auto or 1.5V. You must connect the correct voltage supply to the VCCH pins on the board.&lt;p&gt;What is the transmitter common mode voltage (VCM)?&lt;br&gt;The available transmitter common mode voltage setting is 065 V.&lt;p&gt;Use external transmitter termination.&lt;br&gt;This option is available if you want to use an external termination resistor instead of the differential on chip termination (OCT). Checking this option turns off the transmitter differential OCT.&lt;p&gt;Select the transmitter termination resistance.&lt;br&gt;This option selects the transmitter differential termination value. The only setting allowed is 100 Ohm.&lt;p&gt;What is the voltage output differential (VOD) control setting?&lt;br&gt;This option selects the VOD of the transmitter buffer. Available options are from 400 to 1200mV in 200mV increments&lt;p&gt;What is the Pre-emphasis setting (% of VOD)?&lt;br&gt;This option sets the amount of pre emphasis on the transmitter buffer using first post tap. There are six settings available, including a no pre-emphasis setting&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the TX Analog screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Using the OCT with calibration is recommended over off chip termination schemes.&lt;br&gt;2. Various VOD settings are provided to compensate for different trace lengths, backplanes, and receivers. The actual values are pending characterization.&lt;br&gt;3. Using pre-emphasis can assist in opening the data eye at the far end receiver by boosting high frequency signal components that tend to be attenuated by the low pass filtering effects of the transmission medium. Higher data rates through legacy backplanes may require greater pre-emphasis to maintain a quality eye opening at the receiver."
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	TX_ANALOG_SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
RECONFIG_SRIO
</recommendation_key>
<recommendation>
Reconfig
</recommendation>
<recommendation_description>
The Reconfig screen of the MegaWizard Plug-in Manager is where you select from various dynamic reconfiguration settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="5">
	SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Reconfig
</recommendation>
<recommendation_description>
"Reconfig" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "Reconfig" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various dynamic reconfiguration modes. A separate ALTGX_RECONFIG MegaFunction must be created and properly connected for dynamic reconfiguration and for receiver offset cancellation.
</recommendation_description>
<description>
What do you want to be able to dynamically reconfigure in the transceiver?&lt;br&gt;Available options:&lt;br&gt;Offset cancellation for receiver channels - Make sure that you connect a dynamic reconfiguration controller to all the transceiver channels in the design. This option is enabled by default for Receiver only and Receiver and Transmitter configurations. It is not available for Transmitter only configurations.&lt;br&gt;Analog controls - dynamically reconfigures the PMA control settings like VOD, pre-emphasis, and equalization.&lt;p&gt;What is the starting channel number?&lt;br&gt;You must set the starting channel number of the first ALTGX MegaWizard instance controlled by the dynamic reconfiguration controller as 0. Set the starting channel number of the consecutive ALTGX instances controlled by the same dynamic reconfiguration controller, if any, in multiples of 4.&lt;p&gt;For more information on dynamic reconfiguration in Arria II GX devices, please refer to Application Note 558: "Implementing Dynamic Reconfiguration in Arria II GX Devices."
</description>
<more_info_link>
http://www.altera.com/literature/an/an558.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	For proper device operation, you must always connect the ALTGX_RECONFIG and the ALTGX (with receiver channels) instances.&lt;p&gt;Refer to "Application Note 558: Implementing Dynamic Reconfiguration in Arria II GX Devices" for more information. Use the MegaWizard Plug-In Manager to create and configure a ALTGX_RECONFIG instance to control dynamic reconfiguration and/or offset cancellation.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	RECONFIG_SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
LPBK_SRIO
</recommendation_key>
<recommendation>
Lpbk
</recommendation>
<recommendation_description>
The Lpbk screen of the MegaWizard Plug-in Manager is where you select from various diagnostic loopback modes.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="6">
	SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Lpbk
</recommendation>
<recommendation_description>
"Lpbk" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "Lpbk" screen of the ALTGX MegaWizard Plug-In Manager is where you may specify a diagnostic loopback mode.
</recommendation_description>
<description>
Which loopback option would you like?&lt;p&gt;There are two options available in this mode mode:&lt;br&gt;No loopback - this is the default mode.&lt;p&gt;Serial loopback - if you select serial loopback, the rx_seriallpbken port is available to control the serial loopback feature dynamically.&lt;p&gt;1b1 - enables serial loopback&lt;br&gt;1b0 - disables serial loopback&lt;p&gt;This signal is asynchronous to the receiver datapath.&lt;p&gt;Reverse Loopback option.&lt;br&gt;There are three options available in this mode:&lt;br&gt;No reverse loopback - This is the default mode.&lt;br&gt;Reverse serial loopback(pre-CDR) - This is the loopback before the receiver's CDR block to the transmitter buffer. The receiver path in the PCS is active, but the transmitter side is not.&lt;br&gt;Reverse serial loopback - This is a loopback after the receiver's CDR block to the transmitter buffer. The receiver path in the PCS is active, but the transmitter side is not.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Lpbk screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Using serial loopback to verify PCS and PMA functionality independent of board related effects. Data is looped back from before the output buffer and gets retimed through the CDR. The data then continues through the receiver PMA and PCS. Error checking circuitry may be implemented in the FPGA core for diagnostic purposes. The transmitter output buffer remains active and transmits data whether serial loopback mode is enabled or not.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	LPBK_SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
SRIO_8B10B
</recommendation_key>
<recommendation>
Serial RapidIO/8B10B
</recommendation>
<recommendation_description>
The Serial RapidIO/8B10B screen of the MegaWizard Plug-in Manager is where you select from various protocol specific options.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="7">
	SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Serial RapidIO/8B10B (1 of 3)
</recommendation>
<recommendation_description>
Serial RapidIO/8B10B screen of the ALTGX MegaWizard Plug-In Manager. (1 of 3)&lt;p&gt;The "Serial RapidIO/8B10B" screen of the ALTGX MegaWizard Plug-In Manager is where you specify parameters and ports related to the 8B10B encoder/decoder block.
</recommendation_description>
<description>
Enable low latency PCS mode&lt;br&gt;This option is not available in this mode.&lt;p&gt;Enable 8b10b decoder/encoder&lt;br&gt;The 8B/10B decoder/encoder is always enabled in this mode.&lt;p&gt;Create a tx_forcedisp to enable force disparity and use tx_dispval to code up the incoming word using positive or negative disparity.&lt;br&gt;This option allows you to force positive or negative disparity on transmitted data in 8B/10B configurations.&lt;p&gt;Create rx_ctrldetect port to indicate 8B/10B decoder has detected a control code.&lt;br&gt;This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. This signal indicates whether the decoded 8 bit code group is a data or control code group on this port. If the received 10 bit code group is one of the 12 control code groups (/Kx.y/) specified in IEEE802.3 specification, this signal is driven high. If the received 10 bit code group is a data code group (/Dx.y/), this signal is driven low. The rx_ctrldetect signal is 2 bit wide. The LSB and MSB of rx_ctrldetect signal correspond to the LSByte and MSByte of the rx_dataout signal, respectively.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Serial RapidIO/8B10B screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	SRIO_8B10B
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Serial RapidIO/8B10B (2 of 3)
</recommendation>
<recommendation_description>
Serial RapidIO/8B10B screen of the ALTGX MegaWizard Plug-In Manager. (2 of 3)&lt;p&gt;The "Serial RapidIO/8B10B" screen of the ALTGX MegaWizard Plug-In Manager is where you specify parameters and ports related to the 8B10B encoder/decoder block.
</recommendation_description>
<description>
Create rx_errdetect port to indicate 8B/10B decoder has detected an error code.&lt;br&gt;This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. This signal indicates an 8B/10B code group violation. It is asserted high if the received 10 bit code group has a code violation or disparity error. It is used along with the rx_disperr signal to differentiate between a code violation error and/or a disparity error. The rx_errdetect signal is 2 bit wide. The LSB and MSB of rx_errdetect signal correspond to the LSByte and MSByte of the rx_dataout signal, respectively.&lt;p&gt;Create a rx_disperr port to indicate 8B/10B decoder has detected a disparity code.&lt;br&gt;This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric.This signal is asserted high if the received 10 bit code or data group has a disparity error. When this signal goes high, rx_errdetect also gets asserted high. The rx_disperr signal is 2 bits wide. The LSB and MSB of the rx_disperr signal correspond to the LSByte and MSByte of the rx_dataout signal, respectively.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Serial RapidIO/8B10B screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	SRIO_8B10B
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Serial RapidIO/8B10B (3 of 3)
</recommendation>
<recommendation_description>
Serial RapidIO/8B10B screen of the ALTGX MegaWizard Plug-In Manager. (3 of 3)&lt;p&gt;The "Serial RapidIO/8B10B" screen of the ALTGX MegaWizard Plug-In Manager is where you specify parameters and ports related to the 8B10B encoder/decoder block.
</recommendation_description>
<description>
Flip receiver output data bits.&lt;br&gt;This option reverses the bit order of the parallel receiver data at a byte level at the output of the receiver phase compensation FIFO.&lt;p&gt;Flip transmitter input data bits.&lt;br&gt;This option reverses the bit order of the parallel transmitter data at a byte level at the input of the transmitter phase compensation FIFO.&lt;p&gt;Enable transmitter bit reversal.&lt;br&gt;Enabling this option in reverses every bit of the 10 bit D[9:0] data at the input of the serializer and rewires it to D[0:9].&lt;p&gt;Create tx_invpolarity port to allow transmitter polarity inversion.&lt;br&gt;This optional port allows you to dynamically reverse the polarity of every bit of the data word fed to the serializer in the transmitter data path. Use this option when the positive and negative signals of the differential output from the transmitter (tx_dataout) are erroneously swapped on the board.&lt;p&gt;Enable the RX phase comp FIFO in register mode&lt;br&gt;This option is not available in this mode.&lt;p&gt;Create tx_bitslipboundaryselect port to control the number of words slipped in the TX bitslipper&lt;br&gt;This option is not available in this mode.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Serial RapidIO/8B10B screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	SRIO_8B10B
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
SRIO_WA
</recommendation_key>
<recommendation>
Word Aligner
</recommendation>
<recommendation_description>
The Word Aligner screen of the MegaWizard Plug-in Manager is where you select from various word aligner specific options.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="8">
	SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Word Aligner (1 of 3)
</recommendation>
<recommendation_description>
Serial RapidIO "Word Aligner" screen of the ALTGX MegaWizard Plug-In Manager. (1 of 3)&lt;p&gt;The "Word Aligner" screen of the ALTGX MegaWizard Plug-In Manager is where you specify parameters and ports related to the Word Aligner block.
</recommendation_description>
<description>
Use manual word alignment mode.&lt;br&gt;This option is not available in this mode as the word aligner operates in automatic synchronization state machine mode.&lt;p&gt;When should the word aligner realign?&lt;br&gt;This option is not available in this mode&lt;p&gt;Use manual bitslipping mode.&lt;br&gt;This option is not available in this mode as the word aligner operates in automatic synchronization state machine mode.&lt;p&gt;Use the built-in synchronization state machine&lt;br&gt;This option is always enabled in Serial RapidIO mode as the word aligner operates in automatic synchronization state machine mode.&lt;p&gt;Number of bad data words before loss of synch state&lt;br&gt;The Quartus II software forces this field to 3 to comply with the Serial RapidIO specification. When the word aligner receives 3 erroneous code (error count = 3) , the rx_syncstatus signal is driven low to indicate loss of synchronization.&lt;p&gt;Number of consecutive valid words before synch state is reached&lt;br&gt;The Quartus II software forces this field to 255 to comply with the Serial RapidIO specification. When the word aligner receives 255 valid code groups between erroneous code groups, the error count is reduced by 1. The rx_syncstatus stays high as long as the error count is lesser than the programmed error count.&lt;p&gt;Number of valid patterns before synch state is reached&lt;br&gt;The Quartus II software forces this field to 127 to comply with the Serial RapidIO specification. When the word aligner receives 127 valid word alignment patterns without receiving intermediate erroneous code groups, the rx_syncstatus signal is driven high to indicate that synchronization has been achieved.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Word Aligner screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	SRIO_WA
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Word Aligner (2 of 3)
</recommendation>
<recommendation_description>
Serial RapidIO "Word Aligner" screen of the ALTGX MegaWizard Plug-In Manager. (2 of 3)&lt;p&gt;The "Word Aligner" screen of the ALTGX MegaWizard Plug-In Manager is where you specify parameters and ports related to the Word Aligner block.
</recommendation_description>
<description>
What is the word alignment pattern length?&lt;br&gt;The Quartus II software only allows a 10 bit wide word alignment pattern.&lt;p&gt;What is the word alignment pattern?&lt;br&gt;The Quartus II software defaults the word alignment pattern to K28.5-.The word aligner looks for the programmed word alignment pattern and its complement.&lt;p&gt;Flip word alignment pattern bits.&lt;br&gt;This option is not supported in this mode&lt;p&gt;Enable run length violation checking with a run length of.&lt;br&gt;This option creates the output signal rx_rlv. Enabling this option also activates the run length violation circuit. If the number of continuous 1's and 0's exceeds the number that you set in this option, the run length violation circuit asserts the rx_rlv signal. The rx_rlv signal is asynchronous to the receiver data path. To ensure that the rx_rlv signal is captured reliably by the FPGA fabric, it is asserted for a minimum of two parallel clock cycles. For the channel width of 16-bits, the run length limits are 5 to 160 in increments of 5 in Serial RapidIO mode.&lt;p&gt;Enable word aligner output reverse bit ordering.&lt;br&gt;This option is not available in this mode.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Word Aligner screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	SRIO_WA
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Word Aligner (3 of 3)
</recommendation>
<recommendation_description>
Serial RapidIO "Word Aligner" screen of the ALTGX MegaWizard Plug-In Manager. (3 of 3)&lt;p&gt;The "Word Aligner" screen of the ALTGX MegaWizard Plug-In Manager is where you specify parameters and ports related to the Word Aligner block.
</recommendation_description>
<description>
Create a rx_syncstatus output port for pattern detector and word aligner.&lt;br&gt;This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that synchronization has been achieved. This signal is synchronous with the parallel receiver data on the rx_dataout port. This signal is not available in the bit slip mode. The rx_syncstatus signal is 2 bit wide. The LSB and MSB of rx_syncstatus signal correspond to the LSByte and MSByte of the rx_dataout signal, respectively.&lt;p&gt;Create a rx_patterndetect port to indicate pattern detected.&lt;br&gt;This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that the word alignment pattern programmed has been detected in the current word boundary. The rx_patterndetect signal is 2 bit wide. The LSB and MSB of rx_patterndetect signal correspond to the LSByte and MSByte of the rx_dataout signal, respectively.&lt;p&gt;Create rx_invpolarity to enable word aligner polarity inversion&lt;br&gt;This optional port allows you to dynamically reverse the polarity of every bit of the received data at the input of the word aligner. Use this option when the positive and negative signals of the differential input to the receiver (rx_datain) are erroneously swapped on the board&lt;p&gt;Create a rx_revbyteorderwa to enable receiver symbol swap.&lt;br&gt;This option is not available in the Serial Rapid IO mode.&lt;p&gt;Create rx_bitslipboundaryselectout port to indicate the number of bits slipped in the word aligner&lt;br&gt;This option is not available in the serial rapid IO mode.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Word Aligner screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. It is highly recommended that the rx_syncstatus signal be utilized. This signal will provide the status of the link between transmitter and receiver. The rx_syncstatus signal will be asserted if the link has been synchronized. If synchronization is lost due to disparity errors, code violations, PPM issues, etc, this signal will be deasserted. The rx_syncstatus signal is particularly useful when used with the SignalTap II verification tool for system validation.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	SRIO_WA
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
SRIO_RM
</recommendation_key>
<recommendation>
Rate Match/Byte Order
</recommendation>
<recommendation_description>
The Rate Matcher screen of the MegaWizard Plug-in Manager is where you select from various rate matcher specific options.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="9">
	SRIO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Rate Match/Byte Order (1 of 2)
</recommendation>
<recommendation_description>
Serial RapidIO "Rate Match/Byte Order" screen of the ALTGX MegaWizard Plug-In Manager. (1 of 2)&lt;p&gt;The "Rate Match/Byte Order" screen of the ALTGX MegaWizard Plug-In Manager is where you specify parameters and ports related to the rate matcher and byte ord
</recommendation_description>
<description>
Enable Rate Match FIFO.&lt;br&gt;This option enables the rate match (clock rate compensation) FIFO. The rate match block consists of a 20 word deep FIFO. Depending on the PPM difference, the rate match FIFO controls insertion and deletion of skip characters based on the 20 bit rate match pattern you enter in the options: What is the 20 bit rate match pattern1? and What is the 20 bit rate match pattern2? To enable this block: The transceiver channel must have both the transmitter and the receiver channel instantiated. You must select Receiver and Transmitter option in the What is the operation mode? field in the General screen.&lt;p&gt;What is the 20 bit rate match pattern1? (usually used for +ve disparity pattern)&lt;br&gt;Enter a 10 bit skip pattern and a 10 bit control pattern. In the skip pattern field, you must choose a 10 bit code group that has neutral disparity. When the rate matcher receives the 10 bit control pattern followed by the 10 bit skip pattern, it inserts or deletes the 10 bit skip pattern as necessary to avoid the rate match FIFO overflow or underflow conditions.&lt;p&gt;What is the 20 bit rate match pattern2? (usually used for -ve disparity pattern)&lt;br&gt;Enter a 10 bit skip pattern and a 10 bit control pattern. In the skip pattern field, you must choose a 10 bit code group that has neutral disparity. When the rate matcher receives the 10 bit control pattern followed by the 10 bit skip pattern,it inserts or deletes the 10 bit skip pattern as necessary to avoid the rate match FIFO from overflowing or under runnning.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Rate Match/Byte Order screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Use the rate matcher when the upstream transmitter and downstream receiver are using independent reference clocks. The rate matcher will compensate for slight frequency differences between the two clocks. Insertion and deletion will be determined by user defined values.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	SRIO_RM
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Rate Match/Byte Order (2 of 2)
</recommendation>
<recommendation_description>
Serial RapidIO "Rate Match/Byte Order" screen of the ALTGX MegaWizard Plug-In Manager. (2 of 2)&lt;p&gt;The "Rate Match/Byte Order" screen of the ALTGX MegaWizard Plug-In Manager is where you specify parameters and ports related to the rate matcher and byte ord
</recommendation_description>
<description>
Create rx_rmfifofull port to indicate when the rate match FIFO is full&lt;br&gt;This option creates the output port rx_rmfifofull when you enable the rate match FIFO. It is a status flag that the rate match block forwards to the FPGA fabric. It indicates when the rate match FIFO block is full (20 words). This signal remains high as long as the FIFO is full. It is asynchronous to the receiver data path.&lt;p&gt;Create rx_rmfifoempty port to indicate when the rate match FIFO is empty&lt;br&gt;This option creates the output port rx_rmfifoempty when you enable the rate match FIFO. It is a status flag that the rate match block forwards to the FPGA fabric. It indicates when the rate match FIFO block is empty (5 words). This signal remains high as long as the FIFO is empty. It is asynchronous to the receiver data path.&lt;p&gt;Create rx_rmfifodatainserted port to indicate when data is inserted in the rate match FIFO&lt;br&gt;This option creates the output port rx_rmfifodatainserted when you enable the rate match FIFO. It is a status flag that the rate match block forwards to the FPGA fabric. It indicates the insertion of skip patterns. For every insertion, this signal is high for one parallel clock cycle. This signal is asynchronous to the receiver data path.&lt;p&gt;Create rx_rmfifodatadeleted port to indicate when data is deleted in the rate match FIFO&lt;br&gt;This option creates the output port rx_rmfifodatadeleted when you enable the rate match FIFO. It is a status flag that the rate match block forwards to the FPGA fabric. It indicates the deletion of skip patterns. For every deletion, this signal is high for one parallel clock cycle. This signal is asynchronous to the receiver data path.&lt;p&gt;Enable insertion or deletion of consecutive characters or ordered sets&lt;br&gt;This option is not available in this mode.&lt;p&gt;Enable byte ordering block&lt;br&gt;This option is not available in this mode.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Rate Matcher/Byte Order screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	SRIO_RM
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
GIGE
</recommendation_key>
<recommendation>
GIGE
</recommendation>
<recommendation_description>
Design guidelines for implementing a transceiver based on the Gigabit Ethernet (GIGE) protocol using the MegaWizard Plug-In Manager. If your design requires the use of an IP core, please refer to the IP Advisor for additional support.
</recommendation_description>
<description>
Arria II GX devices support 1.25 Gbps Gigabit Ethernet links. While some settings may be customized, blocks such as the 8B/10B encoder/decoder and the automatic synchronous state machine must be used. PCS functions for auto-negotiation, collision detect, and carrier sense are not supported. If required, this functionality must be implemented in the FPGA.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	To begin configuring an Arria II GX transceiver instance:&lt;p&gt;1. Start the MegaWizard and select "Create a new custom megafunction variation". Click Next.&lt;br&gt;2. For "Which megafunction would you like to customize?", select I/O -&gt; ALTGX&lt;br&gt;3. Be sure the selected device family is set to Arria II GX.&lt;br&gt;3. Select the format of the output file as either VHDL or Verilog.&lt;br&gt;4. Select a name and location for the output file under "What name do you want for the output file?". Click Next.&lt;br&gt;5. Continue configuring the transceiver starting with the "General" screen.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	MW
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
GENERAL_GIGE
</recommendation_key>
<recommendation>
General
</recommendation>
<recommendation_description>
The General screen of the MegaWizard Plug-in Manager is where you select protocol, data rate, and reference clock frequency settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
General (1 of 2)
</recommendation>
<recommendation_description>
GIGE "General" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "General" screen of the ALTGX MegaWizard Plug-In Manager is where you select a protocol, number of channels, data rate, and other basic parameters.
</recommendation_description>
<description>
Which protocol will you be using?&lt;br&gt;Determines the specific functional mode under which the transceiver operates. For Gigabit Ethernet mode, you must select the GIGE option.&lt;p&gt;Which subprotocol will you be using?&lt;br&gt;There are two options, None or GIGE - Enhanced. Use GIGE - Enhanced if your system implementation has an auto-negotiation phase or if either /K28.1/ or /K28.7/ code group is used in the synchronization ordered set /K/D/.&lt;p&gt;Enforce default settings for this protocol.&lt;br&gt;Selecting this option skips the GIGE screen of the MegaWizard Plug-In Manager, and all GIGE-specific ports will be used.&lt;p&gt;What is the operation mode?&lt;br&gt;The available operation modes are Transmitter only, and Receiver and Transmitter (full duplex).&lt;p&gt;What is the number of channels?&lt;br&gt;This option determines how many identical channels this ALTGX instance contains.&lt;p&gt;What is the deserializer block width?&lt;br&gt;GIGE mode only operates in a single width mode. Double width mode is not allowed.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the General screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Selecting the GIGE-Enhanced mode enables 7-bit word alignment mode and rate matcher insertion/deletion of C1/C2 configuration ordered sets as required by the auto negotiation test suite used for UNH-IOL compliance. Three additional output ports: rx_runningdisp, rx_rmfifodatainserted, and rx_rmfifodatadeleted are also automatically enabled when this option is selected.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	GENERAL_GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
General (2 of 2)
</recommendation>
<recommendation_description>
GIGE "General" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "General" screen of the ALTGX MegaWizard Plug-In Manager is where you select a protocol, number of channels, data rate, and other basic parameters.
</recommendation_description>
<description>
What is the channel width?&lt;br&gt;The channel width is fixed to 8 bits in GIGE mode.&lt;p&gt;What would you like to base the setting on?&lt;br&gt;This option is not available for selection in GIGE mode.&lt;p&gt;What is the effective data rate?&lt;br&gt;The data rate is fixed at 1250 Mbps in GIGE mode.&lt;p&gt;What is the input clock frequency?&lt;br&gt;Determines the input reference clock frequency for the transceiver. GIGE mode supports reference clock frequencies of 62.5 MHz and 125 MHz.&lt;p&gt;What is the data rate division factor?&lt;br&gt;This option is not available in GIGE mode&lt;p&gt;The effective data rate is&lt;br&gt;Indicates the effective serial data rate (1250 Mbps) for GIGE mode.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the General screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	GENERAL_GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
PLL_PORTS_GIGE
</recommendation_key>
<recommendation>
PLL/Ports
</recommendation>
<recommendation_description>
The PLL/Ports screen of the MegaWizard Plug-in Manager is where you select PLL and clock data recovery settings as well as create optional ports.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PLL/Ports (1 of 3)
</recommendation>
<recommendation_description>
"PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager (1 of 3).&lt;p&gt;The "PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager is where you specify transmitter PLL settings, CDR settings, and reset control signals.
</recommendation_description>
<description>
Train Receiver PLL from pll_inclk.&lt;br&gt;If you select this option, the input reference clock to the CMU PLL trains the receiver CDR.&lt;p&gt;Use ATX Transmitter PLL&lt;br&gt;This option is not available in this mode.&lt;p&gt;What is the GXB Transmitter PLL bandwidth mode?&lt;br&gt;The available options are low, medium, and high. Select the appropriate option based on your system requirements.&lt;p&gt;What is the Receiver PLL bandwidth mode?&lt;br&gt;The available options are low, medium, and high. Select the appropriate option based on your system requirements.&lt;p&gt;What is the acceptable PPM threshold between the Receiver PLL VCO and the CRU clock?&lt;br&gt;In automatic lock mode, the CDR remains in LTD mode as long as the PPM difference between the CDR VCO output clock and the input reference clock is less than the PPM value that you set in this option. If the PPM difference is greater than the PPM value that you set in this option, the CDR switches to LTR mode. The range of values available in this option is +/- 62.5 ppm to +/- 1000 ppm.&lt;p&gt;Create a gxb_powerdown port to powerdown the Quad.&lt;br&gt;This is an optional signal. When asserted, it powers down the entire transceiver block. If none of the channels are instantiated in a transceiver block, the Quartus II software automatically powers down the entire transceiver block.&lt;p&gt;Create a gxb_enable port to enable the Quad&lt;br&gt;This signal can be used to enable the transceiver blocks. If instantiated, this port must be tied to the dedicated transceiver block enable input pin.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PLL/Ports screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Training the CDR PLL from the transmitter CMU PLL may be used to reduce clock resources and I/O usage. It is recommended that the dedicated reference clock input pins (REFCLK0 or REFCLK1) be used for transceiver reference clocks.&lt;br&gt;2. The low bandwidth setting may be used if the noise on the input reference clock is greater than the noise of the VCO. The high bandwidth setting will filter out the internal VCO noise by tracking the input clock above the frequency of the internal VCO noise. The medium bandwidth setting is a compromise between high and low bandwidth settings.&lt;br&gt;3. The gxb_powerdown signal may be used to power down the transceiver. The reference clock buffers, however, will NOT be powered down by this signal. The minimum pulse width for gxb_powerdown is 1us. If the gxb_powerdown port is not instantiated, you must assert the tx_digitalreset, rx_digitalreset, and rx_analogreset signals appropriately for correct simulation behavior.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	PLL_PORTS_GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PLL/Ports (2 of 3)
</recommendation>
<recommendation_description>
"PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager. (2 of 3)&lt;p&gt;The "PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager is where you specify transmitter PLL settings, CDR settings, and reset control signals.
</recommendation_description>
<description>
Create a rx_analogreset port for the analog portion of the receiver.&lt;br&gt;Receiver analog reset port available in Receiver only and Receiver and Transmitter operation modes. Resets part of the analog portion of the receiver CDR in the receiver channel. Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.&lt;p&gt;Create a rx_digitalreset port for the digital portion of the receiver.&lt;br&gt;Receiver digital reset port available in Receiver only and Receiver and Transmitter operation modes. Resets the PCS portion of the receiver channel. Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.&lt;p&gt;Create a tx_digitalreset port for the digital portion of the transmitter.&lt;br&gt;Transmitter digital reset port available in Transmitter only and Receiver and Transmitter operation modes. Resets the PCS portion of the transmitter channel. Altera recommends using this port to implement the recommended reset sequence. The minimum pulse width is two parallel clock cycles.&lt;p&gt;Create a pll_locked port to indicate PLL is in lock with the reference input clock.&lt;br&gt;Each CMU PLL has a dedicated pll_locked signal that is fed to the FPGA fabric to indicate when the PLL is locked to the input reference clock.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PLL/Ports screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. It is recommended that tx_digitalreset, rx_digitalreset, and rx_analogreset signals be instantiated. The reset sequence as described in the "Reset Control and Power Down" chapter of the Arria II GX Device Handbook should be implemented with the proper timing relationship between signals.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	PLL_PORTS_GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PLL/Ports (3 of 3)
</recommendation>
<recommendation_description>
"PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager. (3 of 3)&lt;p&gt;The "PLL/Ports" screen of the ALTGX MegaWizard Plug-In Manager is where you specify transmitter PLL settings, CDR settings, and reset control signals.
</recommendation_description>
<description>
Create a rx_locktorefclk port to lock the RX PLL to the reference clock.&lt;br&gt;This is an optional port. When this signal is asserted high, the LTR/LTD controller forces the receiver CDR to lock to the phase and frequency of the input reference clock.&lt;p&gt;Create a rx_locktodata port to lock the RX PLL to the received data.&lt;br&gt;This is an optional port. When this signal is asserted high, the LTR/LTD controller forces the receiver CDR to lock to the received data.&lt;p&gt;Create a rx_pll_locked port to indicate RX PLL is in lock with the reference clock.&lt;br&gt;In LTR mode, this signal is asserted high to indicate that the receiver CDR has locked to the phase and frequency of the input reference clock. In LTD mode, this signal has no significance.&lt;p&gt;Create a rx_freqlocked port to indicate RX PLL is in lock with the received data.&lt;br&gt;This signal gets asserted high to indicate that the receiver CDR has switched from LTR to LTD mode. This signal has relevance only in automatic lock mode and may be required to control the transceiver resets, as discussed in the User Reset and Power Down Signals section in the Reset Control and Power Down chapter in volume 2 of the Arria II GX Device Handbook.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the PLL/Ports screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. The rx_locktorefclk and rx_locktodata signals may be used for manual control of the receiver CDR. In locktorefclk mode, the CDR tracks the receiver input clock (rx_cruclk). The rx_pll_locked signal is asserted when the CDR has locked to phase and frequency. In locktodata mode, it may take up to 1ms for the CDR to lock to data and produce a stable clock. The receiver PCS should be held in reset until a stable clock is produced. The signal rx_pll_locked has no significance in locktodata mode and may toggle randomly.&lt;br&gt;2. It is recommended that rx_pll_locked be used when implementing manual CDR modes to indicate the CDR is locked in phase and frequency to the input reference clock.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	PLL_PORTS_GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
PORTS_CAL_GIGE
</recommendation_key>
<recommendation>
Ports/Cal Blk
</recommendation>
<recommendation_description>
The Ports/Cal Blk screen of the MegaWizard Plug-in Manager is where you select from various port and calibration block options.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Ports/Cal Blk
</recommendation>
<recommendation_description>
"Ports/Cal Blk" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "Ports/Cal Blk" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various transceiver ports such as clocks for user defined phase compensation clocking, error signal ports, OCT calibration, and other transceiver ports.
</recommendation_description>
<description>
Create a rx_signaldetect port to indicate data input signal detection.&lt;br&gt;This port is not available in Basic Serial RapidIO, SDI, XAUI, GIGE, or SONET/SDH modes.&lt;p&gt;Create a debug_rx_phase_comp_fifo_error output port.&lt;br&gt;This optional output port indicates Receiver Phase Compensation FIFO overflow or an underrun condition.&lt;p&gt;Create a debug_tx_phase_comp_fifo_error output port.&lt;br&gt;This optional output port indicates Transmitter Phase Compensation FIFO overflow or an underrun condition.&lt;p&gt;Create a rx_coreclk port to connect to the read clock of the RX phase compensation FIFO.&lt;br&gt;The parallel output data from the receiver can be clocked using this optional input port. It allows you to clock the read side of the Receiver Phase Compensation FIFO with a user-provided clock (FPGA fabric clock, FPGA fabric-Transceiver interface clock, or input reference clock).&lt;p&gt;Create a tx_coreclk port to connect to the write clock of the TX phase compensation FIFO.&lt;br&gt;The parallel transmitter data generated in the FPGA fabric can be clocked using this optional input port. It allows you to clock the write side of the Transmitter Phase Compensation FIFO with a user provided clock (FPGA fabric clock, FPGA fabric-Transceiver interface clock, or input reference clock).&lt;p&gt;Use calibration block.&lt;br&gt;Calibration block is always enabled.&lt;p&gt;Create an active low cal_blk_powerdown port to powerdown the calibration block.&lt;br&gt;Asserting this signal high powers down the calibration block. A high to-low transition on this signal restarts calibration.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Ports/Cal Blk screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. The rx_coreclk and tx_coreclk signals may reduce clock resources. Carefully review the chapter "Arria II GX Transceiver Clocking" in the Arria II GX Device Handbook for application examples.&lt;br&gt;2. The calibration block is used to calibrate the OCT resistors, as well as the analog circuitry in the transceiver. A 125MHz fixed clock is recommended input to the calibration block.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	PORTS_CAL_GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
RX_ANALOG_GIGE
</recommendation_key>
<recommendation>
RX Analog
</recommendation>
<recommendation_description>
The RX Analog screen of the MegaWizard Plug-in Manager is where you select from various receiver PMA settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="3">
	GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
RX Analog
</recommendation>
<recommendation_description>
"RX Analog" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "RX Analog" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various receiver analog controls such as equalization, dc gain, and termination settings.
</recommendation_description>
<description>
Enable manual equalizer control.&lt;br&gt;This option enables the static equalizer settings.&lt;p&gt;What is the equalizer DC gain?&lt;br&gt;This DC gain option has four settings:&lt;br&gt;0 - 0 dB&lt;br&gt;1 - 3 dB&lt;br&gt;2 - 6 dB&lt;br&gt;3 - 9 dB&lt;p&gt;What is the receiver common mode voltage (RX VCM)?&lt;br&gt;The receiver common mode voltage is programmable to 0.82 V or 1.2 V.&lt;p&gt;Force signal detection.&lt;br&gt;This option is not available for selection in this mode. It is always enabled by default.&lt;p&gt;What is the signal detect and signal loss threshold?&lt;br&gt;This option is not available for selection in this mode.&lt;p&gt;Use external receiver termination.&lt;br&gt;This option is available if you want to use an external termination resistor instead of the differential on chip termination (OCT). If checked, this option turns off the receiver OCT.&lt;p&gt;What is the receiver termination resistance?&lt;br&gt;This option selects the receiver differential termination value. The only setting allowed is 100 Ohm.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the RX Analog screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Static equalizer settings may be used to compensate for high frequency loss due to the low pass filter effects of the transmission medium.&lt;br&gt;2. The dc gain setting will boost the incoming signal across the frequency spectrum.&lt;br&gt;3. A common mode voltage of 0.82v is used for 2.5v/1.5v/1.4v PCML and for LVPECL. The 1.2v common mode setting should only be used for LVDS.&lt;br&gt;4. Using the OCT with calibration is recommended over off chip termination schemes.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	RX_ANALOG_GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
TX_ANALOG_GIGE
</recommendation_key>
<recommendation>
TX Analog
</recommendation>
<recommendation_description>
The TX Analog screen of the MegaWizard Plug-in Manager is where you select from various transmitter PMA settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="4">
	GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
TX Analog
</recommendation>
<recommendation_description>
"TX Analog" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "TX Analog" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various transmitter analog parameters such as termination, VOD, and pre-emphasis.
</recommendation_description>
<description>
What is the transmitter buffer power (VCCH)?&lt;br&gt;Arria II GX supports a VCCH power supply of 1.5 or 1.2V. You must connect the correct voltage supply to the VCCH pins on the board.&lt;p&gt;What is the transmitter common mode voltage (VCM)?&lt;br&gt;The available transmitter common mode voltage settings are 0.6 and 0.7 V.&lt;p&gt;Use external transmitter termination.&lt;br&gt;This option is available if you want to use an external termination resistor instead of the differential on chip termination (OCT). Checking this option turns off the transmitter differential OCT.&lt;p&gt;Select the transmitter termination resistance.&lt;br&gt;This option selects the transmitter differential termination value. The only setting allowed is 100 Ohm.&lt;p&gt;What is the voltage output differential (VOD) control setting?&lt;br&gt;This option selects the VOD of the transmitter buffer. Available options are from 400 to 1200mV in 200mV increments&lt;p&gt;Preemphasis pre-tap setting&lt;br&gt;This option is not available in this mode&lt;p&gt;Preemphasis first post tap setting.&lt;br&gt;This option sets the amount of pre emphasis on the transmitter buffer using first post tap. There are six settings available, including a no pre-emphasis setting&lt;p&gt;Preemphasis second post-tap setting&lt;br&gt;This option is not available in this mode&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the TX Analog screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Using the OCT with calibration is recommended over off chip termination schemes.&lt;br&gt;2. Various VOD settings are provided to compensate for different trace lengths, backplanes, and receivers. The actual values are pending characterization.&lt;br&gt;3. Using pre-emphasis can assist in opening the data eye at the far end receiver by boosting high frequency signal components that tend to be attenuated by the low pass filtering effects of the transmission medium. Higher data rates through legacy backplanes may require greater pre-emphasis to maintain a quality eye opening at the receiver.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	TX_ANALOG_GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
RECONFIG_GIGE
</recommendation_key>
<recommendation>
Reconfig
</recommendation>
<recommendation_description>
The Reconfig screen of the MegaWizard Plug-in Manager is where you select from various dynamic reconfiguration settings.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="5">
	GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Reconfig
</recommendation>
<recommendation_description>
"Reconfig" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "Reconfig" screen of the ALTGX MegaWizard Plug-In Manager is where you specify various dynamic reconfiguration modes. A separate ALTGX_RECONFIG MegaFunction must be created and properly connected for dynamic reconfiguration and for receiver offset cancellation.
</recommendation_description>
<description>
What do you want to be able to dynamically reconfigure in the transceiver?&lt;br&gt;Available options:&lt;br&gt;Offset cancellation for receiver channels - Make sure that you connect a dynamic reconfiguration controller to all the transceiver channels in the design. This option is enabled by default for Receiver only and Receiver and Transmitter configurations. It is not available for Transmitter only configurations.&lt;br&gt;Analog controls - dynamically reconfigures the PMA control settings like VOD, pre-emphasis, and equalization.&lt;p&gt;What is the starting channel number?&lt;br&gt;You must set the starting channel number of the first ALTGX MegaWizard instance controlled by the dynamic reconfiguration controller as 0. Set the starting channel number of the consecutive ALTGX instances controlled by the same dynamic reconfiguration controller, if any, in multiples of 4.&lt;p&gt;For more information on dynamic reconfiguration in Arria II GX devices, please refer to Application Note 558: "Implementing Dynamic Reconfiguration in Arria II GX Devices."
</description>
<more_info_link>
http://www.altera.com/literature/an/an558.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	For proper device operation, you must always connect the ALTGX_RECONFIG and the ALTGX (with receiver channels) instances.&lt;p&gt;Refer to "Application Note 558: Implementing Dynamic Reconfiguration in Arria II GX Devices" for more information. Use the MegaWizard Plug-In Manager to create and configure a ALTGX_RECONFIG instance to control dynamic reconfiguration and/or offset cancellation.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	RECONFIG_GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
LPBK_GIGE
</recommendation_key>
<recommendation>
Lpbk
</recommendation>
<recommendation_description>
The Lpbk screen of the MegaWizard Plug-in Manager is where you select from various diagnostic loopback modes.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="6">
	GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Lpbk
</recommendation>
<recommendation_description>
"Lpbk" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "Lpbk" screen of the ALTGX MegaWizard Plug-In Manager is where you may specify a diagnostic loopback mode.
</recommendation_description>
<description>
Which loopback option would you like?&lt;p&gt;There are two options available in this mode mode:&lt;br&gt;No loopback - this is the default mode.&lt;p&gt;Serial loopback - if you select serial loopback, the rx_seriallpbken port is available to control the serial loopback feature dynamically.&lt;p&gt;1b1 - enables serial loopback&lt;br&gt;1b0 - disables serial loopback&lt;p&gt;This signal is asynchronous to the receiver datapath.&lt;p&gt;Reverse Loopback option.&lt;br&gt;This option is not available in this mode.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the Lpbk screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. Using serial loopback to verify PCS and PMA functionality independent of board related effects. Data is looped back from before the output buffer and gets retimed through the CDR. The data then continues through the receiver PMA and PCS. Error checking circuitry may be implemented in the FPGA core for diagnostic purposes. The transmitter output buffer remains active and transmits data whether serial loopback mode is enabled or not.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	LPBK_GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
GIGE_SPEC
</recommendation_key>
<recommendation>
GIGE
</recommendation>
<recommendation_description>
The GIGE screen of the MegaWizard Plug-in Manager is where you select from various GIGE specific options.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="7">
	GIGE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
GIGE (1 of 2)
</recommendation>
<recommendation_description>
"GIGE" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "GIGE" screen of the ALTGX MegaWizard Plug-In Manager is where you may select from various GIGE specific options.
</recommendation_description>
<description>
Enable run-length violation checking with a run length of&lt;br&gt;This option is not available for selection in GIGE mode.&lt;p&gt;Create a rx_syncstatus output port for pattern detector and word aligner.&lt;br&gt;This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that synchronization has been achieved. This signal is synchronous with the parallel receiver data on the rx_dataout port. This signal is not available in the bit slip mode. The rx_syncstatus signal is 2 bit wide. The LSB and MSB of rx_syncstatus signal correspond to the LSByte and MSByte of the rx_dataout signal, respectively.&lt;p&gt;Create a rx_patterndetect port to indicate pattern detected.&lt;br&gt;This is an output status signal that the word aligner forwards to the FPGA fabric to indicate that the word alignment pattern programmed has been detected in the current word boundary.&lt;p&gt;Create a rx_invpolarity to enable word aligner polarity inversion&lt;br&gt;This optional port allows you to dynamically reverse the polarity of the received data at the input of the word aligner.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the GIGE screen of the MegaWizard Plug-In Manager per design requirements and specifications.&lt;p&gt;Altera recommends:&lt;br&gt;1. It is highly recommended that the rx_syncstatus signal be utilized. This signal will provide the status of the link between transmitter and receiver. The rx_syncstatus signal will be asserted if the link has been synchronized. If synchronization is lost due to disparity errors, code violations, PPM issues, etc, this signal will be deasserted. The rx_syncstatus signal is particularly useful when used with the SignalTap II verification tool for system validation.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	GIGE_SPEC
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
GIGE (2 of 2)
</recommendation>
<recommendation_description>
"GIGE" screen of the ALTGX MegaWizard Plug-In Manager.&lt;p&gt;The "GIGE" screen of the ALTGX MegaWizard Plug-In Manager is where you may select from various GIGE specific options.
</recommendation_description>
<description>
Create a rx_ctrldetect port to indicate 8B/10B decoder has detected a control code.&lt;br&gt;This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. This signal indicates whether the decoded 8 bit code group is a data or control code group on this port. If the received 10 bit code group is one of the 12 control code groups (/Kx.y/) specified in IEEE802.3 specification, this signal is driven high. If the received 10 bit code group is a data code group (/Dx.y/), this signal is driven low.&lt;p&gt;Create a rx_errdetect port to indicate 8B/10B decoder has detected an error code.&lt;br&gt;This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric. This signal indicates an 8B/10B code group violation. It is asserted high if the received 10 bit code group has a code violation or disparity error. It is used along with the rx_disperr signal to differentiate between a code violation error and/or a disparity error.&lt;p&gt;Create a rx_disperr port to indicate 8B/10B decoder has detected a disparity code.&lt;br&gt;This is an output status signal that the 8B/10B decoder forwards to the FPGA fabric.This signal is asserted high if the received 10 bit code or data group has a disparity error. When this signal goes high, rx_errdetect also gets asserted high.&lt;p&gt;Create a tx_invpolarity port to allow transmitter polarity inversion.&lt;br&gt;This optional port allows you to dynamically reverse the polarity of every bit of the data word fed to the serializer in the transmitter data path. Use this option when the positive and negative signals of the differential output from the transmitter (tx_dataout) are erroneously swapped on the board.&lt;p&gt;What is the word alignment pattern length?&lt;br&gt;This option sets the word alignment pattern length. The available options are 7 and 10 for GIGE mode. The default setting for this option is 10 bits.&lt;p&gt;Refer to the "Arria II GX Transceiver Architecture" chapter of the Arria II GX Handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select the settings from the General screen of the MegaWizard Plug-In Manager per design requirements and specifications.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	GIGE_SPEC
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
CLOCKING
</recommendation_key>
<recommendation>
Clocking
</recommendation>
<recommendation_description>
The section provides information and usage guidelines for the Arria II GX transceiver clocking architecture.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	IMPLEMENT
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
CMU PLL and Receiver CDR
</recommendation>
<recommendation_description>
Providing a clean reference clock to the various transceiver PLLs is critical to system level performance. Due to finite resources, creating a clocking strategy for the FPGA and transceiver will aid fitting the design.
</recommendation_description>
<description>
Each transceiver block contains two clock multiplier units (CMU) and four clock data recovery units (CDR), one per receiver channel. Each CMU or CDR may derive it's reference clock from: &lt;br&gt;&lt;br&gt;1. A dedicated refclk0/refclk1 pin of the same transceiver block &lt;br&gt;2. A refclk0/refclk1 pin of another transceiver block using the inter-transceiver block (ITB) clock network, &lt;br&gt;3. Dedicated CLK input pins on the FPGA global clock network &lt;br&gt;4. Clock output pins from the left PLLs in the FPGA fabric.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52002.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Altera recommends using the dedicated refclk pins for improved transmitter output jitter performance. Using the inter-transceiver block (ITB) clock network may reduce the number of connections to an on-board oscillator. Since there are finite ITB and global clock resources, careful planning of the transceiver clocking strategy is necessary. &lt;p&gt;Verify that your input reference clock meets the Arria II GX electrical specifications for 1.2V, 1.5V, or 2.5V PCML, differential LVPECL, or LVDS. In the case of PCI Express, a DC coupling scheme using HCSL is also supported.
	</action_description>
	<action_link>
	AE
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	CLOCKING
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Datapath  Clocking
</recommendation>
<recommendation_description>
Careful consideration of transceiver datapath clocking may prevent unexpected data transmission.
</recommendation_description>
<description>
Transmitter: The high speed serial and low speed parallel clocks behave differently depending on protocol, data rate, and whether a bonded mode is used. For example, if the byte serializer is used, the low speed parallel clock frequency is cut in half for the write clock of the byte serializer, the read clock of the transmitter phase comp FIFO, and for the tx_clkout feeding the FPGA. In a bonded mode, the channel to channel skew is reduced by utilizing the same clocks from CMU0 of the master for all bonded channels. Also, the phase compensation FIFO pointers and the reset signals are the same for all channels in a bonded mode. In a non-bonded mode, each channel has separate reset signals and phase compensation FIFO pointers. Each channel also generates it's own slow speed parallel and high speed serial clocks from the local clock divider.&lt;p&gt;Receiver: Datapath clocking within the transceiver depends on protocol, data rate, bonded/non-bonded modes, and whether the rate matcher or byte deserializer is used. Like the transmitter, bonded modes provide all channels with a low skew clocking path for high and low speed clocks. Phase compensation pointers are also shared across all channels for reduced channel to channel skew. Due to the independence of clocks, reset signals, and phase compensation FIFO pointers, non-bonded modes are subject to greater channel to channel skew. PCS clocking is altered if a rate matcher is used.&lt;p&gt;Carefully review the chapter, "Arria II GX Transceiver Clocking" for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52002.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Understand the differences in clock routing for your particular protocol. If a bonded mode is used, the Quartus II software will automatically tie the resets of all channels together. The low speed parallel clock and high speed serial clocks will be derived from CMU0 of the transceiver block. CMU0 will also generate the phase compensation FIFO pointers for all channels. In bonded modes, the coreclkout signal is available for use in the FPGA, as well as to clock the phase compensation FIFO. If the byte serializer/de-serializer is used, the coreclkout will be divided by two. Also, if the rate matcher is used, the transmitter PLL clock will be used for a portion of the PCS.&lt;p&gt;For bonded modes, it is critical to assign the correct tx_dataout to the proper physical channel. For example,&lt;br&gt;tx_dataout[0] is connected to physical channel 0 of the transceiver block&lt;br&gt;tx_dataout[1] is connected to physical channel 1 of the transceiver block, etc&lt;p&gt;If a non-bonded mode is used for related channels, logic may be required to account for channel to channel skew. The tx_clkout (or rx_clkout) signal is available for use in the FPGA, as well as for use by the phase compensation FIFO.&lt;p&gt;In configurations that utilize x8 bonding, the CMU0 of the master transceiver block will generate the clocks and phase compensation FIFO pointers for the slave block. See the chapter, "Arria II GX Transceiver Clocking" in the Arria II GX Handbook for additional information.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	CLOCKING
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
FPGA-Transmitter Interface
</recommendation>
<recommendation_description>
Transferring data from the FPGA domain to the transceiver domain requires careful resource planning and may require pin assignments.
</recommendation_description>
<description>
The transmitter phase compensation FIFO compensates for any phase difference between the FPGA clock and the transmitter's parallel PCS clock. The frequencey difference between the two clocks must be 0 PPM. The read clock for the phase compensation FIFO is the slow parallel PCS clock, or the divided version if the byte serializer is used. The write clock may either be selected by the Quartus II software, or it may be specified by the user. In a non-bonded mode, if the design does not specify a tx_coreclk port, Quartus II will automatically connect the tx_clkout port of each channel in the transceiver block to the write clock of the associated channel's phase compensation FIFO. If there are identical configurations within a transceiver block, Quartus II will automatically route tx_clkout[0] to the adjacent identical channels. Refer to the "Arria II GX Transceiver Clocking" chapter of the Arria II GX handbook for more information on automatic clock routing for identical configurations.&lt;p&gt;In a bonded mode, if the design does not specify a tx_coreclk port, the Quartus II software will automatically connect the coreclkout port of the transceiver block to the phase compensation FIFO write clock of all channels within the transceiver block. The Quartus II software can only automatically route the write clock within a single transceiver block. In a x8 bonded mode, the write clocks of the phase compensation FIFOs may be routed manually to save resources. Refer to the "Arria II GX Transceiver Clocking" chapter of the Arria II GX handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52002.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Determine how many bonded and non-bonded channels required in your design. If possible, group identical non-bonded channels within a single transceiver block. This may reduce clock routing resource and improve fitting. If fitting is not an issue, the Quartus II software can automatically route the transmitter phase compensation FIFO clock resources. To conserve routing resources or to optimize the design, manual routing is possible.&lt;p&gt;If a tx_coreclk port is instantiated, the design must ensure a 0 PPM difference between the clock driving the tx_coreclk (write) port and the low speed parallel (read) clock for every channel driven by the same tx_coreclk source signal. The tx_coreclk may be driven by a tx_clkout signal in non-bonded channel configurations, coreclkout in bonded configurations, the FPGA CLK input pins, transceiver REFCLK pins, or the clock output from the left corner PLLs. The Quartus II software does NOT allow gated clocks or clocks generated in FPGA logic to drive the tx_coreclk port. Because the Quartus II software cannot determine whether there is a 0 PPM difference between the transmitter phase compensation FIFO's read and write clocks when driving tx_coreclk with a user selected signal, the designer must guarantee that this is the case. When implementing a user selected transmitter phase compensation FIFO write clock, the Quartus II software requires a GXB 0 PPM Core Clock Setting user assignment as described in the "Arria II GX Transceiver Clocking" chapter of the Arria II GX Device Handbook.
	</action_description>
	<action_link>
	AE
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
C:/altera/90/quartus/common/advisors/gxb_0ppm_core_clock_setting.bmp
</image_path>
<parent_list>
	<parent priority="2">
	CLOCKING
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Receiver-FPGA Interface
</recommendation>
<recommendation_description>
Transferring data from the transceiver domain to the FPGA domain requires careful resource planning and may require pin assignments.
</recommendation_description>
<description>
The receiver phase compensation FIFO compensates for any phase difference between the FPGA clock and the receiver's parallel PCS clock. The frequencey difference between the two clocks must be 0 PPM to prevent overflow/underflow errors. The write clock for the phase compensation FIFO is the slow parallel PCS clock, or the divided version if the byte serializer is used. The read clock may either be selected by the Quartus II software, or it may be specified by the user. In a non-bonded mode with the rate matcher, if the design does not specify a rx_coreclk port, the Quartus II software will automatically connect the tx_clkout port of each channel in the transceiver block to the read clock of the associated channel's phase compensation FIFO. If there are identical configurations within a transceiver block, Quartus II will automatically route tx_clkout[0] to the adjacent identical channels. Refer to the "Arria II GX Transceiver Clocking" chapter of the Arria II GX handbook for more information on automatic clock routing for identical configurations. In a non-bonded mode without the rate matcher, the Quartus II software automatically routes the recovered clock driven on the rx_clkout port to the read port of the receiver phase compensation FIFO. Since the Quartus II software cannot determine whether identically configured channels have a 0 PPM difference on the incoming serial streams, this routing utilizes one clock resource for each channel.&lt;p&gt;All bonded modes utilize the rate matcher. This allows the Quartus II software to automatically route the coreclkout signal to all bonded channels within the transceiver block. In a bonded x8 mode, the coreclkout of the master transceiver block will be routed to the read clock port of all eight of the bonded channels. Refer to the "Arria II GX Transceiver Clocking" chapter of the Arria II GX handbook for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52002.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Determine how many bonded and non-bonded channels required in your design. If possible, group identical non-bonded channels within a single transceiver block. This may reduce clock routing resource and improve fitting. If fitting is not an issue, the Quartus II software can automatically route the receiver phase compensation FIFO clock resources. If the rx_coreclk port is not instantiated, the receiver phase compensation FIFO read port will be automatically driven by a tx_clkout signal in non-bonded channel configurations with the rate matcher, rx_clkout in non-bonded configurations without the rate matcher, or coreclkout in bonded configurations. To conserve routing resources or to optimize the design, manual routing is possible.&lt;p&gt;If a rx_coreclk port is instantiated, the design must ensure a 0 PPM difference between the clock driving the rx_coreclk (read) port and the low speed parallel (write) clock for every channel driven by the same rx_coreclk source signal. The rx_coreclk may be driven by a tx_clkout signal in non-bonded channel configurations with the rate matcher, rx_clkout in non-bonded configurations without the rate matcher, or coreclkout in bonded configurations, the FPGA CLK input pins, transceiver REFCLK pins, or the clock output from the left corner PLLs. The Quartus II software does NOT allow gated clocks or clocks generated in FPGA logic to drive the rx_coreclk port. Because the Quartus II software cannot determine whether there is a 0 PPM difference between the transmitter phase compensation FIFO's read and write clocks when driving rx_coreclk with a user selected signal, the designer must guarantee that this is the case. When implementing a user selected receiver phase compensation FIFO read clock, the Quartus II software requires a GXB 0 PPM Core Clock Setting user assignment as described in the "Arria II GX Transceiver Clocking" chapter of the Arria II GX Device Handbook.
	</action_description>
	<action_link>
	AE
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="3">
	CLOCKING
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
PLL Cascading
</recommendation>
<recommendation_description>
The highly specialized PLLs within the transceiver block allow for a finite number of input reference frequencies. To allow more flexibility for system design, the PLLs on the left side of the device may be cascaded with the transceiver PLLs.
</recommendation_description>
<description>
The CMU PLLs and CDR input reference clocks may be driven by a cascaded PLL on the left side of the device. Cascading the PLL allows for a wider range of counter values, and thus a larger range of reference clock frequencies at the input pin. Segmentation of the PLL cascade network allows two left side PLLs to drive the cascade clock line simultaneously to provide two input reference clocks to the CMU PLLs and receiver CDRs in different transceiver blocks. Refer to the "FPGA Fabric PLLs-Transceiver PLLs Cascading" section of the "Arria II GX Transceiver Clocking" chapter of the Arria II GX handbook.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52002.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="4">
	CLOCKING
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
MULTI
</recommendation_key>
<recommendation>
Multiple Protocols and Data Rates
</recommendation>
<recommendation_description>
The section provides information and usage guidelines for implementing multiple protocols and/or data rates within a single Arria II GX transceiver block.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	IMPLEMENT
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Multiple Protocols and Data Rates
</recommendation>
<recommendation_description>
When creating multiple ALTGX Transceiver instances, the Quartus II software enforces some restrictions when combining multiple instances within a single transceiver block.
</recommendation_description>
<description>
Several combinations are possible when placing multiple transceiver instances within a single transceiver block. Possible configurations include:&lt;p&gt;1. Multiple channels may share a single CMU&lt;br&gt;2. Multiple channels may share two CMUs&lt;br&gt;3. Receiver Only channels may be combined&lt;br&gt;4. Combining transmitter channel and receiver channel instances&lt;br&gt;5. Combining channels in a Basic x4 mode&lt;br&gt;6. Combining PCI Express channels with other channels&lt;br&gt;7. Combining transceiver instances using PLL cascade clocks&lt;br&gt;8. Combining transceiver instances using PLL cascade clocks&lt;p&gt;Refer to the "Configuring Multiple Protocols and Data Rates in a Transceiver Block" chapter in Volume II of the Arria II GX Device Handbook for more information and detailed examples.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52003.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	There are different requirements and restrictions based on configuration for implementing multiple protocols and data rates in a single transceiver block. Please refer to the "Configuring Multiple Protocols and Data Rates in a Transceiver Block" chapter in Volume II of the Arria II GX Device Handbook for guidelines and detailed examples.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	MULTI
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
RECONFIG
</recommendation_key>
<recommendation>
Dynamic Reconfiguration
</recommendation>
<recommendation_description>
The section provides information and usage guidelines for the dynamic reconfiguration controller in a Arria II GX transceiver design.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	To begin configuring an Arria II ALTGX_RECONFIG dynamic reconfiguration instance:&lt;p&gt;1. Start the MegaWizard and select "Create a new custom megafunction variation". Click Next.&lt;br&gt;2. For "Which megafunction would you like to customize?", select I/O -&gt; ALTGX_RECONFIG&lt;br&gt;3. Be sure the selected device family is set to Arria II GX.&lt;br&gt;3. Select the format of the output file as either VHDL or Verilog.&lt;br&gt;4. Select a name and location for the output file under "What name do you want for the output file?". Click Next.&lt;br&gt;5. Continue configuring the transceiver according to Application Note 558: Implementing Dynamic Reconfiguration in Arria II GX Devices.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="3">
	IMPLEMENT
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Dynamic Reconfiguration
</recommendation>
<recommendation_description>
Dynamic reconfiguration may be used to dynamically change various parameters of the PMA and PLL. By utilizing dynamic reconfiguration, a more robust link may be established with the system running. Altera provides the ALTGX_RECONFIG MegaFunction to control dynamic reconfiguration.
</recommendation_description>
<description>
Dynamic reconfiguration may be run in several modes.&lt;p&gt;1. Reconfiguration of PMA settings - pre-emphasis, equalization, DC gain, and VOD&lt;br&gt;2. Offset Cancellation - Counters the effects of process, voltage, and temperature variation&lt;br&gt;3. Transceiver Channel Reconfiguration - functional mode, data rate, CMU PLL&lt;p&gt;For more information on dynamic reconfiguration in Arria II GX devices, please refer to Application Note 558: "Implementing Dynamic Reconfiguration in Arria II GX Devices".
</description>
<more_info_link>
http://www.altera.com/literature/an/an558.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	The ALTGX_RECONFIG MegaFunction is a separate instance that must be added and properly connected to the ALTGX Transceiver MegaFunction in the design if dynamic reconfiguration is used. It must also be added for offset cancellation if a receiver is instantiated.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	RECONFIG
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
MISC
</recommendation_key>
<recommendation>
Other Design Guidelines
</recommendation>
<recommendation_description>
This section provides important information and recommended settings to prevent some common design problems.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="4">
	IMPLEMENT
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Reset Sequence
</recommendation>
<recommendation_description>
Altera highly recommends following the reset sequence that pertains to your particular transceiver configuration.
</recommendation_description>
<description>
Each unbonded transceiver channel has it's own  tx_digitalreset, a rx_digitalreset, and rx_analogreset signals.  It is critical that the tx_digitalreset and rx_digitalreset signals remain asserted until the clock from the transmitter PLL and the receiver CDR are stable. There is also a pll_powerdown signal for each CMU PLL in the transceiver block. A gxb_powerdown signal is available to power down the entire transceiver block.&lt;p&gt;In bonded configurations, there is a single tx_digitalrest, rx_digitalreset, and an rx_analogreset that is shared among all identical transceivers so they may be reset simultaneously. Refer to the chapter, "Reset Control and Power Down" in the Arria II GX Device Handbook, Volume 2 for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52004.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	The recommended reset sequence depends on transceiver configuration and protocol. For example, there is a different reset sequence for PCI Express than for other protocols. Review the "Reset Control and Power Down" chapter of the Arria II GX handbook for recommded reset controls and timing diagrams. When designing the reset state machine, be sure to route the correct clock signal to control the reset circuitry.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	MISC
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Power Supplies
</recommendation>
<recommendation_description>
Arria II GX devices require several power supplies connected to the proper voltage levels for reliable system operation.
</recommendation_description>
<description>
Aside from the core power supplies, Arria II GX transceivers require several unique power levels including VCCA, VCCH_GXB, and VCCL_GXB. Review the chapter, "Power Requirements for Arria II GX Devices" and the "Device Data Sheet" for specifications in the Arria II GX Device Handbook, Volume 1.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Be sure to connect the following power supplies:&lt;p&gt;1. VCCA - Connect to a clean 2.5V supply to power the transceiver PMA regulator.&lt;br&gt;2. VCCH_GXB - Connect to a clean 1.5V supply to power the transceiver PMA output buffer.&lt;br&gt;3. VCCL_GXB - Connect to a clean 1.1V supply to power the transceiver PMA, the receiver PMA, and the clocking circuitry.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="1">
	MISC
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
RREFB
</recommendation>
<recommendation_description>
The RREFB resistors are often left unconnected, or connected in a way that adversely affects system performance.
</recommendation_description>
<description>
Arria II GX devices have one or more calibration blocks to calibrate the on-chip termination (OCT) resistors and the analog circuitry in the transceiver blocks. The calibration circuit requires a 2k ohm resistor connected between the RREFB pin and ground. This pulldown resistor is used to generate the reference currents for calibration. See the "Calibration" section of the "Arria II GX Transceiver Architecture" chapter of the Arria II GX handbook for more details.
</description>
<more_info_link>
http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Verify the number and location of the RREFB pins. Connect a 2k ohm resistor from each RREFB pin to ground. The 2k ohm resistor should be connected even if one of the transceiver blocks is not being used. The resistor should be +/- 1% maximum tolerance, and should be shielded from noise sources. (link to pin connection guidelines or device pinout)
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="2">
	MISC
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Pin Assignments
</recommendation>
<recommendation_description>
Successful compilation and programming of a transceiver based design requires several pin assignments.
</recommendation_description>
<description>
Several pin assignments may be required for a successful design compilation. All input reference clocks for the transmitter PLLs and receiver CDR must have appropriate assignments. Proper termination settings should also be made for clocks and data pins. Assignments will also be required on internal clocks if a user selected clock is used on the FPGA side of the phase compensation FIFOs. Location assigments may be necessary to group identical but non-bonded channels, for PCI Express lane assignments, etc.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Use the pin planner to verify that your pin placement is correct. Verify that the reference clocks are assigned correctly and have the correct polarity. Verify that bonded mode logical channels are connected to the correct physical channels. Review termination settings for clock and data signals. If a user selected clock is used for the phase compensation FIFOs, be certain the GXB 0 PPM settings are done correctly.
	</action_description>
	<action_link>
	AE
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="3">
	MISC
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
SIMULATION
</recommendation_key>
<recommendation>
Simulation
</recommendation>
<recommendation_description>
NA
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="3">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Functional and Gate Level Simulation using ModelSim
</recommendation>
<recommendation_description>
The flow for functional and gate level simulation of transceiver based designs does not vary significantly from that of non-transceiver based designs.
</recommendation_description>
<description>
If your design includes an Arria II GX transceiver, you must compile additional library files to perform functional or gate level simulations in ModelSim.
</description>
<more_info_link>
http://www.altera.com/literature/hb/qts/qts_qii53001.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Be sure to compile the following model files (Verilog HDL or VHDL) into your working library prior to simulation:&lt;br&gt;1. 220model.v or 220model.vhd&lt;br&gt;2. altera_mf.v or altera_mf.vhd&lt;br&gt;3. arriaiigx_atoms.v or arriaiigx_atoms.vhd&lt;br&gt;4. arriaiigx_hssi_atoms.v or arriaiigx_hssi_atoms.vhd&lt;br&gt;5. sgate.v or sgate.vhd&lt;p&gt;You must also compile your simulation netlist that may be generated from within the MegaWizard Plug-In Manager. See the "Mentor Graphics ModelSim Support" chapter of Volume 3 of the Quartus II Software handbook for more information and step by step simulation instructions.&lt;p&gt;Additional reset information:&lt;br&gt;1. The gxb_powerdown port is optional. In simulation, if the gxb_powerdown port is not instantiated, you must assert the tx_digitalreset, rx_digitalreset, and rx_analogreset signals appropriately for correct simulation behavior.&lt;br&gt;2. If the gxb_powerdown port is instantiated, and the other reset signals are not used, you must assert the gxb_powerdown signal for at least one parallel clock cycle for correct simulation behavior.&lt;br&gt;3. You can de-assert the rx_digitalreset signal immediately after the rx_freqlocked signal goes high to reduce the simulation run time. It is not necessary to wait for 4 ?s (as suggested in the actual reset sequence).&lt;br&gt;4. The busy signal is de-asserted after about 20 parallel reconfig_clk clock cycles in order to reduce the simulation run time. For silicon behavior in hardware, the reset sequences discussed in the previous pages can be followed.&lt;br&gt;5. In PCI Express (PIPE) mode simulation, you must assert the tx_forceelecidle signal for at least one parallel clock cycle before transmitting normal data for correct simulation behavior.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	SIMULATION
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
COMPILATION
</recommendation_key>
<recommendation>
Compilation
</recommendation>
<recommendation_description>
NA
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="4">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Compile the design
</recommendation>
<recommendation_description>
Compile the design and review the Quartus II compilation report files.
</recommendation_description>
<description>
The Quartus II software generates several report files that may be useful to debug or verify your design upon compilation. Among these are the fitter summary, the pin out file, and the resource section. These reports can help verify that your design has been synthesized as expected. The compilation warnings should be reviewed as well to be sure there are no potential design issues. If design changes are necessary, incremental compilation may be used to reduce compile time between design iterations.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Review the Fitter Summary, Pin Out File, Resource Section, and any warnings issued by the compiler.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	COMPILATION
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
VERIFICATION
</recommendation_key>
<recommendation>
Verification Tools
</recommendation>
<recommendation_description>
Use the Signal Tap tool to verify or debug your design.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="5">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Signal Tap
</recommendation>
<recommendation_description>
The SignalTap II Embedded Logic Analyzer is a highly effective verification and debug tool.
</recommendation_description>
<description>
SignalTap II is an embedded logic analyzer that helps debug internal signals in the design without the use of external equipment. SignalTap II can be configured to use custom triggers to capture the internal state of design nodes. The captured data can be viewed in real time, or stored in device memory for analysis.&lt;p&gt;Hardware and software requirements for the use of the SignalTap II Logic Analyzer include: Quartus II design software, a download/upload cable, and an Altera development kit or a user design board with a JTAG connection to the device under test. Review Section V, "In-System Design Debugging" of the Quartus II Handbook, Volume 3 for more information.
</description>
<more_info_link>
http://www.altera.com/literature/hb/qts/qts_qii5v3_05.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Follow the typical design flow listed below to implement the SignalTap II Logic Analyzer in your design:&lt;p&gt;1. Add the SignalTap II Logic Analyzer to your design - Create an .stp file or use the MegaWizard (under JTAG-accessible Extensions) Plug-In Manager. You may create multiple instances of the logic analyzer to monitor multiple clock domains. You are limited only by the available resources in the device.&lt;br&gt;2. Configure the SignalTap II Logic Analyzer - Add signals to monitor. You may also specify settings for the data capture buffer, such as size, method of capture, type of memory resource, etc.&lt;br&gt;3. Define Triggers - The logic analyzer continuously captures real time data. Run time triggers may be set up to trigger specific events. The trigger may be as simple as a particular edge, or it may involve complex conditional events.&lt;br&gt;4. Compile the Design - Compile your project as usual. Since you may want to monitor additional signals during debug or verification, incremental compilation may be turned on to reduce compile times.&lt;br&gt;5. Program the Device - Program the device using the Quartus II Programmer, or you may program the device directly from within the .stp file itself.&lt;br&gt;6. Run the SignalTap II Logic Analyzer - Control the logic analyzer through the JTAG connection.&lt;br&gt;7. View, Analyze, and Use Captured Data - You may view, capture, organize, or save the data for analysis.&lt;p&gt;Review Section V, "In-System Design Debugging" of the Quartus II Handbook, Volume 3 for more information.
	</action_description>
	<action_link>
	MEGAWIZ
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	VERIFICATION
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
BOARD
</recommendation_key>
<recommendation>
Board Design
</recommendation>
<recommendation_description>
Altera offers various guidelines, suggestions, and procedures for board design and signal integrity issues.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="6">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>

</recommendation_key>
<recommendation>
Board Design Resource Center
</recommendation>
<recommendation_description>
The Board Design Guidelines Solution Center provides you with board design related resources for Altera devices. Its goal is to help you implement successful high speed PCBs that integrate device(s) and other elements.
</recommendation_description>
<description>
Various topics in the Board Design Guidelines Resource Center include:&lt;p&gt;1. Power Distribution Network (PDN) Design&lt;br&gt;2. Gigahertz Channel Design Considerations&lt;br&gt;3. PCB and Stack-Up Design Considerations&lt;br&gt;4. Device Pin-Map, Checklists, and Connection Guidelines&lt;br&gt;5. General Board Design Considerations/Guidelines&lt;br&gt;6. Memory Interfacing Guidelines&lt;br&gt;7. Power Dissipation and Thermal Management&lt;br&gt;8. Tools, Models, and Libraries&lt;br&gt;9. Reference Designs and Development Kit Boards&lt;p&gt;For more information, see the Board Design Resource Center on www.altera.com
</description>
<more_info_link>
http://www.altera.com/technology/signal/board-design-guidelines/sgl-bdg-index.html?GSA_pos=1&amp;WT.oss_r=1&amp;WT.oss=board%20design%20resource
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="NA">
		
		</acf_variable>
</conditions>
<image_path>
NA
</image_path>
<parent_list>
	<parent priority="0">
	BOARD
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>
</optimization_record_list>
