Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.2.1.288.0

Tue Jan 13 20:08:55 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt FPGA_Intan_Driver_impl_1.twr FPGA_Intan_Driver_impl_1.udb -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml

-----------------------------------------
Design:          top_level
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
        1.6  Error/Warning Messages
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_generated_clock -name {pll_clk_int} -source [get_pins pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK] -multiply_by 4 [get_pins pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
reset_counter_1523__i27/D               |    No arrival or required
reset_counter_1523__i26/D               |    No arrival or required
reset_counter_1523__i25/D               |    No arrival or required
reset_counter_1523__i24/D               |    No arrival or required
reset_counter_1523__i23/D               |    No arrival or required
reset_counter_1523__i22/D               |    No arrival or required
reset_counter_1523__i21/D               |    No arrival or required
reset_counter_1523__i20/D               |    No arrival or required
reset_counter_1523__i19/D               |    No arrival or required
reset_counter_1523__i18/D               |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                      5047
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
o_STM32_SPI_CS_n                        |                     input
o_STM32_SPI_Clk                         |                     input
o_STM32_SPI_MOSI                        |                     input
i_clk                                   |                     input
i_RHD_SPI_MISO                          |                     input
CTRL0_IN                                |                     input
o_RHD_SPI_CS_n                          |                    output
o_RHD_SPI_Clk                           |                    output
o_RHD_SPI_MOSI                          |                    output
i_STM32_SPI_MISO                        |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
Controller_inst/i7622_2_lut/A	->	Controller_inst/i7622_2_lut/Z

++++ Loop2
Controller_inst/i7601_2_lut/A	->	Controller_inst/i7601_2_lut/Z

++++ Loop3
Controller_inst/i7623_2_lut/A	->	Controller_inst/i7623_2_lut/Z

++++ Loop4
Controller_inst/i7624_2_lut/A	->	Controller_inst/i7624_2_lut/Z

++++ Loop5
Controller_inst/i7599_2_lut/A	->	Controller_inst/i7599_2_lut/Z

++++ Loop6
Controller_inst/i7598_2_lut/A	->	Controller_inst/i7598_2_lut/Z

++++ Loop7
Controller_inst/i7625_2_lut/A	->	Controller_inst/i7625_2_lut/Z

++++ Loop8
Controller_inst/i7626_2_lut/A	->	Controller_inst/i7626_2_lut/Z

++++ Loop9
Controller_inst/i7597_2_lut/A	->	Controller_inst/i7597_2_lut/Z

++++ Loop10
Controller_inst/i7595_2_lut/A	->	Controller_inst/i7595_2_lut/Z

++++ Loop11
Controller_inst/i7594_2_lut/A	->	Controller_inst/i7594_2_lut/Z

++++ Loop12
Controller_inst/i7627_2_lut/A	->	Controller_inst/i7627_2_lut/Z

++++ Loop13
Controller_inst/i7602_2_lut/A	->	Controller_inst/i7602_2_lut/Z

++++ Loop14
Controller_inst/i7533_2_lut/A	->	Controller_inst/i7533_2_lut/Z

++++ Loop15
Controller_inst/i7605_2_lut/A	->	Controller_inst/i7605_2_lut/Z

++++ Loop16
Controller_inst/i7606_2_lut/A	->	Controller_inst/i7606_2_lut/Z

++++ Loop17
Controller_inst/i7607_2_lut/A	->	Controller_inst/i7607_2_lut/Z

++++ Loop18
Controller_inst/i7608_2_lut/A	->	Controller_inst/i7608_2_lut/Z

++++ Loop19
Controller_inst/i7609_2_lut/A	->	Controller_inst/i7609_2_lut/Z

++++ Loop20
Controller_inst/i7610_2_lut/A	->	Controller_inst/i7610_2_lut/Z

++++ Loop21
Controller_inst/i7611_2_lut/A	->	Controller_inst/i7611_2_lut/Z

++++ Loop22
Controller_inst/i7612_2_lut/A	->	Controller_inst/i7612_2_lut/Z

++++ Loop23
Controller_inst/i7614_2_lut/A	->	Controller_inst/i7614_2_lut/Z

++++ Loop24
Controller_inst/i7615_2_lut/A	->	Controller_inst/i7615_2_lut/Z

++++ Loop25
Controller_inst/i7616_2_lut/A	->	Controller_inst/i7616_2_lut/Z

++++ Loop26
Controller_inst/i7621_2_lut/A	->	Controller_inst/i7621_2_lut/Z

++++ Loop27
Controller_inst/i7617_2_lut/A	->	Controller_inst/i7617_2_lut/Z

++++ Loop28
Controller_inst/i7620_2_lut/A	->	Controller_inst/i7620_2_lut/Z

++++ Loop29
Controller_inst/i7618_2_lut/A	->	Controller_inst/i7618_2_lut/Z

++++ Loop30
Controller_inst/i7619_2_lut/A	->	Controller_inst/i7619_2_lut/Z

++++ Loop31
Controller_inst/i7628_2_lut/A	->	Controller_inst/i7628_2_lut/Z

++++ Loop32
Controller_inst/i7613_2_lut/A	->	Controller_inst/i7613_2_lut/Z

++++ Loop33
i10016_4_lut/A	->	i10016_4_lut/Z

++++ Loop34
i9486_4_lut/C	->	i9486_4_lut/Z


1.6  Error/Warning Messages
============================
WARNING "70001944" - No source clock for
	generated clock	create_generated_clock -name {pll_clk_int} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "pll_clk_int"
=======================
create_generated_clock -name {pll_clk_int} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock pll_clk_int            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_clk_int                       |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |           1.336 ns |        748.503 MHz 
Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_0__I_0/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.336 ns |        748.503 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


##########################################################



