Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Dropbox/CZ3001 Project/Latest/CZ3001/test_bench_5_stage_pipeline_isim_beh.exe -prj D:/Dropbox/CZ3001 Project/Latest/CZ3001/test_bench_5_stage_pipeline_beh.prj work.test_bench_5_stage_pipeline work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/regfile.v" into library work
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/PC.v" into library work
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/MEM_WB_stage.v" into library work
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/memory.v" into library work
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/ID_EXEstage.v" into library work
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/EXE_MEM_stage.v" into library work
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/data_memory.v" into library work
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/control.v" into library work
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/alu.v" into library work
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/pipelined_regfile_5stage.v" into library work
Analyzing Verilog file "D:/Dropbox/CZ3001 Project/Latest/CZ3001/test_bench_5_stage_pipeline.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC1
Compiling module memory
Compiling module control
Compiling module regfile
Compiling module ID_EXE_stage
Compiling module alu
Compiling module EXE_MEM_stage
Compiling module data_Mem
Compiling module MEM_WB_stage
Compiling module pipelined_regfile_5stage
Compiling module test_bench_5_stage_pipeline
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable D:/Dropbox/CZ3001 Project/Latest/CZ3001/test_bench_5_stage_pipeline_isim_beh.exe
Fuse Memory Usage: 27600 KB
Fuse CPU Usage: 390 ms
