# riscv_ai_accelerator
This is a small Verilog project for Hackaton at Ruppin Academic College. Given a RISCV processor, we've been asked to extends it's abilities by adding number of modules.
