<<<<<<< HEAD
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 04/10/2019 04:37:30 PM
// Design Name: 
// Module Name: Round
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Round(

    );
endmodule
||||||| merged common ancestors
=======
`timescale 1ns / 1ps

module Round(
    input [0:31] leftIn,
    input [0:31] rightIn,
    output [0:31] leftOut,
    output [0:31] rightOut
    );
endmodule
>>>>>>> e8bdddde163771ed8373f307ea16de1ce3d6221b
