Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 21 15:43:17 2019
| Host         : magnus-ThinkPad-P50s running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -36.606    -4574.522                    128                 3214        0.078        0.000                      0                 3214        9.331        0.000                       0                  1260  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 10.101}       20.202          49.500          
clk_fpga_1  {0.000 5.051}        10.101          99.000          
clk_fpga_2  {0.000 3.283}        6.565           152.323         
clk_fpga_3  {0.000 2.525}        5.050           198.020         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -36.606    -4574.522                    128                 3214        0.078        0.000                      0                 3214        9.331        0.000                       0                  1260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          128  Failing Endpoints,  Worst Slack      -36.606ns,  Total Violation    -4574.522ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.606ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.286ns  (logic 12.853ns (22.835%)  route 43.433ns (77.165%))
  Logic Levels:           69  (CARRY4=21 LUT2=2 LUT3=4 LUT4=10 LUT5=6 LUT6=26)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 22.158 - 20.202 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.358     2.300    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X101Y95        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.341     2.641 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/Q
                         net (fo=12, routed)          0.773     3.414    design_1_i/sort_ip_0/U0/receiveData[280]
    SLICE_X102Y94        LUT4 (Prop_lut4_I1_O)        0.097     3.511 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8932/O
                         net (fo=1, routed)           0.000     3.511    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8932_n_0
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.890 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_8098/CO[3]
                         net (fo=80, routed)          0.842     4.732    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[17].redBlock[0].arrow[0].swap/comp
    SLICE_X103Y94        LUT3 (Prop_lut3_I2_O)        0.097     4.829 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1756/O
                         net (fo=4, routed)           0.563     5.392    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][34][1]
    SLICE_X101Y96        LUT6 (Prop_lut6_I5_O)        0.097     5.489 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8892/O
                         net (fo=1, routed)           0.266     5.754    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8892_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     6.165 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_8016/CO[3]
                         net (fo=64, routed)          1.041     7.206    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[8].redBlock[0].arrow[0].swap/comp
    SLICE_X97Y97         LUT5 (Prop_lut5_I4_O)        0.097     7.303 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1519/O
                         net (fo=6, routed)           0.596     7.899    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][32][2]
    SLICE_X97Y98         LUT4 (Prop_lut4_I1_O)        0.097     7.996 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8096/O
                         net (fo=1, routed)           0.000     7.996    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8096_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.408 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6713/CO[3]
                         net (fo=80, routed)          0.932     9.340    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[8].redBlock[0].arrow[0].swap/comp
    SLICE_X96Y98         LUT6 (Prop_lut6_I5_O)        0.097     9.437 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_1539/O
                         net (fo=4, routed)           0.765    10.202    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][32][5]
    SLICE_X92Y98         LUT6 (Prop_lut6_I4_O)        0.097    10.299 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8130/O
                         net (fo=1, routed)           0.513    10.812    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8130_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    11.107 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6750/CO[3]
                         net (fo=64, routed)          1.145    12.253    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[4].redBlock[0].arrow[0].swap/comp
    SLICE_X93Y101        LUT5 (Prop_lut5_I4_O)        0.097    12.350 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1319/O
                         net (fo=10, routed)          0.738    13.087    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][32][3]
    SLICE_X90Y101        LUT4 (Prop_lut4_I0_O)        0.097    13.184 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7219/O
                         net (fo=1, routed)           0.000    13.184    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7219_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.586 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5675/CO[3]
                         net (fo=120, routed)         1.214    14.800    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[4].redBlock[0].arrow[0].swap/comp
    SLICE_X89Y102        LUT6 (Prop_lut6_I3_O)        0.097    14.897 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8079/O
                         net (fo=1, routed)           0.391    15.288    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8079_n_0
    SLICE_X86Y103        LUT5 (Prop_lut5_I0_O)        0.097    15.385 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6695/O
                         net (fo=1, routed)           0.441    15.826    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6695_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    16.200 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5320/CO[3]
                         net (fo=96, routed)          1.176    17.376    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[4].redBlock[1].arrow[0].swap/comp
    SLICE_X81Y103        LUT5 (Prop_lut5_I4_O)        0.097    17.473 r  design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_905/O
                         net (fo=12, routed)          0.950    18.423    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][35][4]
    SLICE_X64Y105        LUT4 (Prop_lut4_I3_O)        0.097    18.520 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5652/O
                         net (fo=1, routed)           0.000    18.520    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5652_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.821 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3835/CO[3]
                         net (fo=160, routed)         1.291    20.112    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[2].redBlock[0].arrow[3].swap/comp
    SLICE_X61Y107        LUT6 (Prop_lut6_I0_O)        0.097    20.209 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6733/O
                         net (fo=1, routed)           0.422    20.631    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6733_n_0
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.097    20.728 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5331/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5331_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.140 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3692/CO[3]
                         net (fo=96, routed)          1.061    22.201    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[2].redBlock[1].arrow[3].swap/comp
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.097    22.298 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_498/O
                         net (fo=10, routed)          0.760    23.059    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][43][1]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.097    23.156 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850/O
                         net (fo=1, routed)           0.000    23.156    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.551 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2158/CO[3]
                         net (fo=112, routed)         1.141    24.692    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[2].redBlock[2].arrow[1].swap/comp
    SLICE_X57Y111        LUT6 (Prop_lut6_I3_O)        0.097    24.789 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604/O
                         net (fo=1, routed)           0.586    25.375    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604_n_0
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.097    25.472 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296/O
                         net (fo=1, routed)           0.000    25.472    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    25.867 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3662/CO[3]
                         net (fo=32, routed)          1.345    27.213    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[2].redBlock[4].arrow[0].swap/comp
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.097    27.310 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_604/O
                         net (fo=5, routed)           0.761    28.071    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][41][6]
    SLICE_X45Y118        LUT4 (Prop_lut4_I2_O)        0.097    28.168 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273/O
                         net (fo=1, routed)           0.000    28.168    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    28.467 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2494/CO[3]
                         net (fo=40, routed)          0.874    29.341    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[1].redBlock[0].arrow[9].swap/comp
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.097    29.438 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_294/O
                         net (fo=12, routed)          0.781    30.220    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[11][41][0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.097    30.317 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583/O
                         net (fo=1, routed)           0.366    30.682    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    31.093 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1301/CO[3]
                         net (fo=96, routed)          1.179    32.272    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[1].redBlock[0].arrow[1].swap/comp
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.097    32.369 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971/O
                         net (fo=1, routed)           0.530    32.899    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971_n_0
    SLICE_X32Y119        LUT3 (Prop_lut3_I1_O)        0.112    33.011 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197/O
                         net (fo=1, routed)           0.000    33.011    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197_n_0
    SLICE_X32Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    33.359 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1014/CO[3]
                         net (fo=48, routed)          1.028    34.387    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[1].redBlock[1].arrow[1].swap/comp
    SLICE_X43Y116        LUT5 (Prop_lut5_I4_O)        0.097    34.484 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_262/O
                         net (fo=7, routed)           0.833    35.318    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][41][6]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.097    35.415 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209/O
                         net (fo=1, routed)           0.307    35.722    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.097    35.819 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442/O
                         net (fo=1, routed)           0.338    36.157    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    36.442 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1185/CO[3]
                         net (fo=69, routed)          1.220    37.662    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[1].redBlock[2].arrow[1].swap/comp
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.097    37.759 r  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345/O
                         net (fo=4, routed)           0.763    38.522    design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I3_O)        0.097    38.619 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675/O
                         net (fo=1, routed)           0.291    38.909    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.097    39.006 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218/O
                         net (fo=1, routed)           0.232    39.239    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    39.650 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_615/CO[3]
                         net (fo=72, routed)          1.151    40.800    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.097    40.897 f  design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31/O
                         net (fo=5, routed)           1.051    41.949    design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.097    42.046 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_rewire/O
                         net (fo=1, routed)           0.218    42.264    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I2_O)        0.097    42.361 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773/O
                         net (fo=1, routed)           0.353    42.714    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    43.088 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_853/CO[3]
                         net (fo=48, routed)          1.132    44.220    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.097    44.317 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_140/O
                         net (fo=10, routed)          0.609    44.926    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][8][2]
    SLICE_X82Y62         LUT4 (Prop_lut4_I3_O)        0.097    45.023 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979/O
                         net (fo=1, routed)           0.000    45.023    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    45.425 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_401/CO[3]
                         net (fo=108, routed)         1.150    46.574    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y60         LUT6 (Prop_lut6_I0_O)        0.097    46.671 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333/O
                         net (fo=1, routed)           0.629    47.301    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333_n_0
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.112    47.413 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768/O
                         net (fo=1, routed)           0.000    47.413    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    47.761 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_294/CO[3]
                         net (fo=72, routed)          1.487    49.247    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.097    49.344 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_92/O
                         net (fo=6, routed)           0.458    49.803    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][8][2]
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.097    49.900 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644/O
                         net (fo=1, routed)           0.000    49.900    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.312 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_237/CO[3]
                         net (fo=60, routed)          1.046    51.357    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.097    51.454 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47/O
                         net (fo=6, routed)           0.817    52.271    design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.097    52.368 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306/O
                         net (fo=1, routed)           0.320    52.688    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.062 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_70/CO[3]
                         net (fo=64, routed)          1.252    54.314    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.097    54.411 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_806/O
                         net (fo=2, routed)           0.801    55.211    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_806_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I1_O)        0.097    55.308 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_314/O
                         net (fo=1, routed)           0.239    55.548    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_314_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    55.934 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_71/CO[3]
                         net (fo=16, routed)          0.698    56.631    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[5].arrow[0].swap/comp
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.097    56.728 r  design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_18/O
                         net (fo=1, routed)           0.516    57.244    design_1_i/sort_ip_0/U0/sorted[10][0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.097    57.341 r  design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_7/O
                         net (fo=1, routed)           0.668    58.009    design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_7_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I2_O)        0.097    58.106 r  design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_2/O
                         net (fo=1, routed)           0.383    58.489    design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.097    58.586 r  design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.586    design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.097    22.158    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X40Y75         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1/C
                         clock pessimism              0.094    22.251    
                         clock uncertainty           -0.305    21.946    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)        0.033    21.979    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -58.586    
  -------------------------------------------------------------------
                         slack                                -36.606    

Slack (VIOLATED) :        -36.514ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.274ns  (logic 12.583ns (22.360%)  route 43.691ns (77.640%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=4 LUT4=11 LUT5=11 LUT6=20)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 22.164 - 20.202 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.274     2.216    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X40Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.341     2.557 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/Q
                         net (fo=12, routed)          0.753     3.310    design_1_i/sort_ip_0/U0/receiveData[48]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.097     3.407 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688/O
                         net (fo=1, routed)           0.000     3.407    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.802 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7677/CO[3]
                         net (fo=80, routed)          0.792     4.594    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[3].redBlock[0].arrow[0].swap/comp
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.097     4.691 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1703/O
                         net (fo=4, routed)           0.500     5.191    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][6][3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.097     5.288 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699/O
                         net (fo=1, routed)           0.533     5.821    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.195 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7681/CO[3]
                         net (fo=64, routed)          1.236     7.430    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.527 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6189/O
                         net (fo=6, routed)           0.686     8.213    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][6][7]
    SLICE_X43Y11         LUT4 (Prop_lut4_I2_O)        0.097     8.310 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686/O
                         net (fo=1, routed)           0.000     8.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.609 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6190/CO[3]
                         net (fo=80, routed)          1.071     9.681    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[1].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y11         LUT6 (Prop_lut6_I5_O)        0.097     9.778 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6206/O
                         net (fo=4, routed)           0.630    10.407    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][6][7]
    SLICE_X46Y11         LUT6 (Prop_lut6_I5_O)        0.097    10.504 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731/O
                         net (fo=1, routed)           0.319    10.823    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    11.115 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.291    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.388 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.094    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.191 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.191    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.603 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    14.819    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    14.916 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.244    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.700    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.092 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.115    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.212 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.271    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.368 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.368    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    19.787    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    19.884 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.600    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.701 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.701    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.049 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.109    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.206 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.284    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.381 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.776 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.063    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.160 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    25.974    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.071 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.071    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.429 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.360    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.457 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.622    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.719 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.719    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.114 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.436    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.533 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.251    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.348 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.348    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    31.760 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    32.914    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.011 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    33.916    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.013 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.013    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.314 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.621    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.718 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.302    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.403 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.403    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    36.761 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.691    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    37.788 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.370    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.467 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.408    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    39.787 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.659    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    40.756 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.565    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    41.804 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.276    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.571 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.416    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.513 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    43.992    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.089 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.638    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    44.933 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          0.742    45.675    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.097    45.772 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_105/O
                         net (fo=12, routed)          0.473    46.244    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.097    46.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309/O
                         net (fo=1, routed)           0.347    46.688    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.097    46.785 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751/O
                         net (fo=1, routed)           0.607    47.393    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    47.785 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_290/CO[3]
                         net (fo=80, routed)          1.049    48.833    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X56Y64         LUT5 (Prop_lut5_I4_O)        0.097    48.930 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_170/O
                         net (fo=3, routed)           0.366    49.296    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][10][3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.097    49.393 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759/O
                         net (fo=1, routed)           0.577    49.970    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    50.344 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_293/CO[3]
                         net (fo=40, routed)          1.203    51.547    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.097    51.644 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_93_rewire/O
                         net (fo=4, routed)           0.571    52.215    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][14][2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.097    52.312 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650/O
                         net (fo=1, routed)           0.481    52.793    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.167 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_239/CO[3]
                         net (fo=16, routed)          0.922    54.089    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.097    54.186 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_39/O
                         net (fo=4, routed)           0.756    54.942    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][14][0]
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.097    55.039 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243/O
                         net (fo=1, routed)           0.470    55.510    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    55.902 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_57/CO[3]
                         net (fo=16, routed)          1.125    57.027    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[7].arrow[0].swap/comp
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.097    57.124 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_20/O
                         net (fo=1, routed)           0.381    57.505    design_1_i/sort_ip_0/U0/sorted[15][7]
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.097    57.602 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_9/O
                         net (fo=1, routed)           0.497    58.098    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_9_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.097    58.195 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_5/O
                         net (fo=1, routed)           0.197    58.393    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_5_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.097    58.490 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.490    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.103    22.164    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X37Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__1/C
                         clock pessimism              0.084    22.247    
                         clock uncertainty           -0.305    21.942    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.033    21.975    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__1
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -58.490    
  -------------------------------------------------------------------
                         slack                                -36.514    

Slack (VIOLATED) :        -36.491ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.172ns  (logic 12.859ns (22.892%)  route 43.313ns (77.108%))
  Logic Levels:           69  (CARRY4=21 LUT2=2 LUT3=4 LUT4=10 LUT5=6 LUT6=26)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 22.161 - 20.202 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.358     2.300    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X101Y95        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.341     2.641 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/Q
                         net (fo=12, routed)          0.773     3.414    design_1_i/sort_ip_0/U0/receiveData[280]
    SLICE_X102Y94        LUT4 (Prop_lut4_I1_O)        0.097     3.511 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8932/O
                         net (fo=1, routed)           0.000     3.511    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8932_n_0
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.890 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_8098/CO[3]
                         net (fo=80, routed)          0.842     4.732    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[17].redBlock[0].arrow[0].swap/comp
    SLICE_X103Y94        LUT3 (Prop_lut3_I2_O)        0.097     4.829 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1756/O
                         net (fo=4, routed)           0.563     5.392    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][34][1]
    SLICE_X101Y96        LUT6 (Prop_lut6_I5_O)        0.097     5.489 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8892/O
                         net (fo=1, routed)           0.266     5.754    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8892_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     6.165 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_8016/CO[3]
                         net (fo=64, routed)          1.041     7.206    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[8].redBlock[0].arrow[0].swap/comp
    SLICE_X97Y97         LUT5 (Prop_lut5_I4_O)        0.097     7.303 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1519/O
                         net (fo=6, routed)           0.596     7.899    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][32][2]
    SLICE_X97Y98         LUT4 (Prop_lut4_I1_O)        0.097     7.996 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8096/O
                         net (fo=1, routed)           0.000     7.996    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8096_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.408 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6713/CO[3]
                         net (fo=80, routed)          0.932     9.340    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[8].redBlock[0].arrow[0].swap/comp
    SLICE_X96Y98         LUT6 (Prop_lut6_I5_O)        0.097     9.437 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_1539/O
                         net (fo=4, routed)           0.765    10.202    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][32][5]
    SLICE_X92Y98         LUT6 (Prop_lut6_I4_O)        0.097    10.299 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8130/O
                         net (fo=1, routed)           0.513    10.812    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8130_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    11.107 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6750/CO[3]
                         net (fo=64, routed)          1.145    12.253    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[4].redBlock[0].arrow[0].swap/comp
    SLICE_X93Y101        LUT5 (Prop_lut5_I4_O)        0.097    12.350 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1319/O
                         net (fo=10, routed)          0.738    13.087    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][32][3]
    SLICE_X90Y101        LUT4 (Prop_lut4_I0_O)        0.097    13.184 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7219/O
                         net (fo=1, routed)           0.000    13.184    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7219_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.586 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5675/CO[3]
                         net (fo=120, routed)         1.214    14.800    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[4].redBlock[0].arrow[0].swap/comp
    SLICE_X89Y102        LUT6 (Prop_lut6_I3_O)        0.097    14.897 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8079/O
                         net (fo=1, routed)           0.391    15.288    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8079_n_0
    SLICE_X86Y103        LUT5 (Prop_lut5_I0_O)        0.097    15.385 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6695/O
                         net (fo=1, routed)           0.441    15.826    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6695_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    16.200 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5320/CO[3]
                         net (fo=96, routed)          1.176    17.376    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[4].redBlock[1].arrow[0].swap/comp
    SLICE_X81Y103        LUT5 (Prop_lut5_I4_O)        0.097    17.473 r  design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_905/O
                         net (fo=12, routed)          0.950    18.423    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][35][4]
    SLICE_X64Y105        LUT4 (Prop_lut4_I3_O)        0.097    18.520 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5652/O
                         net (fo=1, routed)           0.000    18.520    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5652_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.821 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3835/CO[3]
                         net (fo=160, routed)         1.291    20.112    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[2].redBlock[0].arrow[3].swap/comp
    SLICE_X61Y107        LUT6 (Prop_lut6_I0_O)        0.097    20.209 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6733/O
                         net (fo=1, routed)           0.422    20.631    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6733_n_0
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.097    20.728 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5331/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5331_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.140 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3692/CO[3]
                         net (fo=96, routed)          1.061    22.201    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[2].redBlock[1].arrow[3].swap/comp
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.097    22.298 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_498/O
                         net (fo=10, routed)          0.760    23.059    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][43][1]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.097    23.156 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850/O
                         net (fo=1, routed)           0.000    23.156    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.551 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2158/CO[3]
                         net (fo=112, routed)         1.141    24.692    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[2].redBlock[2].arrow[1].swap/comp
    SLICE_X57Y111        LUT6 (Prop_lut6_I3_O)        0.097    24.789 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604/O
                         net (fo=1, routed)           0.586    25.375    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604_n_0
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.097    25.472 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296/O
                         net (fo=1, routed)           0.000    25.472    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    25.867 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3662/CO[3]
                         net (fo=32, routed)          1.345    27.213    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[2].redBlock[4].arrow[0].swap/comp
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.097    27.310 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_604/O
                         net (fo=5, routed)           0.761    28.071    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][41][6]
    SLICE_X45Y118        LUT4 (Prop_lut4_I2_O)        0.097    28.168 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273/O
                         net (fo=1, routed)           0.000    28.168    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    28.467 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2494/CO[3]
                         net (fo=40, routed)          0.874    29.341    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[1].redBlock[0].arrow[9].swap/comp
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.097    29.438 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_294/O
                         net (fo=12, routed)          0.781    30.220    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[11][41][0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.097    30.317 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583/O
                         net (fo=1, routed)           0.366    30.682    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    31.093 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1301/CO[3]
                         net (fo=96, routed)          1.179    32.272    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[1].redBlock[0].arrow[1].swap/comp
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.097    32.369 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971/O
                         net (fo=1, routed)           0.530    32.899    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971_n_0
    SLICE_X32Y119        LUT3 (Prop_lut3_I1_O)        0.112    33.011 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197/O
                         net (fo=1, routed)           0.000    33.011    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197_n_0
    SLICE_X32Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    33.359 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1014/CO[3]
                         net (fo=48, routed)          1.028    34.387    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[1].redBlock[1].arrow[1].swap/comp
    SLICE_X43Y116        LUT5 (Prop_lut5_I4_O)        0.097    34.484 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_262/O
                         net (fo=7, routed)           0.833    35.318    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][41][6]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.097    35.415 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209/O
                         net (fo=1, routed)           0.307    35.722    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.097    35.819 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442/O
                         net (fo=1, routed)           0.338    36.157    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    36.442 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1185/CO[3]
                         net (fo=69, routed)          1.220    37.662    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[1].redBlock[2].arrow[1].swap/comp
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.097    37.759 r  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345/O
                         net (fo=4, routed)           0.763    38.522    design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I3_O)        0.097    38.619 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675/O
                         net (fo=1, routed)           0.291    38.909    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.097    39.006 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218/O
                         net (fo=1, routed)           0.232    39.239    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    39.650 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_615/CO[3]
                         net (fo=72, routed)          1.151    40.800    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.097    40.897 f  design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31/O
                         net (fo=5, routed)           1.051    41.949    design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.097    42.046 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_rewire/O
                         net (fo=1, routed)           0.218    42.264    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I2_O)        0.097    42.361 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773/O
                         net (fo=1, routed)           0.353    42.714    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    43.088 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_853/CO[3]
                         net (fo=48, routed)          1.132    44.220    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.097    44.317 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_140/O
                         net (fo=10, routed)          0.609    44.926    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][8][2]
    SLICE_X82Y62         LUT4 (Prop_lut4_I3_O)        0.097    45.023 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979/O
                         net (fo=1, routed)           0.000    45.023    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    45.425 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_401/CO[3]
                         net (fo=108, routed)         1.150    46.574    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y60         LUT6 (Prop_lut6_I0_O)        0.097    46.671 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333/O
                         net (fo=1, routed)           0.629    47.301    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333_n_0
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.112    47.413 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768/O
                         net (fo=1, routed)           0.000    47.413    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    47.761 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_294/CO[3]
                         net (fo=72, routed)          1.487    49.247    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.097    49.344 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_92/O
                         net (fo=6, routed)           0.458    49.803    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][8][2]
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.097    49.900 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644/O
                         net (fo=1, routed)           0.000    49.900    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.312 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_237/CO[3]
                         net (fo=60, routed)          1.046    51.357    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.097    51.454 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47/O
                         net (fo=6, routed)           0.817    52.271    design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.097    52.368 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306/O
                         net (fo=1, routed)           0.320    52.688    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.062 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_70/CO[3]
                         net (fo=64, routed)          0.907    53.969    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.097    54.066 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_210/O
                         net (fo=2, routed)           0.835    54.901    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_210_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.097    54.998 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_119/O
                         net (fo=1, routed)           0.363    55.361    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_119_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    55.753 r  design_1_i/sort_ip_0/axi_rdata_reg[15]_bret__1_i_41/CO[3]
                         net (fo=16, routed)          0.981    56.734    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[4].arrow[0].swap/comp
    SLICE_X44Y65         LUT6 (Prop_lut6_I5_O)        0.097    56.831 r  design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_18/O
                         net (fo=1, routed)           0.281    57.112    design_1_i/sort_ip_0/U0/sorted[9][2]
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.097    57.209 r  design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_7/O
                         net (fo=1, routed)           0.558    57.766    design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_7_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.097    57.863 r  design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_2/O
                         net (fo=1, routed)           0.512    58.375    design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_2_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.097    58.472 r  design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.472    design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.100    22.161    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X44Y72         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__1/C
                         clock pessimism              0.094    22.254    
                         clock uncertainty           -0.305    21.949    
    SLICE_X44Y72         FDRE (Setup_fdre_C_D)        0.032    21.981    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__1
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                         -58.472    
  -------------------------------------------------------------------
                         slack                                -36.491    

Slack (VIOLATED) :        -36.480ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.243ns  (logic 12.602ns (22.407%)  route 43.641ns (77.593%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=4 LUT4=11 LUT5=11 LUT6=20)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 22.167 - 20.202 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.274     2.216    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X40Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.341     2.557 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/Q
                         net (fo=12, routed)          0.753     3.310    design_1_i/sort_ip_0/U0/receiveData[48]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.097     3.407 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688/O
                         net (fo=1, routed)           0.000     3.407    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.802 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7677/CO[3]
                         net (fo=80, routed)          0.792     4.594    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[3].redBlock[0].arrow[0].swap/comp
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.097     4.691 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1703/O
                         net (fo=4, routed)           0.500     5.191    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][6][3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.097     5.288 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699/O
                         net (fo=1, routed)           0.533     5.821    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.195 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7681/CO[3]
                         net (fo=64, routed)          1.236     7.430    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.527 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6189/O
                         net (fo=6, routed)           0.686     8.213    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][6][7]
    SLICE_X43Y11         LUT4 (Prop_lut4_I2_O)        0.097     8.310 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686/O
                         net (fo=1, routed)           0.000     8.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.609 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6190/CO[3]
                         net (fo=80, routed)          1.071     9.681    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[1].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y11         LUT6 (Prop_lut6_I5_O)        0.097     9.778 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6206/O
                         net (fo=4, routed)           0.630    10.407    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][6][7]
    SLICE_X46Y11         LUT6 (Prop_lut6_I5_O)        0.097    10.504 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731/O
                         net (fo=1, routed)           0.319    10.823    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    11.115 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.291    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.388 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.094    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.191 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.191    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.603 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    14.819    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    14.916 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.244    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.700    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.092 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.115    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.212 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.271    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.368 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.368    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    19.787    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    19.884 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.600    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.701 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.701    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.049 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.109    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.206 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.284    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.381 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.776 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.063    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.160 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    25.974    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.071 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.071    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.429 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.360    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.457 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.622    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.719 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.719    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.114 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.436    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.533 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.251    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.348 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.348    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    31.760 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    32.914    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.011 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    33.916    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.013 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.013    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.314 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.621    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.718 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.302    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.403 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.403    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    36.761 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.691    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    37.788 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.370    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.467 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.408    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    39.787 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.659    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    40.756 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.565    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    41.804 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.276    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.571 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.416    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.513 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    43.992    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.089 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.638    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    44.933 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          0.742    45.675    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.097    45.772 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_105/O
                         net (fo=12, routed)          0.473    46.244    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.097    46.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309/O
                         net (fo=1, routed)           0.347    46.688    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.097    46.785 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751/O
                         net (fo=1, routed)           0.607    47.393    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    47.785 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_290/CO[3]
                         net (fo=80, routed)          1.049    48.833    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X56Y64         LUT5 (Prop_lut5_I4_O)        0.097    48.930 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_170/O
                         net (fo=3, routed)           0.366    49.296    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][10][3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.097    49.393 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759/O
                         net (fo=1, routed)           0.577    49.970    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    50.344 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_293/CO[3]
                         net (fo=40, routed)          1.203    51.547    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.097    51.644 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_93_rewire/O
                         net (fo=4, routed)           0.571    52.215    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][14][2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.097    52.312 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650/O
                         net (fo=1, routed)           0.481    52.793    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.167 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_239/CO[3]
                         net (fo=16, routed)          0.900    54.067    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X47Y66         LUT5 (Prop_lut5_I4_O)        0.097    54.164 f  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_27/O
                         net (fo=4, routed)           0.981    55.145    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][12][1]
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.097    55.242 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_95/O
                         net (fo=1, routed)           0.220    55.462    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_95_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    55.873 r  design_1_i/sort_ip_0/axi_rdata_reg[15]_bret__1_i_34/CO[3]
                         net (fo=16, routed)          1.092    56.965    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[6].arrow[0].swap/comp
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.097    57.062 r  design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_15/O
                         net (fo=1, routed)           0.434    57.496    design_1_i/sort_ip_0/U0/sorted[13][5]
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.097    57.593 r  design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_6/O
                         net (fo=1, routed)           0.478    58.071    design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_6_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.097    58.168 r  design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_2/O
                         net (fo=1, routed)           0.193    58.362    design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_2_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.097    58.459 r  design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.459    design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.106    22.167    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X43Y66         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1/C
                         clock pessimism              0.084    22.250    
                         clock uncertainty           -0.305    21.945    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.033    21.978    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1
  -------------------------------------------------------------------
                         required time                         21.978    
                         arrival time                         -58.459    
  -------------------------------------------------------------------
                         slack                                -36.480    

Slack (VIOLATED) :        -36.420ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.173ns  (logic 12.320ns (21.932%)  route 43.853ns (78.068%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=5 LUT4=12 LUT5=9 LUT6=20)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 22.158 - 20.202 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.274     2.216    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X40Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.341     2.557 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/Q
                         net (fo=12, routed)          0.753     3.310    design_1_i/sort_ip_0/U0/receiveData[48]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.097     3.407 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688/O
                         net (fo=1, routed)           0.000     3.407    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.802 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7677/CO[3]
                         net (fo=80, routed)          0.792     4.594    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[3].redBlock[0].arrow[0].swap/comp
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.097     4.691 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1703/O
                         net (fo=4, routed)           0.500     5.191    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][6][3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.097     5.288 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699/O
                         net (fo=1, routed)           0.533     5.821    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.195 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7681/CO[3]
                         net (fo=64, routed)          1.236     7.430    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.527 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6189/O
                         net (fo=6, routed)           0.686     8.213    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][6][7]
    SLICE_X43Y11         LUT4 (Prop_lut4_I2_O)        0.097     8.310 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686/O
                         net (fo=1, routed)           0.000     8.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.609 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6190/CO[3]
                         net (fo=80, routed)          1.071     9.681    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[1].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y11         LUT6 (Prop_lut6_I5_O)        0.097     9.778 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6206/O
                         net (fo=4, routed)           0.630    10.407    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][6][7]
    SLICE_X46Y11         LUT6 (Prop_lut6_I5_O)        0.097    10.504 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731/O
                         net (fo=1, routed)           0.319    10.823    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    11.115 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.291    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.388 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.094    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.191 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.191    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.603 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    14.819    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    14.916 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.244    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.700    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.092 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.115    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.212 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.271    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.368 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.368    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    19.787    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    19.884 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.600    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.701 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.701    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.049 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.109    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.206 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.284    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.381 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.776 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.063    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.160 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    25.974    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.071 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.071    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.429 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.360    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.457 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.622    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.719 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.719    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.114 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.436    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.533 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.251    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.348 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.348    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    31.760 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    32.914    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.011 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    33.916    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.013 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.013    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.314 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.621    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.718 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.302    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.403 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.403    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    36.761 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.691    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    37.788 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.370    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.467 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.408    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    39.787 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.659    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    40.756 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.565    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    41.804 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.276    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.571 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.416    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.513 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    43.992    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.089 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.638    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    44.933 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          1.033    45.965    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.097    46.062 f  design_1_i/sort_ip_0/axi_rdata[28]_bret__1_i_136/O
                         net (fo=6, routed)           1.223    47.286    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][18][4]
    SLICE_X31Y58         LUT4 (Prop_lut4_I3_O)        0.097    47.383 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1519/O
                         net (fo=1, routed)           0.585    47.968    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1519_n_0
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.097    48.065 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_958/O
                         net (fo=1, routed)           0.455    48.520    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_958_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    48.815 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_387/CO[3]
                         net (fo=33, routed)          0.899    49.714    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X29Y57         LUT5 (Prop_lut5_I4_O)        0.097    49.811 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__1_i_57/O
                         net (fo=5, routed)           0.604    50.415    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][26][6]
    SLICE_X30Y57         LUT4 (Prop_lut4_I1_O)        0.097    50.512 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_392/O
                         net (fo=1, routed)           0.000    50.512    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_392_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.796 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_85/CO[3]
                         net (fo=48, routed)          1.147    51.943    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[3].arrow[2].swap/comp
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.097    52.040 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1177/O
                         net (fo=2, routed)           0.599    52.639    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][26][4]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.097    52.736 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_588/O
                         net (fo=1, routed)           0.450    53.186    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_588_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    53.481 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_207/CO[3]
                         net (fo=16, routed)          1.024    54.505    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[6].arrow[0].swap/comp
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.097    54.602 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__1_i_36/O
                         net (fo=4, routed)           0.497    55.099    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][26][1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.097    55.196 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_215/O
                         net (fo=1, routed)           0.000    55.196    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_215_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    55.591 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_52/CO[3]
                         net (fo=16, routed)          1.091    56.682    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[13].arrow[0].swap/comp
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.097    56.779 r  design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_14/O
                         net (fo=1, routed)           0.279    57.058    design_1_i/sort_ip_0/U0/sorted[26][2]
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.097    57.155 r  design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_5/O
                         net (fo=1, routed)           0.690    57.844    design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.097    57.941 r  design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_2/O
                         net (fo=1, routed)           0.350    58.292    design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I3_O)        0.097    58.389 r  design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.389    design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_1_n_0
    SLICE_X43Y74         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.097    22.158    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__1/C
                         clock pessimism              0.084    22.241    
                         clock uncertainty           -0.305    21.936    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.032    21.968    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__1
  -------------------------------------------------------------------
                         required time                         21.968    
                         arrival time                         -58.389    
  -------------------------------------------------------------------
                         slack                                -36.420    

Slack (VIOLATED) :        -36.413ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.168ns  (logic 12.583ns (22.403%)  route 43.585ns (77.597%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=4 LUT4=11 LUT5=11 LUT6=20)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 22.160 - 20.202 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.274     2.216    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X40Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.341     2.557 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/Q
                         net (fo=12, routed)          0.753     3.310    design_1_i/sort_ip_0/U0/receiveData[48]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.097     3.407 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688/O
                         net (fo=1, routed)           0.000     3.407    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.802 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7677/CO[3]
                         net (fo=80, routed)          0.792     4.594    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[3].redBlock[0].arrow[0].swap/comp
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.097     4.691 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1703/O
                         net (fo=4, routed)           0.500     5.191    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][6][3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.097     5.288 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699/O
                         net (fo=1, routed)           0.533     5.821    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.195 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7681/CO[3]
                         net (fo=64, routed)          1.236     7.430    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.527 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6189/O
                         net (fo=6, routed)           0.686     8.213    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][6][7]
    SLICE_X43Y11         LUT4 (Prop_lut4_I2_O)        0.097     8.310 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686/O
                         net (fo=1, routed)           0.000     8.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.609 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6190/CO[3]
                         net (fo=80, routed)          1.071     9.681    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[1].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y11         LUT6 (Prop_lut6_I5_O)        0.097     9.778 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6206/O
                         net (fo=4, routed)           0.630    10.407    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][6][7]
    SLICE_X46Y11         LUT6 (Prop_lut6_I5_O)        0.097    10.504 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731/O
                         net (fo=1, routed)           0.319    10.823    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    11.115 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.291    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.388 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.094    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.191 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.191    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.603 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    14.819    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    14.916 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.244    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.700    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.092 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.115    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.212 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.271    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.368 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.368    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    19.787    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    19.884 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.600    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.701 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.701    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.049 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.109    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.206 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.284    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.381 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.776 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.063    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.160 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    25.974    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.071 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.071    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.429 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.360    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.457 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.622    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.719 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.719    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.114 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.436    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.533 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.251    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.348 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.348    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    31.760 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    32.914    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.011 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    33.916    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.013 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.013    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.314 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.621    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.718 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.302    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.403 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.403    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    36.761 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.691    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    37.788 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.370    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.467 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.408    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    39.787 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.659    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    40.756 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.565    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    41.804 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.276    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.571 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.416    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.513 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    43.992    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.089 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.638    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    44.933 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          0.742    45.675    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.097    45.772 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_105/O
                         net (fo=12, routed)          0.473    46.244    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.097    46.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309/O
                         net (fo=1, routed)           0.347    46.688    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.097    46.785 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751/O
                         net (fo=1, routed)           0.607    47.393    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    47.785 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_290/CO[3]
                         net (fo=80, routed)          1.049    48.833    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X56Y64         LUT5 (Prop_lut5_I4_O)        0.097    48.930 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_170/O
                         net (fo=3, routed)           0.366    49.296    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][10][3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.097    49.393 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759/O
                         net (fo=1, routed)           0.577    49.970    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    50.344 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_293/CO[3]
                         net (fo=40, routed)          1.203    51.547    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.097    51.644 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_93_rewire/O
                         net (fo=4, routed)           0.571    52.215    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][14][2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.097    52.312 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650/O
                         net (fo=1, routed)           0.481    52.793    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.167 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_239/CO[3]
                         net (fo=16, routed)          0.922    54.089    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.097    54.186 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_39/O
                         net (fo=4, routed)           0.756    54.942    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][14][0]
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.097    55.039 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243/O
                         net (fo=1, routed)           0.470    55.510    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    55.902 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_57/CO[3]
                         net (fo=16, routed)          0.787    56.689    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[7].arrow[0].swap/comp
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.097    56.786 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_15/O
                         net (fo=1, routed)           0.551    57.336    design_1_i/sort_ip_0/U0/sorted[15][3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.097    57.433 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_6/O
                         net (fo=1, routed)           0.562    57.996    design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_6_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.097    58.093 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_2/O
                         net (fo=1, routed)           0.194    58.287    design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_2_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.097    58.384 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.384    design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_1_n_0
    SLICE_X37Y73         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.099    22.160    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X37Y73         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__1/C
                         clock pessimism              0.084    22.243    
                         clock uncertainty           -0.305    21.938    
    SLICE_X37Y73         FDRE (Setup_fdre_C_D)        0.032    21.970    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__1
  -------------------------------------------------------------------
                         required time                         21.970    
                         arrival time                         -58.384    
  -------------------------------------------------------------------
                         slack                                -36.413    

Slack (VIOLATED) :        -36.405ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.202ns  (logic 12.602ns (22.423%)  route 43.600ns (77.577%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=4 LUT4=11 LUT5=11 LUT6=20)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 22.165 - 20.202 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.274     2.216    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X40Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.341     2.557 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/Q
                         net (fo=12, routed)          0.753     3.310    design_1_i/sort_ip_0/U0/receiveData[48]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.097     3.407 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688/O
                         net (fo=1, routed)           0.000     3.407    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.802 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7677/CO[3]
                         net (fo=80, routed)          0.792     4.594    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[3].redBlock[0].arrow[0].swap/comp
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.097     4.691 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1703/O
                         net (fo=4, routed)           0.500     5.191    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][6][3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.097     5.288 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699/O
                         net (fo=1, routed)           0.533     5.821    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.195 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7681/CO[3]
                         net (fo=64, routed)          1.236     7.430    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.527 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6189/O
                         net (fo=6, routed)           0.686     8.213    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][6][7]
    SLICE_X43Y11         LUT4 (Prop_lut4_I2_O)        0.097     8.310 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686/O
                         net (fo=1, routed)           0.000     8.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.609 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6190/CO[3]
                         net (fo=80, routed)          1.071     9.681    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[1].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y11         LUT6 (Prop_lut6_I5_O)        0.097     9.778 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6206/O
                         net (fo=4, routed)           0.630    10.407    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][6][7]
    SLICE_X46Y11         LUT6 (Prop_lut6_I5_O)        0.097    10.504 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731/O
                         net (fo=1, routed)           0.319    10.823    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    11.115 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.291    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.388 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.094    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.191 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.191    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.603 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    14.819    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    14.916 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.244    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.700    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.092 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.115    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.212 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.271    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.368 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.368    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    19.787    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    19.884 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.600    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.701 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.701    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.049 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.109    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.206 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.284    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.381 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.776 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.063    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.160 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    25.974    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.071 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.071    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.429 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.360    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.457 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.622    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.719 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.719    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.114 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.436    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.533 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.251    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.348 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.348    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    31.760 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    32.914    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.011 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    33.916    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.013 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.013    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.314 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.621    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.718 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.302    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.403 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.403    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    36.761 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.691    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    37.788 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.370    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.467 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.408    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    39.787 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.659    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    40.756 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.565    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    41.804 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.276    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.571 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.416    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.513 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    43.992    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.089 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.638    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    44.933 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          0.742    45.675    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.097    45.772 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_105/O
                         net (fo=12, routed)          0.473    46.244    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.097    46.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309/O
                         net (fo=1, routed)           0.347    46.688    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.097    46.785 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751/O
                         net (fo=1, routed)           0.607    47.393    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    47.785 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_290/CO[3]
                         net (fo=80, routed)          1.049    48.833    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X56Y64         LUT5 (Prop_lut5_I4_O)        0.097    48.930 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_170/O
                         net (fo=3, routed)           0.366    49.296    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][10][3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.097    49.393 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759/O
                         net (fo=1, routed)           0.577    49.970    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    50.344 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_293/CO[3]
                         net (fo=40, routed)          1.203    51.547    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.097    51.644 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_93_rewire/O
                         net (fo=4, routed)           0.571    52.215    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][14][2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.097    52.312 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650/O
                         net (fo=1, routed)           0.481    52.793    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.167 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_239/CO[3]
                         net (fo=16, routed)          0.900    54.067    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X47Y66         LUT5 (Prop_lut5_I4_O)        0.097    54.164 f  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_27/O
                         net (fo=4, routed)           0.981    55.145    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][12][1]
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.097    55.242 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_95/O
                         net (fo=1, routed)           0.220    55.462    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_95_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    55.873 r  design_1_i/sort_ip_0/axi_rdata_reg[15]_bret__1_i_34/CO[3]
                         net (fo=16, routed)          1.129    57.002    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[6].arrow[0].swap/comp
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.097    57.099 r  design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_15/O
                         net (fo=1, routed)           0.396    57.495    design_1_i/sort_ip_0/U0/sorted[12][5]
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.097    57.592 r  design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_6/O
                         net (fo=1, routed)           0.430    58.022    design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_6_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.097    58.119 r  design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_2/O
                         net (fo=1, routed)           0.202    58.321    design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_2_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.097    58.418 r  design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.418    design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.104    22.165    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X38Y69         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__1/C
                         clock pessimism              0.084    22.248    
                         clock uncertainty           -0.305    21.943    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.069    22.012    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__1
  -------------------------------------------------------------------
                         required time                         22.012    
                         arrival time                         -58.418    
  -------------------------------------------------------------------
                         slack                                -36.405    

Slack (VIOLATED) :        -36.392ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.113ns  (logic 12.859ns (22.916%)  route 43.254ns (77.084%))
  Logic Levels:           69  (CARRY4=21 LUT2=2 LUT3=4 LUT4=10 LUT5=6 LUT6=26)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 22.164 - 20.202 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.358     2.300    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X101Y95        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.341     2.641 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/Q
                         net (fo=12, routed)          0.773     3.414    design_1_i/sort_ip_0/U0/receiveData[280]
    SLICE_X102Y94        LUT4 (Prop_lut4_I1_O)        0.097     3.511 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8932/O
                         net (fo=1, routed)           0.000     3.511    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8932_n_0
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.890 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_8098/CO[3]
                         net (fo=80, routed)          0.842     4.732    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[17].redBlock[0].arrow[0].swap/comp
    SLICE_X103Y94        LUT3 (Prop_lut3_I2_O)        0.097     4.829 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1756/O
                         net (fo=4, routed)           0.563     5.392    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][34][1]
    SLICE_X101Y96        LUT6 (Prop_lut6_I5_O)        0.097     5.489 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8892/O
                         net (fo=1, routed)           0.266     5.754    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8892_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     6.165 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_8016/CO[3]
                         net (fo=64, routed)          1.041     7.206    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[8].redBlock[0].arrow[0].swap/comp
    SLICE_X97Y97         LUT5 (Prop_lut5_I4_O)        0.097     7.303 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1519/O
                         net (fo=6, routed)           0.596     7.899    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][32][2]
    SLICE_X97Y98         LUT4 (Prop_lut4_I1_O)        0.097     7.996 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8096/O
                         net (fo=1, routed)           0.000     7.996    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8096_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.408 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6713/CO[3]
                         net (fo=80, routed)          0.932     9.340    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[8].redBlock[0].arrow[0].swap/comp
    SLICE_X96Y98         LUT6 (Prop_lut6_I5_O)        0.097     9.437 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_1539/O
                         net (fo=4, routed)           0.765    10.202    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][32][5]
    SLICE_X92Y98         LUT6 (Prop_lut6_I4_O)        0.097    10.299 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8130/O
                         net (fo=1, routed)           0.513    10.812    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8130_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    11.107 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6750/CO[3]
                         net (fo=64, routed)          1.145    12.253    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[4].redBlock[0].arrow[0].swap/comp
    SLICE_X93Y101        LUT5 (Prop_lut5_I4_O)        0.097    12.350 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1319/O
                         net (fo=10, routed)          0.738    13.087    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][32][3]
    SLICE_X90Y101        LUT4 (Prop_lut4_I0_O)        0.097    13.184 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7219/O
                         net (fo=1, routed)           0.000    13.184    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7219_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.586 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5675/CO[3]
                         net (fo=120, routed)         1.214    14.800    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[4].redBlock[0].arrow[0].swap/comp
    SLICE_X89Y102        LUT6 (Prop_lut6_I3_O)        0.097    14.897 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8079/O
                         net (fo=1, routed)           0.391    15.288    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8079_n_0
    SLICE_X86Y103        LUT5 (Prop_lut5_I0_O)        0.097    15.385 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6695/O
                         net (fo=1, routed)           0.441    15.826    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6695_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    16.200 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5320/CO[3]
                         net (fo=96, routed)          1.176    17.376    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[4].redBlock[1].arrow[0].swap/comp
    SLICE_X81Y103        LUT5 (Prop_lut5_I4_O)        0.097    17.473 r  design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_905/O
                         net (fo=12, routed)          0.950    18.423    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][35][4]
    SLICE_X64Y105        LUT4 (Prop_lut4_I3_O)        0.097    18.520 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5652/O
                         net (fo=1, routed)           0.000    18.520    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5652_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.821 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3835/CO[3]
                         net (fo=160, routed)         1.291    20.112    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[2].redBlock[0].arrow[3].swap/comp
    SLICE_X61Y107        LUT6 (Prop_lut6_I0_O)        0.097    20.209 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6733/O
                         net (fo=1, routed)           0.422    20.631    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6733_n_0
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.097    20.728 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5331/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5331_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.140 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3692/CO[3]
                         net (fo=96, routed)          1.061    22.201    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[2].redBlock[1].arrow[3].swap/comp
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.097    22.298 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_498/O
                         net (fo=10, routed)          0.760    23.059    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][43][1]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.097    23.156 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850/O
                         net (fo=1, routed)           0.000    23.156    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.551 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2158/CO[3]
                         net (fo=112, routed)         1.141    24.692    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[2].redBlock[2].arrow[1].swap/comp
    SLICE_X57Y111        LUT6 (Prop_lut6_I3_O)        0.097    24.789 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604/O
                         net (fo=1, routed)           0.586    25.375    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604_n_0
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.097    25.472 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296/O
                         net (fo=1, routed)           0.000    25.472    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    25.867 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3662/CO[3]
                         net (fo=32, routed)          1.345    27.213    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[2].redBlock[4].arrow[0].swap/comp
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.097    27.310 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_604/O
                         net (fo=5, routed)           0.761    28.071    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][41][6]
    SLICE_X45Y118        LUT4 (Prop_lut4_I2_O)        0.097    28.168 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273/O
                         net (fo=1, routed)           0.000    28.168    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    28.467 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2494/CO[3]
                         net (fo=40, routed)          0.874    29.341    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[1].redBlock[0].arrow[9].swap/comp
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.097    29.438 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_294/O
                         net (fo=12, routed)          0.781    30.220    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[11][41][0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.097    30.317 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583/O
                         net (fo=1, routed)           0.366    30.682    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    31.093 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1301/CO[3]
                         net (fo=96, routed)          1.179    32.272    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[1].redBlock[0].arrow[1].swap/comp
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.097    32.369 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971/O
                         net (fo=1, routed)           0.530    32.899    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971_n_0
    SLICE_X32Y119        LUT3 (Prop_lut3_I1_O)        0.112    33.011 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197/O
                         net (fo=1, routed)           0.000    33.011    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197_n_0
    SLICE_X32Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    33.359 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1014/CO[3]
                         net (fo=48, routed)          1.028    34.387    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[1].redBlock[1].arrow[1].swap/comp
    SLICE_X43Y116        LUT5 (Prop_lut5_I4_O)        0.097    34.484 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_262/O
                         net (fo=7, routed)           0.833    35.318    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][41][6]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.097    35.415 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209/O
                         net (fo=1, routed)           0.307    35.722    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.097    35.819 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442/O
                         net (fo=1, routed)           0.338    36.157    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    36.442 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1185/CO[3]
                         net (fo=69, routed)          1.220    37.662    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[1].redBlock[2].arrow[1].swap/comp
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.097    37.759 r  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345/O
                         net (fo=4, routed)           0.763    38.522    design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I3_O)        0.097    38.619 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675/O
                         net (fo=1, routed)           0.291    38.909    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.097    39.006 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218/O
                         net (fo=1, routed)           0.232    39.239    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    39.650 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_615/CO[3]
                         net (fo=72, routed)          1.151    40.800    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.097    40.897 f  design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31/O
                         net (fo=5, routed)           1.051    41.949    design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.097    42.046 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_rewire/O
                         net (fo=1, routed)           0.218    42.264    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I2_O)        0.097    42.361 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773/O
                         net (fo=1, routed)           0.353    42.714    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    43.088 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_853/CO[3]
                         net (fo=48, routed)          1.132    44.220    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.097    44.317 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_140/O
                         net (fo=10, routed)          0.609    44.926    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][8][2]
    SLICE_X82Y62         LUT4 (Prop_lut4_I3_O)        0.097    45.023 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979/O
                         net (fo=1, routed)           0.000    45.023    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    45.425 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_401/CO[3]
                         net (fo=108, routed)         1.150    46.574    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y60         LUT6 (Prop_lut6_I0_O)        0.097    46.671 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333/O
                         net (fo=1, routed)           0.629    47.301    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333_n_0
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.112    47.413 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768/O
                         net (fo=1, routed)           0.000    47.413    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    47.761 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_294/CO[3]
                         net (fo=72, routed)          1.487    49.247    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.097    49.344 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_92/O
                         net (fo=6, routed)           0.458    49.803    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][8][2]
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.097    49.900 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644/O
                         net (fo=1, routed)           0.000    49.900    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.312 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_237/CO[3]
                         net (fo=60, routed)          1.046    51.357    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.097    51.454 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47/O
                         net (fo=6, routed)           0.817    52.271    design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.097    52.368 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306/O
                         net (fo=1, routed)           0.320    52.688    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.062 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_70/CO[3]
                         net (fo=64, routed)          0.907    53.969    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.097    54.066 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_210/O
                         net (fo=2, routed)           0.835    54.901    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_210_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.097    54.998 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_119/O
                         net (fo=1, routed)           0.363    55.361    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_119_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    55.753 r  design_1_i/sort_ip_0/axi_rdata_reg[15]_bret__1_i_41/CO[3]
                         net (fo=16, routed)          0.992    56.745    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[4].arrow[0].swap/comp
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.097    56.842 r  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_18/O
                         net (fo=1, routed)           0.394    57.236    design_1_i/sort_ip_0/U0/sorted[9][1]
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.097    57.333 r  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_7/O
                         net (fo=1, routed)           0.685    58.018    design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_7_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I2_O)        0.097    58.115 r  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_2/O
                         net (fo=1, routed)           0.202    58.316    design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_2_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.097    58.413 r  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.413    design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.103    22.164    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X36Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__1/C
                         clock pessimism              0.094    22.257    
                         clock uncertainty           -0.305    21.952    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.069    22.021    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__1
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                         -58.413    
  -------------------------------------------------------------------
                         slack                                -36.392    

Slack (VIOLATED) :        -36.364ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.083ns  (logic 12.853ns (22.918%)  route 43.230ns (77.082%))
  Logic Levels:           69  (CARRY4=21 LUT2=2 LUT3=4 LUT4=10 LUT5=6 LUT6=26)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 22.162 - 20.202 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.358     2.300    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X101Y95        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.341     2.641 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[280]/Q
                         net (fo=12, routed)          0.773     3.414    design_1_i/sort_ip_0/U0/receiveData[280]
    SLICE_X102Y94        LUT4 (Prop_lut4_I1_O)        0.097     3.511 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8932/O
                         net (fo=1, routed)           0.000     3.511    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8932_n_0
    SLICE_X102Y94        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.890 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_8098/CO[3]
                         net (fo=80, routed)          0.842     4.732    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[17].redBlock[0].arrow[0].swap/comp
    SLICE_X103Y94        LUT3 (Prop_lut3_I2_O)        0.097     4.829 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1756/O
                         net (fo=4, routed)           0.563     5.392    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][34][1]
    SLICE_X101Y96        LUT6 (Prop_lut6_I5_O)        0.097     5.489 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8892/O
                         net (fo=1, routed)           0.266     5.754    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8892_n_0
    SLICE_X100Y96        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411     6.165 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_8016/CO[3]
                         net (fo=64, routed)          1.041     7.206    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[8].redBlock[0].arrow[0].swap/comp
    SLICE_X97Y97         LUT5 (Prop_lut5_I4_O)        0.097     7.303 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1519/O
                         net (fo=6, routed)           0.596     7.899    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][32][2]
    SLICE_X97Y98         LUT4 (Prop_lut4_I1_O)        0.097     7.996 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8096/O
                         net (fo=1, routed)           0.000     7.996    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8096_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.408 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6713/CO[3]
                         net (fo=80, routed)          0.932     9.340    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[8].redBlock[0].arrow[0].swap/comp
    SLICE_X96Y98         LUT6 (Prop_lut6_I5_O)        0.097     9.437 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_1539/O
                         net (fo=4, routed)           0.765    10.202    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][32][5]
    SLICE_X92Y98         LUT6 (Prop_lut6_I4_O)        0.097    10.299 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8130/O
                         net (fo=1, routed)           0.513    10.812    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8130_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    11.107 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6750/CO[3]
                         net (fo=64, routed)          1.145    12.253    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[4].redBlock[0].arrow[0].swap/comp
    SLICE_X93Y101        LUT5 (Prop_lut5_I4_O)        0.097    12.350 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1319/O
                         net (fo=10, routed)          0.738    13.087    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][32][3]
    SLICE_X90Y101        LUT4 (Prop_lut4_I0_O)        0.097    13.184 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7219/O
                         net (fo=1, routed)           0.000    13.184    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7219_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.586 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5675/CO[3]
                         net (fo=120, routed)         1.214    14.800    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[4].redBlock[0].arrow[0].swap/comp
    SLICE_X89Y102        LUT6 (Prop_lut6_I3_O)        0.097    14.897 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8079/O
                         net (fo=1, routed)           0.391    15.288    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8079_n_0
    SLICE_X86Y103        LUT5 (Prop_lut5_I0_O)        0.097    15.385 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6695/O
                         net (fo=1, routed)           0.441    15.826    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6695_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    16.200 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5320/CO[3]
                         net (fo=96, routed)          1.176    17.376    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[4].redBlock[1].arrow[0].swap/comp
    SLICE_X81Y103        LUT5 (Prop_lut5_I4_O)        0.097    17.473 r  design_1_i/sort_ip_0/axi_rdata[28]_bret__4_i_905/O
                         net (fo=12, routed)          0.950    18.423    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][35][4]
    SLICE_X64Y105        LUT4 (Prop_lut4_I3_O)        0.097    18.520 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5652/O
                         net (fo=1, routed)           0.000    18.520    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5652_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.821 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3835/CO[3]
                         net (fo=160, routed)         1.291    20.112    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[2].redBlock[0].arrow[3].swap/comp
    SLICE_X61Y107        LUT6 (Prop_lut6_I0_O)        0.097    20.209 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6733/O
                         net (fo=1, routed)           0.422    20.631    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6733_n_0
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.097    20.728 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5331/O
                         net (fo=1, routed)           0.000    20.728    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5331_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.140 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3692/CO[3]
                         net (fo=96, routed)          1.061    22.201    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[2].redBlock[1].arrow[3].swap/comp
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.097    22.298 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_498/O
                         net (fo=10, routed)          0.760    23.059    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][43][1]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.097    23.156 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850/O
                         net (fo=1, routed)           0.000    23.156    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.551 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2158/CO[3]
                         net (fo=112, routed)         1.141    24.692    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[2].redBlock[2].arrow[1].swap/comp
    SLICE_X57Y111        LUT6 (Prop_lut6_I3_O)        0.097    24.789 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604/O
                         net (fo=1, routed)           0.586    25.375    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604_n_0
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.097    25.472 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296/O
                         net (fo=1, routed)           0.000    25.472    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    25.867 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3662/CO[3]
                         net (fo=32, routed)          1.345    27.213    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[2].redBlock[4].arrow[0].swap/comp
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.097    27.310 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_604/O
                         net (fo=5, routed)           0.761    28.071    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][41][6]
    SLICE_X45Y118        LUT4 (Prop_lut4_I2_O)        0.097    28.168 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273/O
                         net (fo=1, routed)           0.000    28.168    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    28.467 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2494/CO[3]
                         net (fo=40, routed)          0.874    29.341    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[1].redBlock[0].arrow[9].swap/comp
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.097    29.438 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_294/O
                         net (fo=12, routed)          0.781    30.220    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[11][41][0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.097    30.317 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583/O
                         net (fo=1, routed)           0.366    30.682    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    31.093 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1301/CO[3]
                         net (fo=96, routed)          1.179    32.272    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[1].redBlock[0].arrow[1].swap/comp
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.097    32.369 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971/O
                         net (fo=1, routed)           0.530    32.899    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971_n_0
    SLICE_X32Y119        LUT3 (Prop_lut3_I1_O)        0.112    33.011 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197/O
                         net (fo=1, routed)           0.000    33.011    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197_n_0
    SLICE_X32Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    33.359 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1014/CO[3]
                         net (fo=48, routed)          1.028    34.387    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[1].redBlock[1].arrow[1].swap/comp
    SLICE_X43Y116        LUT5 (Prop_lut5_I4_O)        0.097    34.484 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_262/O
                         net (fo=7, routed)           0.833    35.318    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][41][6]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.097    35.415 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209/O
                         net (fo=1, routed)           0.307    35.722    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.097    35.819 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442/O
                         net (fo=1, routed)           0.338    36.157    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    36.442 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1185/CO[3]
                         net (fo=69, routed)          1.220    37.662    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[1].redBlock[2].arrow[1].swap/comp
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.097    37.759 r  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345/O
                         net (fo=4, routed)           0.763    38.522    design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I3_O)        0.097    38.619 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675/O
                         net (fo=1, routed)           0.291    38.909    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.097    39.006 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218/O
                         net (fo=1, routed)           0.232    39.239    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    39.650 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_615/CO[3]
                         net (fo=72, routed)          1.151    40.800    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.097    40.897 f  design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31/O
                         net (fo=5, routed)           1.051    41.949    design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.097    42.046 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_rewire/O
                         net (fo=1, routed)           0.218    42.264    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I2_O)        0.097    42.361 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773/O
                         net (fo=1, routed)           0.353    42.714    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    43.088 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_853/CO[3]
                         net (fo=48, routed)          1.132    44.220    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.097    44.317 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_140/O
                         net (fo=10, routed)          0.609    44.926    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][8][2]
    SLICE_X82Y62         LUT4 (Prop_lut4_I3_O)        0.097    45.023 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979/O
                         net (fo=1, routed)           0.000    45.023    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    45.425 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_401/CO[3]
                         net (fo=108, routed)         1.150    46.574    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y60         LUT6 (Prop_lut6_I0_O)        0.097    46.671 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333/O
                         net (fo=1, routed)           0.629    47.301    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333_n_0
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.112    47.413 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768/O
                         net (fo=1, routed)           0.000    47.413    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    47.761 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_294/CO[3]
                         net (fo=72, routed)          1.487    49.247    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.097    49.344 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_92/O
                         net (fo=6, routed)           0.458    49.803    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][8][2]
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.097    49.900 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644/O
                         net (fo=1, routed)           0.000    49.900    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.312 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_237/CO[3]
                         net (fo=60, routed)          1.046    51.357    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.097    51.454 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47/O
                         net (fo=6, routed)           0.817    52.271    design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.097    52.368 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306/O
                         net (fo=1, routed)           0.320    52.688    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.062 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_70/CO[3]
                         net (fo=64, routed)          1.252    54.314    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.097    54.411 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_806/O
                         net (fo=2, routed)           0.801    55.211    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_806_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I1_O)        0.097    55.308 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_314/O
                         net (fo=1, routed)           0.239    55.548    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_314_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    55.934 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_71/CO[3]
                         net (fo=16, routed)          0.625    56.559    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[5].arrow[0].swap/comp
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.097    56.656 r  design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_18/O
                         net (fo=1, routed)           0.668    57.324    design_1_i/sort_ip_0/U0/sorted[10][7]
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.097    57.421 r  design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_7/O
                         net (fo=1, routed)           0.490    57.911    design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_7_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I2_O)        0.097    58.008 r  design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_2/O
                         net (fo=1, routed)           0.278    58.286    design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_2_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.097    58.383 r  design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.383    design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.101    22.162    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X36Y71         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__1/C
                         clock pessimism              0.094    22.255    
                         clock uncertainty           -0.305    21.950    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)        0.069    22.019    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__1
  -------------------------------------------------------------------
                         required time                         22.019    
                         arrival time                         -58.383    
  -------------------------------------------------------------------
                         slack                                -36.364    

Slack (VIOLATED) :        -36.346ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.102ns  (logic 12.583ns (22.429%)  route 43.519ns (77.571%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=4 LUT4=11 LUT5=11 LUT6=20)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 22.163 - 20.202 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.274     2.216    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X40Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.341     2.557 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[48]/Q
                         net (fo=12, routed)          0.753     3.310    design_1_i/sort_ip_0/U0/receiveData[48]
    SLICE_X40Y7          LUT4 (Prop_lut4_I0_O)        0.097     3.407 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688/O
                         net (fo=1, routed)           0.000     3.407    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8688_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.802 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7677/CO[3]
                         net (fo=80, routed)          0.792     4.594    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[3].redBlock[0].arrow[0].swap/comp
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.097     4.691 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1703/O
                         net (fo=4, routed)           0.500     5.191    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][6][3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I4_O)        0.097     5.288 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699/O
                         net (fo=1, routed)           0.533     5.821    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8699_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.195 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7681/CO[3]
                         net (fo=64, routed)          1.236     7.430    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[1].redBlock[0].arrow[0].swap/comp
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.527 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6189/O
                         net (fo=6, routed)           0.686     8.213    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][6][7]
    SLICE_X43Y11         LUT4 (Prop_lut4_I2_O)        0.097     8.310 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686/O
                         net (fo=1, routed)           0.000     8.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7686_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.609 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6190/CO[3]
                         net (fo=80, routed)          1.071     9.681    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[1].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y11         LUT6 (Prop_lut6_I5_O)        0.097     9.778 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6206/O
                         net (fo=4, routed)           0.630    10.407    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][6][7]
    SLICE_X46Y11         LUT6 (Prop_lut6_I5_O)        0.097    10.504 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731/O
                         net (fo=1, routed)           0.319    10.823    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7731_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    11.115 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.291    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.388 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.094    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.191 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.191    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.603 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    14.819    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    14.916 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.244    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.700    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.092 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.115    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.212 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.271    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.368 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.368    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    19.787    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    19.884 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.600    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.701 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.701    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.049 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.109    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.206 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.284    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.381 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.776 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.063    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.160 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    25.974    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.071 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.071    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.429 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.360    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.457 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.622    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.719 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.719    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.114 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.436    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.533 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.251    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.348 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.348    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    31.760 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    32.914    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.011 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    33.916    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.013 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.013    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.314 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.621    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.718 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.302    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.403 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.403    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    36.761 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.691    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    37.788 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.370    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.467 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.408    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    39.787 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.659    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    40.756 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.565    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    41.804 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.276    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.571 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.416    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.513 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    43.992    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.089 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.638    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    44.933 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          0.742    45.675    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.097    45.772 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_105/O
                         net (fo=12, routed)          0.473    46.244    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.097    46.341 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309/O
                         net (fo=1, routed)           0.347    46.688    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.097    46.785 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751/O
                         net (fo=1, routed)           0.607    47.393    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    47.785 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_290/CO[3]
                         net (fo=80, routed)          1.049    48.833    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X56Y64         LUT5 (Prop_lut5_I4_O)        0.097    48.930 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_170/O
                         net (fo=3, routed)           0.366    49.296    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][10][3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.097    49.393 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759/O
                         net (fo=1, routed)           0.577    49.970    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    50.344 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_293/CO[3]
                         net (fo=40, routed)          1.203    51.547    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.097    51.644 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_93_rewire/O
                         net (fo=4, routed)           0.571    52.215    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][14][2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.097    52.312 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650/O
                         net (fo=1, routed)           0.481    52.793    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.167 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_239/CO[3]
                         net (fo=16, routed)          0.922    54.089    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.097    54.186 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_39/O
                         net (fo=4, routed)           0.756    54.942    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][14][0]
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.097    55.039 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243/O
                         net (fo=1, routed)           0.470    55.510    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    55.902 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_57/CO[3]
                         net (fo=16, routed)          0.893    56.795    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[7].arrow[0].swap/comp
    SLICE_X46Y70         LUT5 (Prop_lut5_I4_O)        0.097    56.892 r  design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_15/O
                         net (fo=1, routed)           0.426    57.318    design_1_i/sort_ip_0/U0/sorted[14][5]
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.097    57.415 r  design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_6/O
                         net (fo=1, routed)           0.608    58.023    design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_6_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.097    58.120 r  design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_2/O
                         net (fo=1, routed)           0.101    58.221    design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_2_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.097    58.318 r  design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.318    design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        1.102    22.163    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X40Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__1/C
                         clock pessimism              0.084    22.246    
                         clock uncertainty           -0.305    21.941    
    SLICE_X40Y70         FDRE (Setup_fdre_C_D)        0.030    21.971    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__1
  -------------------------------------------------------------------
                         required time                         21.971    
                         arrival time                         -58.318    
  -------------------------------------------------------------------
                         slack                                -36.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.047%)  route 0.202ns (51.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]/Q
                         net (fo=1, routed)           0.202     1.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[46]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.046     1.384 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[46]_i_2/O
                         net (fo=1, routed)           0.000     1.384    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[46]_i_2_n_0
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.617%)  route 0.161ns (53.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.161     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/trans_in[9]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.489%)  route 0.369ns (66.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/Q
                         net (fo=3, routed)           0.369     1.423    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_0_[2]
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.468 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_awaddr[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.468    design_1_i/sort_ip_0/s00_axi_awaddr[2]
    SLICE_X28Y101        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.931     1.297    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.107     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/trans_in[10]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/rst_ps7_0_49M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.850%)  route 0.073ns (28.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.574     0.910    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X27Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.073     1.123    design_1_i/rst_ps7_0_49M/U0/SEQ/seq_cnt[1]
    SLICE_X26Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.168 r  design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.168    design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec0__0
    SLICE_X26Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.844     1.210    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X26Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.121     1.044    design_1_i/rst_ps7_0_49M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.809%)  route 0.073ns (28.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.574     0.910    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X27Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.073     1.124    design_1_i/rst_ps7_0_49M/U0/SEQ/seq_cnt[5]
    SLICE_X26Y52         LUT4 (Prop_lut4_I2_O)        0.045     1.169 r  design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.169    design_1_i/rst_ps7_0_49M/U0/SEQ/p_3_out[0]
    SLICE_X26Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.844     1.210    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X26Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.121     1.044    design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.855%)  route 0.363ns (66.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.363     1.417    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_awlen[2]
    SLICE_X33Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/wrap_boundary_axaddr_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.462    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/wrap_boundary_axaddr_r[3]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.091     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.576     0.912    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X28Y53         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.063     1.115    design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X28Y53         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.844     1.210    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X28Y53         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.912    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.075     0.987    design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.079     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.172 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[12]_i_1__2/O
                         net (fo=1, routed)           0.000     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[12]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X26Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.121     1.041    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.227ns (39.297%)  route 0.351ns (60.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.351     1.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_awlen[3]
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.099     1.490 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/wrap_boundary_axaddr_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.490    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/wrap_boundary_axaddr_r[5]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1261, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.202      18.610     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X71Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[187]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X74Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[188]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X74Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[189]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X50Y5     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X72Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[190]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X72Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[191]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X55Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[192]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X55Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[193]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X55Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[194]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



