// Seed: 2266356584
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    output logic id_4,
    input tri0 id_5
);
  initial begin : LABEL_0
    id_4 = -1;
    id_2 <= 1;
  end
  wire id_7;
  assign id_4 = -1;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1
    , id_11,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input uwire id_5,
    input wire id_6,
    input tri0 id_7,
    output tri0 id_8,
    input supply1 id_9
    , id_12
);
  id_13 :
  assert property (@(1) id_2 && id_3)
  else id_1 = -1;
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_1,
      id_9,
      id_1,
      id_9
  );
  assign modCall_1.id_5 = 0;
  logic [-1 : 1] id_15;
  ;
  assign id_12 = -1'b0;
  generate
    logic [-1 : 1 'h0] id_16;
  endgenerate
  wire id_17;
  wire [1 : ""] id_18;
  assign id_16 = id_18;
endmodule
