AArch64 LB+addr+ctrl
"DpAddrdW Rfe DpCtrldW Rfe"
Cycle=Rfe DpAddrdW Rfe DpCtrldW
Relax=
Safe=Rfe DpAddrdW DpCtrldW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DpAddrdW Rfe DpCtrldW Rfe
{
0:X1=x; 0:X4=y;
1:X1=y; 1:X3=x;
}
 P0                  | P1           ;
 LDR W0,[X1]         | LDR W0,[X1]  ;
 EOR W2,W0,W0        | CBNZ W0,LC00 ;
 MOV W3,#1           | LC00:        ;
 STR W3,[X4,W2,SXTW] | MOV W2,#1    ;
                     | STR W2,[X3]  ;
exists
(0:X0=1 /\ 1:X0=1)
