----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
<<<<<<< HEAD
-- Create Date: 01.12.2022 13:59:17
=======
-- Create Date: 17.11.2022 20:38:48
>>>>>>> 828194c (delete previous projects)
-- Design Name: 
-- Module Name: top - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

<<<<<<< HEAD
-- m_axis_aud_clk = 48kHz * 128 = 6.144MHz

=======
>>>>>>> 828194c (delete previous projects)
entity top is
--  Port ( );
end top;

architecture Behavioral of top is

begin


end Behavioral;
