============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jun 28 15:54:57 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.446989s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (45.4%)

RUN-1004 : used memory is 282 MB, reserved memory is 260 MB, peak memory is 288 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90469191122944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 85 trigger nets, 85 data nets.
KIT-1004 : Chipwatcher code = 1110100000110011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14362/37 useful/useless nets, 11765/23 useful/useless insts
SYN-1016 : Merged 44 instances.
SYN-1032 : 13827/10 useful/useless nets, 12435/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13811/16 useful/useless nets, 12423/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 679 better
SYN-1014 : Optimize round 2
SYN-1032 : 13273/60 useful/useless nets, 11885/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.254145s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (53.6%)

RUN-1004 : used memory is 296 MB, reserved memory is 271 MB, peak memory is 298 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 80 instances.
SYN-2501 : Optimize round 1, 162 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 13996/2 useful/useless nets, 12617/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57104, tnet num: 13996, tinst num: 12616, tnode num: 70137, tedge num: 91908.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 826 instances into 375 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 642 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 212 adder to BLE ...
SYN-4008 : Packed 212 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.150814s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (41.4%)

RUN-1004 : used memory is 317 MB, reserved memory is 296 MB, peak memory is 446 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.528813s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (46.5%)

RUN-1004 : used memory is 317 MB, reserved memory is 297 MB, peak memory is 446 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[31] will be merged to another kept net PRDATA[31]
SYN-5055 WARNING: The kept net PRDATA[31] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[30] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net PRDATA[30] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[29] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net PRDATA[29] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[28] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net PRDATA[28] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[27] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net PRDATA[27] will be merged to another kept net PRDATA[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (472 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11550 instances
RUN-0007 : 6773 luts, 3738 seqs, 597 mslices, 297 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 12930 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7593 nets have 2 pins
RUN-1001 : 3987 nets have [3 - 5] pins
RUN-1001 : 788 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     231     
RUN-1001 :   No   |  No   |  Yes  |    1519     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |    1185     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  69   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 92
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11548 instances, 6773 luts, 3738 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-0007 : Cell area utilization is 43%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54684, tnet num: 12928, tinst num: 11548, tnode num: 67507, tedge num: 89298.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.093818s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (52.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.952e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11548.
PHY-3001 : Level 1 #clusters 1793.
PHY-3001 : End clustering;  0.088869s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (35.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 903858, overlap = 340.469
PHY-3002 : Step(2): len = 780723, overlap = 398.281
PHY-3002 : Step(3): len = 577347, overlap = 522.656
PHY-3002 : Step(4): len = 483925, overlap = 560.688
PHY-3002 : Step(5): len = 402230, overlap = 627.906
PHY-3002 : Step(6): len = 350001, overlap = 685.062
PHY-3002 : Step(7): len = 292364, overlap = 772
PHY-3002 : Step(8): len = 256153, overlap = 820.406
PHY-3002 : Step(9): len = 224688, overlap = 864.906
PHY-3002 : Step(10): len = 205340, overlap = 877
PHY-3002 : Step(11): len = 184520, overlap = 900.875
PHY-3002 : Step(12): len = 168761, overlap = 927.781
PHY-3002 : Step(13): len = 155389, overlap = 935.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.20734e-06
PHY-3002 : Step(14): len = 165425, overlap = 902
PHY-3002 : Step(15): len = 205231, overlap = 833.062
PHY-3002 : Step(16): len = 214408, overlap = 742.875
PHY-3002 : Step(17): len = 220653, overlap = 746.969
PHY-3002 : Step(18): len = 214070, overlap = 722.312
PHY-3002 : Step(19): len = 211319, overlap = 713.438
PHY-3002 : Step(20): len = 205120, overlap = 708.562
PHY-3002 : Step(21): len = 202783, overlap = 673.219
PHY-3002 : Step(22): len = 199353, overlap = 664.656
PHY-3002 : Step(23): len = 199463, overlap = 656.531
PHY-3002 : Step(24): len = 198848, overlap = 656.125
PHY-3002 : Step(25): len = 199409, overlap = 650.094
PHY-3002 : Step(26): len = 196474, overlap = 651.531
PHY-3002 : Step(27): len = 196320, overlap = 646.281
PHY-3002 : Step(28): len = 193608, overlap = 676.375
PHY-3002 : Step(29): len = 192887, overlap = 675.375
PHY-3002 : Step(30): len = 190361, overlap = 676.938
PHY-3002 : Step(31): len = 189682, overlap = 662.062
PHY-3002 : Step(32): len = 187371, overlap = 662.781
PHY-3002 : Step(33): len = 187536, overlap = 664.406
PHY-3002 : Step(34): len = 185846, overlap = 655.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.41467e-06
PHY-3002 : Step(35): len = 195986, overlap = 635.719
PHY-3002 : Step(36): len = 212574, overlap = 575.344
PHY-3002 : Step(37): len = 219392, overlap = 556.562
PHY-3002 : Step(38): len = 222901, overlap = 546
PHY-3002 : Step(39): len = 223677, overlap = 559.188
PHY-3002 : Step(40): len = 223787, overlap = 555.562
PHY-3002 : Step(41): len = 222870, overlap = 555.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.82934e-06
PHY-3002 : Step(42): len = 236643, overlap = 520.531
PHY-3002 : Step(43): len = 255379, overlap = 499.312
PHY-3002 : Step(44): len = 265118, overlap = 464.188
PHY-3002 : Step(45): len = 267248, overlap = 453.875
PHY-3002 : Step(46): len = 263921, overlap = 449.844
PHY-3002 : Step(47): len = 261685, overlap = 456.844
PHY-3002 : Step(48): len = 259698, overlap = 455.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.76587e-05
PHY-3002 : Step(49): len = 276155, overlap = 409.625
PHY-3002 : Step(50): len = 293393, overlap = 361.656
PHY-3002 : Step(51): len = 303757, overlap = 326.719
PHY-3002 : Step(52): len = 307548, overlap = 337.281
PHY-3002 : Step(53): len = 306812, overlap = 331
PHY-3002 : Step(54): len = 306499, overlap = 328.875
PHY-3002 : Step(55): len = 305623, overlap = 335.281
PHY-3002 : Step(56): len = 305266, overlap = 318.688
PHY-3002 : Step(57): len = 304060, overlap = 320.906
PHY-3002 : Step(58): len = 302783, overlap = 320.969
PHY-3002 : Step(59): len = 301803, overlap = 331.812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.53174e-05
PHY-3002 : Step(60): len = 315871, overlap = 295.781
PHY-3002 : Step(61): len = 331943, overlap = 276.938
PHY-3002 : Step(62): len = 341563, overlap = 251.219
PHY-3002 : Step(63): len = 345657, overlap = 246.719
PHY-3002 : Step(64): len = 347240, overlap = 248.344
PHY-3002 : Step(65): len = 348475, overlap = 250.844
PHY-3002 : Step(66): len = 347858, overlap = 251.906
PHY-3002 : Step(67): len = 347318, overlap = 266.031
PHY-3002 : Step(68): len = 346573, overlap = 256.344
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.06348e-05
PHY-3002 : Step(69): len = 361763, overlap = 228.25
PHY-3002 : Step(70): len = 373957, overlap = 213.188
PHY-3002 : Step(71): len = 376897, overlap = 215.969
PHY-3002 : Step(72): len = 380072, overlap = 209.438
PHY-3002 : Step(73): len = 382672, overlap = 196.219
PHY-3002 : Step(74): len = 384812, overlap = 196.031
PHY-3002 : Step(75): len = 383750, overlap = 185.625
PHY-3002 : Step(76): len = 383415, overlap = 187.406
PHY-3002 : Step(77): len = 383334, overlap = 193.656
PHY-3002 : Step(78): len = 383824, overlap = 196.875
PHY-3002 : Step(79): len = 383026, overlap = 200.656
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000139699
PHY-3002 : Step(80): len = 396966, overlap = 189.688
PHY-3002 : Step(81): len = 408507, overlap = 173.312
PHY-3002 : Step(82): len = 409104, overlap = 149.25
PHY-3002 : Step(83): len = 411481, overlap = 138.969
PHY-3002 : Step(84): len = 416840, overlap = 146
PHY-3002 : Step(85): len = 420563, overlap = 143.5
PHY-3002 : Step(86): len = 418794, overlap = 153.156
PHY-3002 : Step(87): len = 418730, overlap = 159
PHY-3002 : Step(88): len = 420038, overlap = 157.875
PHY-3002 : Step(89): len = 420590, overlap = 151.875
PHY-3002 : Step(90): len = 418057, overlap = 159.438
PHY-3002 : Step(91): len = 417575, overlap = 160.188
PHY-3002 : Step(92): len = 418121, overlap = 162.625
PHY-3002 : Step(93): len = 418032, overlap = 164.719
PHY-3002 : Step(94): len = 415936, overlap = 165.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000270361
PHY-3002 : Step(95): len = 426042, overlap = 167.219
PHY-3002 : Step(96): len = 430718, overlap = 161.469
PHY-3002 : Step(97): len = 429518, overlap = 155.688
PHY-3002 : Step(98): len = 429928, overlap = 146.844
PHY-3002 : Step(99): len = 433444, overlap = 143.656
PHY-3002 : Step(100): len = 436559, overlap = 151.031
PHY-3002 : Step(101): len = 436000, overlap = 142.25
PHY-3002 : Step(102): len = 437235, overlap = 142.562
PHY-3002 : Step(103): len = 441255, overlap = 149.156
PHY-3002 : Step(104): len = 443681, overlap = 158.094
PHY-3002 : Step(105): len = 441249, overlap = 160.906
PHY-3002 : Step(106): len = 440026, overlap = 151.5
PHY-3002 : Step(107): len = 441710, overlap = 145.938
PHY-3002 : Step(108): len = 442783, overlap = 148.5
PHY-3002 : Step(109): len = 438666, overlap = 139.281
PHY-3002 : Step(110): len = 437089, overlap = 133.469
PHY-3002 : Step(111): len = 437561, overlap = 132.125
PHY-3002 : Step(112): len = 438008, overlap = 130.125
PHY-3002 : Step(113): len = 435532, overlap = 131.594
PHY-3002 : Step(114): len = 435201, overlap = 131.344
PHY-3002 : Step(115): len = 436042, overlap = 128.438
PHY-3002 : Step(116): len = 436456, overlap = 129.688
PHY-3002 : Step(117): len = 434867, overlap = 128.844
PHY-3002 : Step(118): len = 434544, overlap = 128.281
PHY-3002 : Step(119): len = 435261, overlap = 125.438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000540722
PHY-3002 : Step(120): len = 442365, overlap = 129.281
PHY-3002 : Step(121): len = 447506, overlap = 124.656
PHY-3002 : Step(122): len = 447668, overlap = 120.594
PHY-3002 : Step(123): len = 447485, overlap = 123.375
PHY-3002 : Step(124): len = 448797, overlap = 122.5
PHY-3002 : Step(125): len = 450096, overlap = 122.781
PHY-3002 : Step(126): len = 449420, overlap = 121.594
PHY-3002 : Step(127): len = 449491, overlap = 119.625
PHY-3002 : Step(128): len = 450735, overlap = 112.844
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00107349
PHY-3002 : Step(129): len = 454748, overlap = 111.688
PHY-3002 : Step(130): len = 457975, overlap = 109.375
PHY-3002 : Step(131): len = 458274, overlap = 109.938
PHY-3002 : Step(132): len = 458762, overlap = 103.906
PHY-3002 : Step(133): len = 460475, overlap = 103.375
PHY-3002 : Step(134): len = 462148, overlap = 99.9062
PHY-3002 : Step(135): len = 461590, overlap = 106.125
PHY-3002 : Step(136): len = 461967, overlap = 104.688
PHY-3002 : Step(137): len = 463385, overlap = 97.75
PHY-3002 : Step(138): len = 464497, overlap = 99.6875
PHY-3002 : Step(139): len = 463905, overlap = 99.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00184307
PHY-3002 : Step(140): len = 466114, overlap = 92.125
PHY-3002 : Step(141): len = 468272, overlap = 90.6562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021427s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (145.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12930.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618720, over cnt = 1414(4%), over = 7722, worst = 48
PHY-1001 : End global iterations;  0.333070s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (61.0%)

PHY-1001 : Congestion index: top1 = 84.48, top5 = 63.88, top10 = 53.83, top15 = 47.42.
PHY-3001 : End congestion estimation;  0.458746s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (64.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.445208s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (21.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000135624
PHY-3002 : Step(142): len = 514064, overlap = 48.2188
PHY-3002 : Step(143): len = 518644, overlap = 38.5312
PHY-3002 : Step(144): len = 518736, overlap = 33.7812
PHY-3002 : Step(145): len = 518397, overlap = 32.9062
PHY-3002 : Step(146): len = 521070, overlap = 31.7188
PHY-3002 : Step(147): len = 523341, overlap = 34.9062
PHY-3002 : Step(148): len = 523219, overlap = 32.6562
PHY-3002 : Step(149): len = 523765, overlap = 35.875
PHY-3002 : Step(150): len = 523408, overlap = 36
PHY-3002 : Step(151): len = 521220, overlap = 33.3125
PHY-3002 : Step(152): len = 518589, overlap = 33.7812
PHY-3002 : Step(153): len = 516830, overlap = 34.125
PHY-3002 : Step(154): len = 514566, overlap = 35.3125
PHY-3002 : Step(155): len = 511805, overlap = 36.4375
PHY-3002 : Step(156): len = 510030, overlap = 36.8125
PHY-3002 : Step(157): len = 507497, overlap = 36.1875
PHY-3002 : Step(158): len = 505508, overlap = 36.2812
PHY-3002 : Step(159): len = 504464, overlap = 35.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000271248
PHY-3002 : Step(160): len = 507061, overlap = 34
PHY-3002 : Step(161): len = 511437, overlap = 34.6875
PHY-3002 : Step(162): len = 513896, overlap = 34.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000529494
PHY-3002 : Step(163): len = 519359, overlap = 33.8438
PHY-3002 : Step(164): len = 535746, overlap = 30.4688
PHY-3002 : Step(165): len = 537238, overlap = 30.4688
PHY-3002 : Step(166): len = 538035, overlap = 27.1562
PHY-3002 : Step(167): len = 539912, overlap = 26.2812
PHY-3002 : Step(168): len = 542573, overlap = 20.25
PHY-3002 : Step(169): len = 545341, overlap = 16.7188
PHY-3002 : Step(170): len = 546201, overlap = 16.4688
PHY-3002 : Step(171): len = 547037, overlap = 16.25
PHY-3002 : Step(172): len = 548050, overlap = 12.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00105899
PHY-3002 : Step(173): len = 549109, overlap = 13.2188
PHY-3002 : Step(174): len = 555062, overlap = 19
PHY-3002 : Step(175): len = 563483, overlap = 19.3125
PHY-3002 : Step(176): len = 563692, overlap = 15.9688
PHY-3002 : Step(177): len = 562182, overlap = 12.2188
PHY-3002 : Step(178): len = 559903, overlap = 11.5312
PHY-3002 : Step(179): len = 558965, overlap = 12.875
PHY-3002 : Step(180): len = 558132, overlap = 13.125
PHY-3002 : Step(181): len = 558635, overlap = 15.2188
PHY-3002 : Step(182): len = 559910, overlap = 12.375
PHY-3002 : Step(183): len = 558967, overlap = 12.9062
PHY-3002 : Step(184): len = 557380, overlap = 14.375
PHY-3002 : Step(185): len = 554875, overlap = 13.3438
PHY-3002 : Step(186): len = 553107, overlap = 14.9688
PHY-3002 : Step(187): len = 551519, overlap = 16.1875
PHY-3002 : Step(188): len = 550705, overlap = 18.0312
PHY-3002 : Step(189): len = 550260, overlap = 17.625
PHY-3002 : Step(190): len = 549635, overlap = 18.5625
PHY-3002 : Step(191): len = 548818, overlap = 18.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00211797
PHY-3002 : Step(192): len = 549960, overlap = 15.6875
PHY-3002 : Step(193): len = 551457, overlap = 14.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 44/12930.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 649984, over cnt = 1997(5%), over = 9299, worst = 44
PHY-1001 : End global iterations;  0.382736s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (61.2%)

PHY-1001 : Congestion index: top1 = 87.82, top5 = 66.27, top10 = 56.26, top15 = 50.10.
PHY-3001 : End congestion estimation;  0.515873s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (63.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.443998s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (45.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000146942
PHY-3002 : Step(194): len = 554485, overlap = 133.5
PHY-3002 : Step(195): len = 551701, overlap = 114.875
PHY-3002 : Step(196): len = 545543, overlap = 99.8438
PHY-3002 : Step(197): len = 539532, overlap = 85.1562
PHY-3002 : Step(198): len = 535043, overlap = 75.1562
PHY-3002 : Step(199): len = 528997, overlap = 74.0625
PHY-3002 : Step(200): len = 524439, overlap = 71.9375
PHY-3002 : Step(201): len = 518330, overlap = 72.9688
PHY-3002 : Step(202): len = 513359, overlap = 72.7812
PHY-3002 : Step(203): len = 508607, overlap = 75.8438
PHY-3002 : Step(204): len = 504296, overlap = 73.1875
PHY-3002 : Step(205): len = 499866, overlap = 76.4062
PHY-3002 : Step(206): len = 497132, overlap = 78.875
PHY-3002 : Step(207): len = 494470, overlap = 81
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000293884
PHY-3002 : Step(208): len = 496383, overlap = 74.375
PHY-3002 : Step(209): len = 501599, overlap = 66.4062
PHY-3002 : Step(210): len = 502421, overlap = 64.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000587769
PHY-3002 : Step(211): len = 506138, overlap = 66.7188
PHY-3002 : Step(212): len = 511976, overlap = 55.5
PHY-3002 : Step(213): len = 516982, overlap = 50.4375
PHY-3002 : Step(214): len = 517726, overlap = 48.4062
PHY-3002 : Step(215): len = 517411, overlap = 43.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54684, tnet num: 12928, tinst num: 11548, tnode num: 67507, tedge num: 89298.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 306.97 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 314/12930.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630944, over cnt = 2132(6%), over = 7428, worst = 36
PHY-1001 : End global iterations;  0.445638s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (73.6%)

PHY-1001 : Congestion index: top1 = 66.42, top5 = 52.35, top10 = 46.17, top15 = 42.57.
PHY-1001 : End incremental global routing;  0.589268s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (63.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12928 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.493209s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.4%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11434 has valid locations, 78 needs to be replaced
PHY-3001 : design contains 11617 instances, 6808 luts, 3772 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 522943
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10754/12999.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635992, over cnt = 2130(6%), over = 7469, worst = 36
PHY-1001 : End global iterations;  0.082732s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.7%)

PHY-1001 : Congestion index: top1 = 66.53, top5 = 52.47, top10 = 46.33, top15 = 42.69.
PHY-3001 : End congestion estimation;  0.240957s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (64.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54925, tnet num: 12997, tinst num: 11617, tnode num: 67850, tedge num: 89642.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.327004s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (70.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(216): len = 522658, overlap = 0.1875
PHY-3002 : Step(217): len = 522523, overlap = 0.1875
PHY-3002 : Step(218): len = 522574, overlap = 0.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10769/12999.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634736, over cnt = 2143(6%), over = 7478, worst = 36
PHY-1001 : End global iterations;  0.079777s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (78.3%)

PHY-1001 : Congestion index: top1 = 66.70, top5 = 52.56, top10 = 46.38, top15 = 42.73.
PHY-3001 : End congestion estimation;  0.246549s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (63.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.483556s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (61.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000577326
PHY-3002 : Step(219): len = 522573, overlap = 44.3438
PHY-3002 : Step(220): len = 522642, overlap = 44.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00115465
PHY-3002 : Step(221): len = 522757, overlap = 44.3125
PHY-3002 : Step(222): len = 522975, overlap = 44.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00230931
PHY-3002 : Step(223): len = 522984, overlap = 44.2188
PHY-3002 : Step(224): len = 523223, overlap = 44.375
PHY-3001 : Final: Len = 523223, Over = 44.375
PHY-3001 : End incremental placement;  2.703711s wall, 1.625000s user + 0.171875s system = 1.796875s CPU (66.5%)

OPT-1001 : Total overflow 308.22 peak overflow 2.53
OPT-1001 : End high-fanout net optimization;  4.062223s wall, 2.406250s user + 0.171875s system = 2.578125s CPU (63.5%)

OPT-1001 : Current memory(MB): used = 555, reserve = 538, peak = 568.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10770/12999.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 636104, over cnt = 2123(6%), over = 7311, worst = 36
PHY-1002 : len = 676160, over cnt = 1323(3%), over = 3136, worst = 24
PHY-1002 : len = 697280, over cnt = 506(1%), over = 1190, worst = 14
PHY-1002 : len = 703904, over cnt = 229(0%), over = 530, worst = 14
PHY-1002 : len = 708936, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.738917s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (67.7%)

PHY-1001 : Congestion index: top1 = 54.57, top5 = 46.51, top10 = 42.64, top15 = 40.11.
OPT-1001 : End congestion update;  0.890713s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (68.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405578s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (27.0%)

OPT-0007 : Start: WNS -3411 TNS -606754 NUM_FEPS 424
OPT-0007 : Iter 1: improved WNS -3411 TNS -386004 NUM_FEPS 424 with 45 cells processed and 3900 slack improved
OPT-0007 : Iter 2: improved WNS -3411 TNS -385954 NUM_FEPS 424 with 18 cells processed and 400 slack improved
OPT-0007 : Iter 3: improved WNS -3411 TNS -385954 NUM_FEPS 424 with 7 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.323545s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (55.5%)

OPT-1001 : Current memory(MB): used = 555, reserve = 539, peak = 568.
OPT-1001 : End physical optimization;  6.588262s wall, 3.796875s user + 0.203125s system = 4.000000s CPU (60.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6808 LUT to BLE ...
SYN-4008 : Packed 6808 LUT and 1372 SEQ to BLE.
SYN-4003 : Packing 2400 remaining SEQ's ...
SYN-4005 : Packed 1828 SEQ with LUT/SLICE
SYN-4006 : 3757 single LUT's are left
SYN-4006 : 572 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7380/8785 primitive instances ...
PHY-3001 : End packing;  0.495240s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (72.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5060 instances
RUN-1001 : 2457 mslices, 2458 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11862 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6282 nets have 2 pins
RUN-1001 : 4087 nets have [3 - 5] pins
RUN-1001 : 864 nets have [6 - 10] pins
RUN-1001 : 366 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 5058 instances, 4915 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : After packing: Len = 538380, Over = 121.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5809/11862.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696272, over cnt = 1346(3%), over = 2164, worst = 9
PHY-1002 : len = 701440, over cnt = 817(2%), over = 1190, worst = 7
PHY-1002 : len = 711520, over cnt = 259(0%), over = 338, worst = 7
PHY-1002 : len = 714432, over cnt = 122(0%), over = 149, worst = 5
PHY-1002 : len = 716536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.848554s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (60.8%)

PHY-1001 : Congestion index: top1 = 54.44, top5 = 46.63, top10 = 42.77, top15 = 40.31.
PHY-3001 : End congestion estimation;  1.066404s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (63.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50754, tnet num: 11860, tinst num: 5058, tnode num: 60653, tedge num: 85564.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.457410s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (63.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.26852e-05
PHY-3002 : Step(225): len = 530196, overlap = 127
PHY-3002 : Step(226): len = 524404, overlap = 125.75
PHY-3002 : Step(227): len = 521005, overlap = 135.5
PHY-3002 : Step(228): len = 518711, overlap = 140
PHY-3002 : Step(229): len = 517506, overlap = 147.5
PHY-3002 : Step(230): len = 516486, overlap = 150.75
PHY-3002 : Step(231): len = 515578, overlap = 153.25
PHY-3002 : Step(232): len = 514615, overlap = 150
PHY-3002 : Step(233): len = 513396, overlap = 151
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00012537
PHY-3002 : Step(234): len = 517892, overlap = 140
PHY-3002 : Step(235): len = 526483, overlap = 127.5
PHY-3002 : Step(236): len = 526720, overlap = 129
PHY-3002 : Step(237): len = 527166, overlap = 129
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000250741
PHY-3002 : Step(238): len = 535165, overlap = 112.75
PHY-3002 : Step(239): len = 543970, overlap = 103
PHY-3002 : Step(240): len = 546837, overlap = 102.25
PHY-3002 : Step(241): len = 547679, overlap = 100
PHY-3002 : Step(242): len = 548678, overlap = 96
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.894717s wall, 0.156250s user + 0.437500s system = 0.593750s CPU (66.4%)

PHY-3001 : Trial Legalized: Len = 595986
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 495/11862.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 724736, over cnt = 1834(5%), over = 3044, worst = 7
PHY-1002 : len = 734640, over cnt = 1174(3%), over = 1760, worst = 7
PHY-1002 : len = 753408, over cnt = 222(0%), over = 302, worst = 5
PHY-1002 : len = 757040, over cnt = 32(0%), over = 40, worst = 3
PHY-1002 : len = 757872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.083028s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (70.7%)

PHY-1001 : Congestion index: top1 = 52.26, top5 = 46.47, top10 = 43.35, top15 = 41.23.
PHY-3001 : End congestion estimation;  1.335302s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (74.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.498851s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (65.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000156077
PHY-3002 : Step(243): len = 579274, overlap = 14
PHY-3002 : Step(244): len = 569460, overlap = 27
PHY-3002 : Step(245): len = 561518, overlap = 35.25
PHY-3002 : Step(246): len = 554410, overlap = 48.25
PHY-3002 : Step(247): len = 551235, overlap = 56.5
PHY-3002 : Step(248): len = 548399, overlap = 64.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000312153
PHY-3002 : Step(249): len = 554800, overlap = 56
PHY-3002 : Step(250): len = 558534, overlap = 54
PHY-3002 : Step(251): len = 561741, overlap = 52.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000624307
PHY-3002 : Step(252): len = 566939, overlap = 50
PHY-3002 : Step(253): len = 575557, overlap = 43.25
PHY-3002 : Step(254): len = 576375, overlap = 45.25
PHY-3002 : Step(255): len = 577729, overlap = 45.5
PHY-3002 : Step(256): len = 580459, overlap = 46.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 597264, Over = 0
PHY-3001 : Spreading special nets. 68 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034948s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.4%)

PHY-3001 : 99 instances has been re-located, deltaX = 10, deltaY = 66, maxDist = 2.
PHY-3001 : Final: Len = 598478, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50754, tnet num: 11860, tinst num: 5058, tnode num: 60653, tedge num: 85564.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.084857s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (64.8%)

RUN-1004 : used memory is 531 MB, reserved memory is 528 MB, peak memory is 579 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2875/11862.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 739608, over cnt = 1667(4%), over = 2772, worst = 7
PHY-1002 : len = 750296, over cnt = 869(2%), over = 1282, worst = 6
PHY-1002 : len = 762200, over cnt = 204(0%), over = 268, worst = 5
PHY-1002 : len = 764440, over cnt = 60(0%), over = 69, worst = 4
PHY-1002 : len = 765416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.127598s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (72.1%)

PHY-1001 : Congestion index: top1 = 50.62, top5 = 44.66, top10 = 41.71, top15 = 39.65.
PHY-1001 : End incremental global routing;  1.352687s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (68.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.481865s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (71.3%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4952 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 5061 instances, 4918 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 598921
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10884/11865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 765864, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 765888, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 765944, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 765960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.408561s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (68.8%)

PHY-1001 : Congestion index: top1 = 50.62, top5 = 44.72, top10 = 41.75, top15 = 39.70.
PHY-3001 : End congestion estimation;  0.633350s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (69.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50784, tnet num: 11863, tinst num: 5061, tnode num: 60692, tedge num: 85612.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.059297s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (57.5%)

RUN-1004 : used memory is 556 MB, reserved memory is 552 MB, peak memory is 585 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.532181s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (64.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(257): len = 598921, overlap = 0
PHY-3002 : Step(258): len = 598921, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10887/11865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 765960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.081089s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (77.1%)

PHY-1001 : Congestion index: top1 = 50.62, top5 = 44.72, top10 = 41.75, top15 = 39.70.
PHY-3001 : End congestion estimation;  0.307044s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (91.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.488574s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (73.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000337636
PHY-3002 : Step(259): len = 598921, overlap = 0
PHY-3002 : Step(260): len = 598921, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004063s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 598925, Over = 0
PHY-3001 : End spreading;  0.031413s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.5%)

PHY-3001 : Final: Len = 598925, Over = 0
PHY-3001 : End incremental placement;  3.256246s wall, 2.156250s user + 0.062500s system = 2.218750s CPU (68.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.380916s wall, 3.609375s user + 0.093750s system = 3.703125s CPU (68.8%)

OPT-1001 : Current memory(MB): used = 593, reserve = 582, peak = 596.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10887/11865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 765960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086840s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (72.0%)

PHY-1001 : Congestion index: top1 = 50.62, top5 = 44.72, top10 = 41.75, top15 = 39.70.
OPT-1001 : End congestion update;  0.313501s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (89.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.416366s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (82.6%)

OPT-0007 : Start: WNS -3311 TNS -186280 NUM_FEPS 285
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4956 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5061 instances, 4918 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 606785, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027820s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.2%)

PHY-3001 : 21 instances has been re-located, deltaX = 2, deltaY = 19, maxDist = 2.
PHY-3001 : Final: Len = 607181, Over = 0
PHY-3001 : End incremental legalization;  0.219772s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (64.0%)

OPT-0007 : Iter 1: improved WNS -3311 TNS -165367 NUM_FEPS 282 with 88 cells processed and 21362 slack improved
OPT-0007 : Iter 2: improved WNS -3311 TNS -165367 NUM_FEPS 282 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.112400s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (81.5%)

OPT-1001 : Current memory(MB): used = 593, reserve = 582, peak = 596.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405330s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (84.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10551/11865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 773576, over cnt = 100(0%), over = 141, worst = 4
PHY-1002 : len = 774224, over cnt = 28(0%), over = 31, worst = 2
PHY-1002 : len = 774512, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 774552, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 774568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.590713s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (74.1%)

PHY-1001 : Congestion index: top1 = 50.54, top5 = 44.93, top10 = 41.93, top15 = 39.90.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.395290s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (79.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3311 TNS -174878 NUM_FEPS 286
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.034483
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3311ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11865 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11865 nets
OPT-1001 : End physical optimization;  9.423651s wall, 6.687500s user + 0.093750s system = 6.781250s CPU (72.0%)

RUN-1003 : finish command "place" in  32.053286s wall, 18.187500s user + 1.718750s system = 19.906250s CPU (62.1%)

RUN-1004 : used memory is 490 MB, reserved memory is 471 MB, peak memory is 596 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.213437s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (131.3%)

RUN-1004 : used memory is 500 MB, reserved memory is 483 MB, peak memory is 596 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5063 instances
RUN-1001 : 2457 mslices, 2461 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11865 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6279 nets have 2 pins
RUN-1001 : 4091 nets have [3 - 5] pins
RUN-1001 : 864 nets have [6 - 10] pins
RUN-1001 : 368 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50784, tnet num: 11863, tinst num: 5061, tnode num: 60692, tedge num: 85612.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2457 mslices, 2461 lslices, 102 pads, 35 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730432, over cnt = 1743(4%), over = 2977, worst = 9
PHY-1002 : len = 743648, over cnt = 1010(2%), over = 1442, worst = 7
PHY-1002 : len = 757920, over cnt = 148(0%), over = 206, worst = 6
PHY-1002 : len = 760520, over cnt = 6(0%), over = 9, worst = 3
PHY-1002 : len = 760680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.919425s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (86.7%)

PHY-1001 : Congestion index: top1 = 49.27, top5 = 44.23, top10 = 41.37, top15 = 39.47.
PHY-1001 : End global routing;  1.128349s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (87.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 591, reserve = 580, peak = 596.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 851, reserve = 841, peak = 851.
PHY-1001 : End build detailed router design. 2.815431s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (51.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 148936, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.472154s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (52.0%)

PHY-1001 : Current memory(MB): used = 886, reserve = 877, peak = 886.
PHY-1001 : End phase 1; 1.477842s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (51.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.90391e+06, over cnt = 1108(0%), over = 1119, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 891, reserve = 882, peak = 892.
PHY-1001 : End initial routed; 31.243942s wall, 17.000000s user + 0.156250s system = 17.156250s CPU (54.9%)

PHY-1001 : Update timing.....
PHY-1001 : 267/11084(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.157   |  -980.087  |  347  
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.810120s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (56.1%)

PHY-1001 : Current memory(MB): used = 904, reserve = 895, peak = 904.
PHY-1001 : End phase 2; 33.054147s wall, 17.968750s user + 0.203125s system = 18.171875s CPU (55.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -4.139ns STNS -978.564ns FEP 347.
PHY-1001 : End OPT Iter 1; 0.169579s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (82.9%)

PHY-1022 : len = 1.90393e+06, over cnt = 1125(0%), over = 1136, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.314801s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (69.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.87286e+06, over cnt = 400(0%), over = 403, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.459774s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (86.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.86775e+06, over cnt = 79(0%), over = 79, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.577975s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (81.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.86835e+06, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.232676s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (53.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.86827e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.146687s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (42.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.86827e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.136575s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (34.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.86827e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.156982s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.86827e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.232466s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (87.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.86828e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.122806s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (63.6%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.86832e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.112998s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (83.0%)

PHY-1001 : Update timing.....
PHY-1001 : 267/11084(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.139   |  -979.804  |  347  
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.774574s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (67.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 353 feed throughs used by 196 nets
PHY-1001 : End commit to database; 1.342423s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (67.5%)

PHY-1001 : Current memory(MB): used = 981, reserve = 975, peak = 981.
PHY-1001 : End phase 3; 6.842084s wall, 4.750000s user + 0.046875s system = 4.796875s CPU (70.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 16 pins with SWNS -4.139ns STNS -979.531ns FEP 347.
PHY-1001 : End OPT Iter 1; 0.209532s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (82.0%)

PHY-1022 : len = 1.86843e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.359469s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (78.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.139ns, -979.531ns, 347}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.86842e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.103727s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (60.3%)

PHY-1001 : Update timing.....
PHY-1001 : 267/11084(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.139   |  -979.531  |  347  
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.798804s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (47.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 354 feed throughs used by 197 nets
PHY-1001 : End commit to database; 1.308702s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (64.5%)

PHY-1001 : Current memory(MB): used = 985, reserve = 979, peak = 985.
PHY-1001 : End phase 4; 3.597968s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (57.3%)

PHY-1003 : Routed, final wirelength = 1.86842e+06
PHY-1001 : Current memory(MB): used = 988, reserve = 982, peak = 988.
PHY-1001 : End export database. 0.041687s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  48.088941s wall, 27.203125s user + 0.265625s system = 27.468750s CPU (57.1%)

RUN-1003 : finish command "route" in  50.737685s wall, 29.265625s user + 0.328125s system = 29.593750s CPU (58.3%)

RUN-1004 : used memory is 920 MB, reserved memory is 921 MB, peak memory is 988 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8942   out of  19600   45.62%
#reg                     3938   out of  19600   20.09%
#le                      9513
  #lut only              5575   out of   9513   58.60%
  #reg only               571   out of   9513    6.00%
  #lut&reg               3367   out of   9513   35.39%
#dsp                        3   out of     29   10.34%
#bram                      27   out of     64   42.19%
  #bram9k                  27
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1801
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               273
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    258
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    250
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    58


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                    |9513   |8048    |894     |3952    |35      |3       |
|  ISP                               |AHBISP                                          |1425   |842     |356     |839     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                               |564    |297     |142     |315     |8       |0       |
|      u_fifo_1                      |fifo_buf                                        |65     |24      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |5      |2       |0       |5       |2       |0       |
|      u_fifo_2                      |fifo_buf                                        |68     |36      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|      u_fifo_3                      |fifo_buf                                        |65     |30      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_4                      |fifo_buf                                        |64     |36      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |3      |3       |0       |3       |2       |0       |
|    u_CC                            |CC                                              |107    |87      |20      |69      |0       |0       |
|    u_bypass                        |bypass                                          |120    |80      |40      |43      |0       |0       |
|    u_demosaic                      |demosaic                                        |448    |221     |142     |288     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                      |107    |52      |31      |77      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                      |84     |37      |27      |56      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                      |75     |35      |27      |47      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                      |82     |43      |33      |63      |0       |0       |
|    u_gamma                         |gamma                                           |28     |28      |0       |18      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                       |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                       |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                       |8      |8       |0       |6       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                            |18     |11      |7       |8       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                |18     |11      |7       |8       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                               |12     |12      |0       |12      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                               |20     |20      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                       |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                        |6      |6       |0       |5       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                              |36     |20      |0       |33      |0       |0       |
|  U_APB_UART                        |APB_UART                                        |16     |16      |0       |9       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                                 |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                                |16     |16      |0       |9       |0       |0       |
|  clk_gen_inst                      |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                             |12     |12      |0       |4       |0       |0       |
|  fifo                              |sd2isp_fifo                                     |148    |72      |21      |110     |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                           |8      |2       |0       |8       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |40     |18      |0       |40      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |35     |25      |0       |35      |0       |0       |
|  kb                                |Keyboard                                        |88     |72      |16      |48      |0       |0       |
|  sd_reader                         |sd_reader                                       |701    |590     |100     |335     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                      |320    |280     |34      |155     |0       |0       |
|  sdram_top_inst                    |sdram_top                                       |749    |563     |119     |406     |8       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                       |410    |272     |73      |281     |8       |0       |
|      rd_fifo_data                  |fifo_data_out                                   |145    |91      |21      |118     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data_out                         |16     |15      |0       |16      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |33     |22      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |36     |26      |0       |35      |0       |0       |
|      wr_fifo_data                  |fifo_data                                       |173    |111     |30      |130     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                             |25     |9       |0       |25      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |35     |28      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |39     |34      |0       |39      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                      |339    |291     |46      |125     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                     |58     |46      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                     |61     |61      |0       |11      |0       |0       |
|      sdram_init_inst               |sdram_init                                      |47     |41      |4       |27      |0       |0       |
|      sdram_read_inst               |sdram_read                                      |106    |88      |18      |37      |0       |0       |
|      sdram_write_inst              |sdram_write                                     |67     |55      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                                |5055   |4993    |51      |1377    |0       |3       |
|  u_rs232                           |rs232                                           |80     |70      |8       |52      |0       |0       |
|    uart_rx_inst                    |uart_rx                                         |52     |46      |4       |37      |0       |0       |
|    uart_tx_inst                    |uart_tx                                         |28     |24      |4       |15      |0       |0       |
|  vga_ctrl_inst                     |vga_ctrl                                        |155    |90      |65      |29      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                  |916    |597     |145     |615     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                         |916    |597     |145     |615     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                     |458    |294     |0       |441     |0       |0       |
|        reg_inst                    |register                                        |455    |291     |0       |438     |0       |0       |
|        tap_inst                    |tap                                             |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                         |458    |303     |145     |174     |0       |0       |
|        bus_inst                    |bus_top                                         |253    |165     |88      |87      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                         |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                         |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                         |26     |16      |10      |9       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                         |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                         |93     |59      |34      |28      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det                                         |98     |64      |34      |30      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                        |108    |79      |29      |57      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6232  
    #2          2       2438  
    #3          3       1011  
    #4          4       641   
    #5        5-10      936   
    #6        11-50     529   
    #7       51-100      16   
    #8       101-500     5    
  Average     3.06            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.545708s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (113.2%)

RUN-1004 : used memory is 921 MB, reserved memory is 922 MB, peak memory is 988 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50784, tnet num: 11863, tinst num: 5061, tnode num: 60692, tedge num: 85612.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11863 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 55ee338dd32f048d17c5b07802c02f05a4520843737890057e9b6f7149a197c5 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5061
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11865, pip num: 129708
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 354
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3186 valid insts, and 353119 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100000111110100000110011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.885300s wall, 84.343750s user + 1.000000s system = 85.343750s CPU (451.9%)

RUN-1004 : used memory is 991 MB, reserved memory is 990 MB, peak memory is 1158 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240628_155457.log"
