

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_693_10'
================================================================
* Date:           Thu Dec 29 02:51:08 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.307 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      386|      386|  3.860 us|  3.860 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_693_10  |      384|      384|         3|          3|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4563|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|       47|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       47|     4687|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln693_fu_157_p2   |         +|   0|  0|    15|           8|           1|
    |add_ln698_fu_224_p2   |         +|   0|  0|    19|          12|           1|
    |add_ln699_fu_286_p2   |         +|   0|  0|    19|          12|           2|
    |add_ln701_fu_325_p2   |         +|   0|  0|    19|          12|           2|
    |add_ln702_fu_345_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln703_fu_245_p2   |         +|   0|  0|    39|          32|           3|
    |t_2_fu_280_p2         |         -|   0|  0|    28|          21|          20|
    |t_fu_189_p2           |         -|   0|  0|    31|          20|          24|
    |icmp_ln693_fu_151_p2  |      icmp|   0|  0|    11|           8|           9|
    |lshr_ln695_fu_179_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln696_fu_271_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln696_fu_262_p2    |        or|   0|  0|    13|          13|           6|
    |or_ln700_fu_308_p2    |        or|   0|  0|     8|           8|           8|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  4563|       16542|       16463|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_30  |   9|          2|    8|         16|
    |i_fu_84                |   9|          2|    8|         16|
    |ptr_o                  |   9|          2|   32|         64|
    |sk_address0            |  20|          4|   12|         48|
    |sk_address1            |  14|          3|   12|         36|
    |sk_d0                  |  20|          4|    8|         32|
    |sk_d1                  |  14|          3|    8|         24|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 124|         26|   90|        242|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_84                |   8|   0|    8|          0|
    |shl_ln_reg_370         |   7|   0|   13|          6|
    |trunc_ln3_reg_382      |   8|   0|    8|          0|
    |trunc_ln5_reg_387      |   8|   0|    8|          0|
    |trunc_ln697_1_reg_375  |  12|   0|   12|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  47|   0|   53|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+---------------------------------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  |             Source Object             |    C Type    |
+-----------------+-----+------+------------+---------------------------------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_693_10|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_693_10|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_693_10|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_693_10|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_693_10|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_693_10|  return value|
|this_5_9_reload  |   in|  8192|     ap_none|                        this_5_9_reload|        scalar|
|sk_address0      |  out|    12|   ap_memory|                                     sk|         array|
|sk_ce0           |  out|     1|   ap_memory|                                     sk|         array|
|sk_we0           |  out|     1|   ap_memory|                                     sk|         array|
|sk_d0            |  out|     8|   ap_memory|                                     sk|         array|
|sk_address1      |  out|    12|   ap_memory|                                     sk|         array|
|sk_ce1           |  out|     1|   ap_memory|                                     sk|         array|
|sk_we1           |  out|     1|   ap_memory|                                     sk|         array|
|sk_d1            |  out|     8|   ap_memory|                                     sk|         array|
|ptr_i            |   in|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o            |  out|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o_ap_vld     |  out|     1|     ap_ovld|                                    ptr|       pointer|
+-----------------+-----+------+------------+---------------------------------------+--------------+

