
*** Running vivado
    with args -log system_geometric_figure_cen_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_geometric_figure_cen_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_geometric_figure_cen_0_1.tcl -notrace
Command: synth_design -top system_geometric_figure_cen_0_1 -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18316 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 430.469 ; gain = 98.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_geometric_figure_cen_0_1' [G:/vivadoLab/Shape_Judge/Shape_Judge.srcs/sources_1/new/system_geometric_figure_cen_0_1.v:28]
INFO: [Synth 8-6157] synthesizing module 'geometric_figure_center_top' [G:/vivadoLab/Shape_Judge/Shape_Judge.srcs/sources_1/new/geometric_figure_center_top.v:23]
	Parameter YUZHI bound to: 70 - type: integer 
	Parameter HANG288 bound to: 287 - type: integer 
	Parameter HANG480 bound to: 479 - type: integer 
	Parameter HANG740 bound to: 739 - type: integer 
	Parameter LIE640 bound to: 639 - type: integer 
	Parameter LIE1280 bound to: 1279 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Threshold_Judge' [G:/vivadoLab/Shape_Judge/Shape_Judge.srcs/sources_1/new/Threshold_Judge.v:23]
	Parameter YUZHI bound to: 70 - type: integer 
	Parameter HANG288 bound to: 287 - type: integer 
	Parameter HANG480 bound to: 479 - type: integer 
	Parameter HANG740 bound to: 739 - type: integer 
	Parameter LIE640 bound to: 639 - type: integer 
	Parameter LIE1280 bound to: 1279 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Threshold_Judge' (1#1) [G:/vivadoLab/Shape_Judge/Shape_Judge.srcs/sources_1/new/Threshold_Judge.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shape_Judge' [G:/vivadoLab/Shape_Judge/Shape_Judge.srcs/sources_1/new/Shape_Judge.v:23]
	Parameter HANG288 bound to: 287 - type: integer 
	Parameter HANG480 bound to: 479 - type: integer 
	Parameter HANG740 bound to: 739 - type: integer 
	Parameter LIE640 bound to: 639 - type: integer 
	Parameter LIE1280 bound to: 1279 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Shape_Judge' (2#1) [G:/vivadoLab/Shape_Judge/Shape_Judge.srcs/sources_1/new/Shape_Judge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'geometric_figure_center_top' (3#1) [G:/vivadoLab/Shape_Judge/Shape_Judge.srcs/sources_1/new/geometric_figure_center_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_geometric_figure_cen_0_1' (4#1) [G:/vivadoLab/Shape_Judge/Shape_Judge.srcs/sources_1/new/system_geometric_figure_cen_0_1.v:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.480 ; gain = 154.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.480 ; gain = 154.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.480 ; gain = 154.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 486.480 ; gain = 154.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Threshold_Judge 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module Shape_Judge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out1_1_reg' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[0]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[1]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[2]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[3]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[4]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[5]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[6]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[7]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[8]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[9]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[10]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[11]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[12]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[13]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[14]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[15]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[16]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[17]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[18]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[19]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[20]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[21]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_1_reg[22]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Shape_Judge_inst/data8_out_reg[4]' (FD) to 'inst/Shape_Judge_inst/data8_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Shape_Judge_inst/data8_out_reg[5]' (FD) to 'inst/Shape_Judge_inst/data8_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Shape_Judge_inst/data8_out_reg[6]' (FD) to 'inst/Shape_Judge_inst/data8_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Shape_Judge_inst/data8_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[0]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[1]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[2]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[3]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[4]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[5]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[6]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[7]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[8]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[9]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[10]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[11]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[12]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[13]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[14]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[16]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[17]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[18]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[19]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[20]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[21]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Threshold_Judge_inst/data_out24_reg[22]' (FDR) to 'inst/Threshold_Judge_inst/data_out24_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 591.762 ; gain = 260.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 591.762 ; gain = 260.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 591.762 ; gain = 260.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 591.762 ; gain = 260.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 591.762 ; gain = 260.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 591.762 ; gain = 260.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 591.762 ; gain = 260.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 591.762 ; gain = 260.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 591.762 ; gain = 260.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     5|
|4     |LUT3 |     6|
|5     |LUT4 |     8|
|6     |LUT5 |    13|
|7     |LUT6 |    13|
|8     |FDCE |    10|
|9     |FDPE |     2|
|10    |FDRE |    19|
|11    |IBUF |    33|
|12    |OBUF |    39|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+----------------------------+------+
|      |Instance                 |Module                      |Cells |
+------+-------------------------+----------------------------+------+
|1     |top                      |                            |   150|
|2     |  inst                   |geometric_figure_center_top |    77|
|3     |    Shape_Judge_inst     |Shape_Judge                 |    64|
|4     |    Threshold_Judge_inst |Threshold_Judge             |    13|
+------+-------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 591.762 ; gain = 260.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 591.762 ; gain = 260.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 591.762 ; gain = 260.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 692.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 692.965 ; gain = 374.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 692.965 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/vivadoLab/Shape_Judge/Shape_Judge.runs/synth_1/system_geometric_figure_cen_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_geometric_figure_cen_0_1_utilization_synth.rpt -pb system_geometric_figure_cen_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 10:14:51 2020...
