Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: state_reg[2]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1461.4
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.6)
Data arrival time: 356.2
Slack: 1105.2
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   36                       
state_reg[0]/CK->Q       DFF_X1*                 rr    155.6    155.6    155.6      0.0      0.0      4.9     50.8      7    36,   35  /PD_TOP        (1.10)
i_0_0_51/A->ZN           INV_X8                  rf    170.7     15.1     15.0      0.1     15.3      5.4     37.5      8    36,   35  /PD_TOP        (1.10)
i_0_0_41/A1->ZN          NAND2_X4                fr    186.2     15.5     15.4      0.1      7.2      1.4      7.6      2    36,   35  /PD_TOP        (1.10)
i_0_0_40/A1->ZN          NAND2_X4                rf    201.1     14.9     14.9      0.0     11.2      1.4      7.7      2    36,   35  /PD_TOP        (1.10)
i_0_0_39/A->ZN           AOI211_X2               fr    271.4     70.3     70.3      0.0      8.3      0.9      3.5      1    36,   35  /PD_TOP        (1.10)
i_0_0_35/A->ZN           AOI221_X2               rf    293.0     21.6     21.6      0.0     40.5      0.9      3.4      1    36,   35  /PD_TOP        (1.10)
i_0_0_34/B->ZN           AOI211_X2               fr    356.2     63.2     63.2      0.0     15.2      0.8      1.9      1    36,   35  /PD_TOP        (1.10)
state_reg[2]/D           DFF_X1                   r    356.2      0.0               0.0     34.9                             36,   35  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[2]
    (Clocked by rtDefaultClock R)
Endpoint: state_reg[2]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1461.4
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.6)
Data arrival time: 1004.7
Slack: 456.7
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[2]                    {set_input_delay}        f    700.0    700.0    700.0                        5.4     11.5      2    72,   35                       
i_0_0_48/A2->ZN          OR3_X4                  ff    801.5    101.5    101.1      0.4    100.0      0.7      4.8      1    36,   35  /PD_TOP        (1.10)
i_0_0_46/B1->ZN          AOI21_X4                fr    841.5     40.0     40.0      0.0     12.0      2.1     14.2      3    36,   35  /PD_TOP        (1.10)
i_0_0_42/A1->ZN          NOR2_X4                 rf    854.0     12.5     12.5      0.0     33.2      1.5      6.5      2    36,   35  /PD_TOP        (1.10)
i_0_0_39/B->ZN           AOI211_X2               fr    919.9     65.9     65.9      0.0      6.1      0.9      3.5      1    36,   35  /PD_TOP        (1.10)
i_0_0_35/A->ZN           AOI221_X2               rf    941.5     21.6     21.6      0.0     40.5      0.9      3.4      1    36,   35  /PD_TOP        (1.10)
i_0_0_34/B->ZN           AOI211_X2               fr   1004.7     63.2     63.2      0.0     15.2      0.8      1.9      1    36,   35  /PD_TOP        (1.10)
state_reg[2]/D           DFF_X1                   r   1004.7      0.0               0.0     34.9                             36,   35  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: display[0]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 243.4
Slack: 806.6
Logic depth: 3
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   36                       
state_reg[1]/CK->Q       DFF_X1*                 rr    162.8    162.8    162.8      0.0      0.0      5.4     73.4      9    36,   35  /PD_TOP        (1.10)
i_0_0_52/A->ZN           INV_X8                  rf    172.8     10.0      9.9      0.1     15.3      2.0     14.0      3    36,   35  /PD_TOP        (1.10)
i_0_0_33/A2->ZN          NOR2_X4                 fr    224.8     52.0     52.0      0.0      4.6      1.2     24.5      3    36,   35  /PD_TOP        (1.10)
i_0_0_4/A1->ZN           NOR2_X4                 rf    243.0     18.2     18.2      0.0     38.8      4.7     14.7      1    36,   35  /PD_TOP        (1.10)
display[0]                                        f    243.4      0.4               0.4      8.0                              0,   35                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
