{"config":{"indexing":"full","lang":["en"],"min_search_length":3,"prebuild_index":false,"separator":"[\\s\\-]+"},"docs":[{"location":"","text":"FPGA \u77e5\u8bc6\u5e93 \ud83d\udcdc \u6587\u6863\u4fe1\u606f \u4f5c\u8005 FXC \u90ae\u7bb1 13451349893@163.com \u7248\u672c v1.0.0 \u7248\u6743 CC BY-NC-SA 4.0 \u8bb8\u53ef \ud83d\ude80 \u6587\u6863\u6982\u8ff0 \u672c\u624b\u518c\u7cfb\u7edf\u6574\u7406FPGA\u5f00\u53d1\u4e2d\u7684\u57fa\u7840\u77e5\u8bc6\u4e0e \u6838\u5fc3\u57fa\u7840\u6a21\u5757 \uff0c\u5305\u542b\uff1a \u2705 \u4ee3\u7801\u5b9e\u73b0 \uff1aVerilog/VHDL\u53ef\u590d\u7528\u6a21\u677f \u2705 RTL\u793a\u610f\u56fe \uff1aMermaid\u7ed8\u5236\u7684\u6a21\u5757\u7ed3\u6784 \u2705 \u4eff\u771f\u9a8c\u8bc1 \uff1aModelSim/cocotb \u4eff\u771f\u7ed3\u679c \u26a0\ufe0f \u6ce8\u610f\u4e8b\u9879 \uff1a\u5173\u952e\u8bbe\u8ba1\u9677\u9631\u4e0e\u4f18\u5316\u6280\u5de7 \ud83c\udf1f \u76ee\u5f55 \u4e9a\u7a33\u6001\u95ee\u9898 \u590d\u4f4d \u8de8\u65f6\u949f\u57df \ud83d\udee0\ufe0f \u5feb\u901f\u5f00\u59cb # \u514b\u9686\u4ee3\u7801\u4ed3\u5e93 cd fpga_library","title":"Home"},{"location":"#fpga","text":"","title":"FPGA \u77e5\u8bc6\u5e93"},{"location":"#_1","text":"\u4f5c\u8005 FXC \u90ae\u7bb1 13451349893@163.com \u7248\u672c v1.0.0 \u7248\u6743 CC BY-NC-SA 4.0 \u8bb8\u53ef","title":"\ud83d\udcdc \u6587\u6863\u4fe1\u606f"},{"location":"#_2","text":"\u672c\u624b\u518c\u7cfb\u7edf\u6574\u7406FPGA\u5f00\u53d1\u4e2d\u7684\u57fa\u7840\u77e5\u8bc6\u4e0e \u6838\u5fc3\u57fa\u7840\u6a21\u5757 \uff0c\u5305\u542b\uff1a \u2705 \u4ee3\u7801\u5b9e\u73b0 \uff1aVerilog/VHDL\u53ef\u590d\u7528\u6a21\u677f \u2705 RTL\u793a\u610f\u56fe \uff1aMermaid\u7ed8\u5236\u7684\u6a21\u5757\u7ed3\u6784 \u2705 \u4eff\u771f\u9a8c\u8bc1 \uff1aModelSim/cocotb \u4eff\u771f\u7ed3\u679c \u26a0\ufe0f \u6ce8\u610f\u4e8b\u9879 \uff1a\u5173\u952e\u8bbe\u8ba1\u9677\u9631\u4e0e\u4f18\u5316\u6280\u5de7","title":"\ud83d\ude80 \u6587\u6863\u6982\u8ff0"},{"location":"#_3","text":"\u4e9a\u7a33\u6001\u95ee\u9898 \u590d\u4f4d \u8de8\u65f6\u949f\u57df","title":"\ud83c\udf1f \u76ee\u5f55"},{"location":"#_4","text":"# \u514b\u9686\u4ee3\u7801\u4ed3\u5e93 cd fpga_library","title":"\ud83d\udee0\ufe0f \u5feb\u901f\u5f00\u59cb"},{"location":"about/","text":"","title":"About"},{"location":"part1/Metastability/","text":"\u4e9a\u7a33\u6001\u95ee\u9898 \u4e9a\u7a33\u6001\u7684\u57fa\u672c\u6982\u5ff5 \u5b9a\u4e49\u4e0e\u73b0\u8c61 \u7269\u7406\u6210\u56e0 1.1 1.2 \u7269\u7406\u6210\u56e0 \u4e9a\u7a33\u6001\u7684\u5371\u5bb3 2.1 \u7cfb\u7edf\u7ea7\u5f71\u54cd 2.2 \u6570\u636e\u53ef\u9760\u6027\u6848\u4f8b \u4e9a\u7a33\u6001\u7684\u6570\u5b66\u63cf\u8ff0 3.1 MTBF\u8ba1\u7b97\u6a21\u578b 3.2 \u5f71\u54cdMTBF\u7684\u5173\u952e\u53c2\u6570 FPGA\u4e2d\u7684\u5178\u578b\u573a\u666f 4.1 \u8de8\u65f6\u949f\u57df\u4f20\u8f93 4.2 \u5f02\u6b65\u590d\u4f4d\u8bbe\u8ba1 4.3 \u5916\u90e8\u4fe1\u53f7\u91c7\u6837 \u89e3\u51b3\u65b9\u6848 5.1 \u540c\u6b65\u5668\u8bbe\u8ba1 5.1.1 \u4e8c\u7ea7\u89e6\u53d1\u5668 5.1.2 \u4e09\u7ea7\u89e6\u53d1\u5668 5.2 \u63e1\u624b\u534f\u8bae 5.3 \u5f02\u6b65FIFO 5.4 \u65f6\u949f\u95e8\u63a7\u5904\u7406 \u4ee3\u7801\u5b9e\u73b0 6.1 Verilog\u540c\u6b65\u5668\u5b9e\u73b0 6.2 VHDL\u4fdd\u62a4\u7535\u8def 6.3 Xilinx\u7ea6\u675f\u793a\u4f8b \u4eff\u771f\u4e0e\u6d4b\u8bd5 7.1 \u6d4b\u8bd5\u6fc0\u52b1\u8bbe\u8ba1 7.2 \u8986\u76d6\u7387\u5206\u6790 \u5de5\u7a0b\u5b9e\u8df5\u5efa\u8bae \u5ef6\u4f38\u9605\u8bfb","title":"\u4e9a\u7a33\u6001\u95ee\u9898"},{"location":"part1/Metastability/#_1","text":"","title":"\u4e9a\u7a33\u6001\u95ee\u9898"},{"location":"part1/Metastability/#_2","text":"","title":"\u4e9a\u7a33\u6001\u7684\u57fa\u672c\u6982\u5ff5"},{"location":"part1/Metastability/#_3","text":"","title":"\u5b9a\u4e49\u4e0e\u73b0\u8c61"},{"location":"part1/Metastability/#_4","text":"1.1 1.2 \u7269\u7406\u6210\u56e0 \u4e9a\u7a33\u6001\u7684\u5371\u5bb3 2.1 \u7cfb\u7edf\u7ea7\u5f71\u54cd 2.2 \u6570\u636e\u53ef\u9760\u6027\u6848\u4f8b \u4e9a\u7a33\u6001\u7684\u6570\u5b66\u63cf\u8ff0 3.1 MTBF\u8ba1\u7b97\u6a21\u578b 3.2 \u5f71\u54cdMTBF\u7684\u5173\u952e\u53c2\u6570 FPGA\u4e2d\u7684\u5178\u578b\u573a\u666f 4.1 \u8de8\u65f6\u949f\u57df\u4f20\u8f93 4.2 \u5f02\u6b65\u590d\u4f4d\u8bbe\u8ba1 4.3 \u5916\u90e8\u4fe1\u53f7\u91c7\u6837 \u89e3\u51b3\u65b9\u6848 5.1 \u540c\u6b65\u5668\u8bbe\u8ba1 5.1.1 \u4e8c\u7ea7\u89e6\u53d1\u5668 5.1.2 \u4e09\u7ea7\u89e6\u53d1\u5668 5.2 \u63e1\u624b\u534f\u8bae 5.3 \u5f02\u6b65FIFO 5.4 \u65f6\u949f\u95e8\u63a7\u5904\u7406 \u4ee3\u7801\u5b9e\u73b0 6.1 Verilog\u540c\u6b65\u5668\u5b9e\u73b0 6.2 VHDL\u4fdd\u62a4\u7535\u8def 6.3 Xilinx\u7ea6\u675f\u793a\u4f8b \u4eff\u771f\u4e0e\u6d4b\u8bd5 7.1 \u6d4b\u8bd5\u6fc0\u52b1\u8bbe\u8ba1 7.2 \u8986\u76d6\u7387\u5206\u6790 \u5de5\u7a0b\u5b9e\u8df5\u5efa\u8bae \u5ef6\u4f38\u9605\u8bfb","title":"\u7269\u7406\u6210\u56e0"}]}