// Seed: 1642949037
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  generate
    if (1)
      if (1) assign id_7 = id_4;
      else begin : LABEL_0
        wire id_11;
        ;
      end
  endgenerate
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input wor id_2,
    output wand id_3,
    input uwire id_4,
    input wand id_5,
    output supply0 id_6,
    input tri1 id_7,
    output uwire id_8
);
  wire id_10;
  wire id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10
  );
  wor id_12;
  assign id_8  = 1'h0;
  assign id_12 = 1;
  assign id_10 = id_10;
endmodule
