// Seed: 1953474220
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3
);
  assign id_0 = 1;
  logic id_4 = 1;
endmodule
