--------------- Build Started: 07/21/2014 16:54:26 Project: Bootloader_RPiSoC, Configuration: ARM GCC 4.7.3 Debug ---------------
cydsfit.exe "-.appdatapath" "C:\Users\Robert\AppData\Local\Cypress Semiconductor\PSoC Creator\3.0" "-.fdsnotice" "-.fdswarpdepfile=warp_dependencies.txt" "-.fdselabdepfile=elab_dependencies.txt" "-.fdsbldfile=generated_files.txt" "-p" "C:\Users\Robert\Dropbox\RPiSoC\Projects\Bootloader_RPiSoC\Bootloader_RPiSoC.cydsn\Bootloader_RPiSoC.cyprj" "-d" "CY8C5868AXI-LP035" "-s" "C:\Users\Robert\Dropbox\RPiSoC\Projects\Bootloader_RPiSoC\Bootloader_RPiSoC.cydsn\Generated_Source\PSoC5" "--" "-yv2" "-v3" "-ygs" "-q10" "-o2" "-.fftcfgtype=LE"
Elaborating Design...
ADD: pft.M0055: warning: Flash Security Warning:  One or more rows of flash have been configured to be read protected; however, debugging has been enabled in the System DWR Editor. This means that the read protected flash rows can still be read via SWD or JTAG. To protect these rows of flash, disable debugging in the System DWR Editor.
 * C:\Users\Robert\Dropbox\RPiSoC\Projects\Bootloader_RPiSoC\Bootloader_RPiSoC.cydsn\Bootloader_RPiSoC.cydwr (Enable Device Protection)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBFS:Dm(0)\, \USBFS:Dp(0)\
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
cyelftool.exe -S C:\Users\Robert\Dropbox\RPiSoC\Projects\Bootloader_RPiSoC\Bootloader_RPiSoC.cydsn\CortexM3\ARM_GCC_473\Debug\Bootloader_RPiSoC.elf
Flash used: 19072 of 262144 bytes (7.3 %).
SRAM used: 21141 of 65536 bytes (32.3 %).
--------------- Build Succeeded: 07/21/2014 16:54:42 ---------------
