// Seed: 2596127253
module module_0;
  always id_1 <= id_1;
  uwire id_2;
  assign id_1 = 1'b0 - -1 && id_2;
  id_3 :
  assert property (@(-1 or posedge -1 or posedge id_1) 1)
  else id_1 <= -1;
  wire id_4, id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input wire id_2,
    output tri0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wire id_6,
    input wand id_7,
    output supply0 id_8,
    id_21,
    input tri1 id_9,
    output uwire id_10,
    input wand id_11,
    output supply0 id_12,
    input tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    output tri1 id_16,
    output tri1 id_17,
    output tri id_18,
    output wire id_19
);
  wire id_22;
  wire id_23;
  module_0 modCall_1 ();
endmodule
