verilog work "lab7rippleaddsub.vf"
vhdl work "lab7rippleaddsub.vhd"
verilog work "C:/Xilinx/12.1/ISE_DS/ISE/verilog/src/glbl.v"
