Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 30 17:20:29 2023
| Host         : DESKTOP-KQ35SGU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    513         
LUTAR-1    Warning           LUT drives async reset alert   6           
TIMING-18  Warning           Missing input or output delay  18          
TIMING-20  Warning           Non-clocked latch              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (587)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5138)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (587)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: counter_inst/clk_div_10ms/clk_10ms_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m1/Q_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m1/Q_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m1/Q_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m1/Q_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m2/Q_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m2/Q_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m2/Q_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m2/Q_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m3/Q_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m3/Q_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m3/Q_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m3/Q_reg_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fsm/state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fsm/state_reg[1]/Q (HIGH)

 There are 460 register/latch pins with no clock driven by root clock pin: graphics/clk_div_25mhz/clk_div_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: init/clk_2hz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: move/clk_10hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5138)
---------------------------------------------------
 There are 5138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.260        0.000                      0                  720        0.114        0.000                      0                  720        4.600        0.000                       0                   467  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.260        0.000                      0                  720        0.114        0.000                      0                  720        4.600        0.000                       0                   467  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[221]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.472ns (13.565%)  route 3.008ns (86.435%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 14.151 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.408     4.423    fsm/clk
    SLICE_X28Y92         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.204     4.627 f  fsm/state_reg[1]/Q
                         net (fo=38, routed)          0.658     5.285    fsm/state[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.132     5.417 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.324     6.741    fsm/state_reg[0]_1
    SLICE_X16Y89         LUT2 (Prop_lut2_I0_O)        0.136     6.877 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.026     7.903    create_map/map_reg[169]_0
    SLICE_X2Y93          FDRE                                         r  create_map/map_reg[221]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.376    14.151    create_map/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  create_map/map_reg[221]/C
                         clock pessimism              0.328    14.479    
                         clock uncertainty           -0.035    14.444    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.281    14.163    create_map/map_reg[221]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[210]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.472ns (13.661%)  route 2.983ns (86.339%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 14.151 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.408     4.423    fsm/clk
    SLICE_X28Y92         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.204     4.627 f  fsm/state_reg[1]/Q
                         net (fo=38, routed)          0.658     5.285    fsm/state[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.132     5.417 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.324     6.741    fsm/state_reg[0]_1
    SLICE_X16Y89         LUT2 (Prop_lut2_I0_O)        0.136     6.877 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.001     7.878    create_map/map_reg[169]_0
    SLICE_X2Y92          FDRE                                         r  create_map/map_reg[210]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.376    14.151    create_map/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  create_map/map_reg[210]/C
                         clock pessimism              0.328    14.479    
                         clock uncertainty           -0.035    14.444    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.281    14.163    create_map/map_reg[210]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[172]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.472ns (14.181%)  route 2.856ns (85.819%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.408     4.423    fsm/clk
    SLICE_X28Y92         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.204     4.627 f  fsm/state_reg[1]/Q
                         net (fo=38, routed)          0.658     5.285    fsm/state[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.132     5.417 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.324     6.741    fsm/state_reg[0]_1
    SLICE_X16Y89         LUT2 (Prop_lut2_I0_O)        0.136     6.877 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          0.875     7.752    create_map/map_reg[169]_0
    SLICE_X7Y91          FDRE                                         r  create_map/map_reg[172]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.373    14.148    create_map/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  create_map/map_reg[172]/C
                         clock pessimism              0.328    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X7Y91          FDRE (Setup_fdre_C_R)       -0.304    14.137    create_map/map_reg[172]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[233]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.336ns (10.071%)  route 3.000ns (89.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 14.151 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.408     4.423    fsm/clk
    SLICE_X28Y92         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.204     4.627 f  fsm/state_reg[1]/Q
                         net (fo=38, routed)          0.658     5.285    fsm/state[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.132     5.417 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.343     7.760    create_map/map_reg[273]_0
    SLICE_X3Y93          FDRE                                         r  create_map/map_reg[233]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.376    14.151    create_map/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  create_map/map_reg[233]/C
                         clock pessimism              0.328    14.479    
                         clock uncertainty           -0.035    14.444    
    SLICE_X3Y93          FDRE (Setup_fdre_C_CE)      -0.294    14.150    create_map/map_reg[233]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[248]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.336ns (10.071%)  route 3.000ns (89.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 14.151 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.408     4.423    fsm/clk
    SLICE_X28Y92         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.204     4.627 f  fsm/state_reg[1]/Q
                         net (fo=38, routed)          0.658     5.285    fsm/state[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.132     5.417 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.343     7.760    create_map/map_reg[273]_0
    SLICE_X3Y93          FDRE                                         r  create_map/map_reg[248]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.376    14.151    create_map/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  create_map/map_reg[248]/C
                         clock pessimism              0.328    14.479    
                         clock uncertainty           -0.035    14.444    
    SLICE_X3Y93          FDRE (Setup_fdre_C_CE)      -0.294    14.150    create_map/map_reg[248]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[289]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.472ns (14.414%)  route 2.802ns (85.586%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 14.098 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.408     4.423    fsm/clk
    SLICE_X28Y92         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.204     4.627 f  fsm/state_reg[1]/Q
                         net (fo=38, routed)          0.658     5.285    fsm/state[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.132     5.417 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.324     6.741    fsm/state_reg[0]_1
    SLICE_X16Y89         LUT2 (Prop_lut2_I0_O)        0.136     6.877 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          0.821     7.698    create_map/map_reg[169]_0
    SLICE_X10Y97         FDRE                                         r  create_map/map_reg[289]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.323    14.098    create_map/clk_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  create_map/map_reg[289]/C
                         clock pessimism              0.328    14.426    
                         clock uncertainty           -0.035    14.391    
    SLICE_X10Y97         FDRE (Setup_fdre_C_R)       -0.281    14.110    create_map/map_reg[289]
  -------------------------------------------------------------------
                         required time                         14.110    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[290]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.472ns (14.414%)  route 2.802ns (85.586%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 14.098 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.408     4.423    fsm/clk
    SLICE_X28Y92         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.204     4.627 f  fsm/state_reg[1]/Q
                         net (fo=38, routed)          0.658     5.285    fsm/state[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.132     5.417 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.324     6.741    fsm/state_reg[0]_1
    SLICE_X16Y89         LUT2 (Prop_lut2_I0_O)        0.136     6.877 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          0.821     7.698    create_map/map_reg[169]_0
    SLICE_X10Y97         FDRE                                         r  create_map/map_reg[290]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.323    14.098    create_map/clk_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  create_map/map_reg[290]/C
                         clock pessimism              0.328    14.426    
                         clock uncertainty           -0.035    14.391    
    SLICE_X10Y97         FDRE (Setup_fdre_C_R)       -0.281    14.110    create_map/map_reg[290]
  -------------------------------------------------------------------
                         required time                         14.110    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[291]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.472ns (14.414%)  route 2.802ns (85.586%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 14.098 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.408     4.423    fsm/clk
    SLICE_X28Y92         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.204     4.627 f  fsm/state_reg[1]/Q
                         net (fo=38, routed)          0.658     5.285    fsm/state[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.132     5.417 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.324     6.741    fsm/state_reg[0]_1
    SLICE_X16Y89         LUT2 (Prop_lut2_I0_O)        0.136     6.877 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          0.821     7.698    create_map/map_reg[169]_0
    SLICE_X10Y97         FDRE                                         r  create_map/map_reg[291]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.323    14.098    create_map/clk_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  create_map/map_reg[291]/C
                         clock pessimism              0.328    14.426    
                         clock uncertainty           -0.035    14.391    
    SLICE_X10Y97         FDRE (Setup_fdre_C_R)       -0.281    14.110    create_map/map_reg[291]
  -------------------------------------------------------------------
                         required time                         14.110    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[255]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.472ns (14.436%)  route 2.798ns (85.564%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.408     4.423    fsm/clk
    SLICE_X28Y92         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.204     4.627 f  fsm/state_reg[1]/Q
                         net (fo=38, routed)          0.658     5.285    fsm/state[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.132     5.417 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.324     6.741    fsm/state_reg[0]_1
    SLICE_X16Y89         LUT2 (Prop_lut2_I0_O)        0.136     6.877 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          0.816     7.693    create_map/map_reg[169]_0
    SLICE_X4Y94          FDRE                                         r  create_map/map_reg[255]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.375    14.150    create_map/clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  create_map/map_reg[255]/C
                         clock pessimism              0.328    14.478    
                         clock uncertainty           -0.035    14.443    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.304    14.139    create_map/map_reg[255]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[203]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.336ns (10.301%)  route 2.926ns (89.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.408     4.423    fsm/clk
    SLICE_X28Y92         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDCE (Prop_fdce_C_Q)         0.204     4.627 f  fsm/state_reg[1]/Q
                         net (fo=38, routed)          0.658     5.285    fsm/state[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.132     5.417 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.268     7.685    create_map/map_reg[273]_0
    SLICE_X3Y89          FDRE                                         r  create_map/map_reg[203]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.374    14.149    create_map/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  create_map/map_reg[203]/C
                         clock pessimism              0.328    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X3Y89          FDRE (Setup_fdre_C_CE)      -0.294    14.148    create_map/map_reg[203]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  6.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.375%)  route 0.057ns (30.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.601     1.847    display_level_num/m7/M2/clk
    SLICE_X31Y83         FDRE                                         r  display_level_num/m7/M2/buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  display_level_num/m7/M2/buffer_reg[26]/Q
                         net (fo=1, routed)           0.057     2.003    display_level_num/m7/M2/in10[25]
    SLICE_X30Y83         LUT3 (Prop_lut3_I1_O)        0.028     2.031 r  display_level_num/m7/M2/buffer[25]_i_1/O
                         net (fo=1, routed)           0.000     2.031    display_level_num/m7/M2/buffer[25]
    SLICE_X30Y83         FDRE                                         r  display_level_num/m7/M2/buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.818     2.303    display_level_num/m7/M2/clk
    SLICE_X30Y83         FDRE                                         r  display_level_num/m7/M2/buffer_reg[25]/C
                         clock pessimism             -0.445     1.858    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.060     1.918    display_level_num/m7/M2/buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/start_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.307%)  route 0.088ns (40.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.626     1.872    display_level_num/m7/M2/clk
    SLICE_X21Y82         FDRE                                         r  display_level_num/m7/M2/start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y82         FDRE (Prop_fdre_C_Q)         0.100     1.972 f  display_level_num/m7/M2/start_reg[1]/Q
                         net (fo=4, routed)           0.088     2.060    display_level_num/m7/M2/start[1]
    SLICE_X20Y82         LUT5 (Prop_lut5_I0_O)        0.028     2.088 r  display_level_num/m7/M2/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.088    display_level_num/m7/M2/state__1[0]
    SLICE_X20Y82         FDCE                                         r  display_level_num/m7/M2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.844     2.329    display_level_num/m7/M2/clk
    SLICE_X20Y82         FDCE                                         r  display_level_num/m7/M2/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.446     1.883    
    SLICE_X20Y82         FDCE (Hold_fdce_C_D)         0.087     1.970    display_level_num/m7/M2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 move/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.078%)  route 0.211ns (61.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.603     1.849    move/clk
    SLICE_X43Y98         FDCE                                         r  move/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.100     1.949 r  move/cnt_reg[0]/Q
                         net (fo=34, routed)          0.211     2.160    move/cnt_reg_n_0_[0]
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.030     2.190 r  move/cnt[30]_i_1__0/O
                         net (fo=1, routed)           0.000     2.190    move/cnt[30]
    SLICE_X43Y100        FDCE                                         r  move/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.750     2.235    move/clk
    SLICE_X43Y100        FDCE                                         r  move/cnt_reg[30]/C
                         clock pessimism             -0.247     1.988    
    SLICE_X43Y100        FDCE (Hold_fdce_C_D)         0.075     2.063    move/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 init/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.185ns (39.288%)  route 0.286ns (60.712%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.582     1.828    init/clk
    SLICE_X19Y101        FDCE                                         r  init/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y101        FDCE (Prop_fdce_C_Q)         0.091     1.919 r  init/cnt_reg[31]/Q
                         net (fo=2, routed)           0.082     2.001    init/cnt_reg_n_0_[31]
    SLICE_X19Y101        LUT6 (Prop_lut6_I4_O)        0.064     2.065 r  init/cnt[31]_i_2/O
                         net (fo=33, routed)          0.203     2.269    init/cnt[31]_i_2_n_0
    SLICE_X19Y99         LUT3 (Prop_lut3_I0_O)        0.030     2.299 r  init/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.299    init/cnt[20]
    SLICE_X19Y99         FDCE                                         r  init/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.854     2.339    init/clk
    SLICE_X19Y99         FDCE                                         r  init/cnt_reg[20]/C
                         clock pessimism             -0.247     2.092    
    SLICE_X19Y99         FDCE (Hold_fdce_C_D)         0.075     2.167    init/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.602     1.848    display_level_num/m7/M2/clk
    SLICE_X26Y84         FDRE                                         r  display_level_num/m7/M2/buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.100     1.948 r  display_level_num/m7/M2/buffer_reg[29]/Q
                         net (fo=1, routed)           0.079     2.027    display_level_num/m7/M2/in10[28]
    SLICE_X27Y84         LUT3 (Prop_lut3_I1_O)        0.028     2.055 r  display_level_num/m7/M2/buffer[28]_i_1/O
                         net (fo=1, routed)           0.000     2.055    display_level_num/m7/M2/buffer[28]
    SLICE_X27Y84         FDRE                                         r  display_level_num/m7/M2/buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.819     2.304    display_level_num/m7/M2/clk
    SLICE_X27Y84         FDRE                                         r  display_level_num/m7/M2/buffer_reg[28]/C
                         clock pessimism             -0.445     1.859    
    SLICE_X27Y84         FDRE (Hold_fdre_C_D)         0.060     1.919    display_level_num/m7/M2/buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.615%)  route 0.080ns (38.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.601     1.847    display_level_num/m7/M2/clk
    SLICE_X30Y83         FDRE                                         r  display_level_num/m7/M2/buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  display_level_num/m7/M2/buffer_reg[25]/Q
                         net (fo=1, routed)           0.080     2.027    display_level_num/m7/M2/in10[24]
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.028     2.055 r  display_level_num/m7/M2/buffer[24]_i_1/O
                         net (fo=1, routed)           0.000     2.055    display_level_num/m7/M2/buffer[24]
    SLICE_X31Y83         FDRE                                         r  display_level_num/m7/M2/buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.818     2.303    display_level_num/m7/M2/clk
    SLICE_X31Y83         FDRE                                         r  display_level_num/m7/M2/buffer_reg[24]/C
                         clock pessimism             -0.445     1.858    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.060     1.918    display_level_num/m7/M2/buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 move/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.713%)  route 0.211ns (62.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.603     1.849    move/clk
    SLICE_X43Y98         FDCE                                         r  move/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDCE (Prop_fdce_C_Q)         0.100     1.949 r  move/cnt_reg[0]/Q
                         net (fo=34, routed)          0.211     2.160    move/cnt_reg_n_0_[0]
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.028     2.188 r  move/cnt[26]_i_1__0/O
                         net (fo=1, routed)           0.000     2.188    move/cnt[26]
    SLICE_X43Y100        FDCE                                         r  move/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.750     2.235    move/clk
    SLICE_X43Y100        FDCE                                         r  move/cnt_reg[26]/C
                         clock pessimism             -0.247     1.988    
    SLICE_X43Y100        FDCE (Hold_fdce_C_D)         0.060     2.048    move/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.530%)  route 0.111ns (46.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.626     1.872    display_level_num/m7/M2/clk
    SLICE_X23Y82         FDCE                                         r  display_level_num/m7/M2/shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDCE (Prop_fdce_C_Q)         0.100     1.972 r  display_level_num/m7/M2/shift_count_reg[1]/Q
                         net (fo=6, routed)           0.111     2.083    display_level_num/m7/M2/shift_count_reg_n_0_[1]
    SLICE_X22Y82         LUT6 (Prop_lut6_I0_O)        0.028     2.111 r  display_level_num/m7/M2/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.111    display_level_num/m7/M2/shift_count[4]
    SLICE_X22Y82         FDCE                                         r  display_level_num/m7/M2/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.843     2.328    display_level_num/m7/M2/clk
    SLICE_X22Y82         FDCE                                         r  display_level_num/m7/M2/shift_count_reg[4]/C
                         clock pessimism             -0.445     1.883    
    SLICE_X22Y82         FDCE (Hold_fdce_C_D)         0.087     1.970    display_level_num/m7/M2/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 init/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.183ns (39.029%)  route 0.286ns (60.971%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.582     1.828    init/clk
    SLICE_X19Y101        FDCE                                         r  init/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y101        FDCE (Prop_fdce_C_Q)         0.091     1.919 r  init/cnt_reg[31]/Q
                         net (fo=2, routed)           0.082     2.001    init/cnt_reg_n_0_[31]
    SLICE_X19Y101        LUT6 (Prop_lut6_I4_O)        0.064     2.065 r  init/cnt[31]_i_2/O
                         net (fo=33, routed)          0.203     2.269    init/cnt[31]_i_2_n_0
    SLICE_X19Y99         LUT3 (Prop_lut3_I0_O)        0.028     2.297 r  init/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.297    init/cnt[14]
    SLICE_X19Y99         FDCE                                         r  init/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.854     2.339    init/clk
    SLICE_X19Y99         FDCE                                         r  init/cnt_reg[14]/C
                         clock pessimism             -0.247     2.092    
    SLICE_X19Y99         FDCE (Hold_fdce_C_D)         0.060     2.152    init/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ps2/data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.146ns (57.872%)  route 0.106ns (42.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.626     1.872    ps2/clk
    SLICE_X14Y81         FDCE                                         r  ps2/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDCE (Prop_fdce_C_Q)         0.118     1.990 f  ps2/data_reg[8]/Q
                         net (fo=5, routed)           0.106     2.096    ps2/data_reg_n_0_[8]
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.028     2.124 r  ps2/left_i_1/O
                         net (fo=1, routed)           0.000     2.124    ps2/left_i_1_n_0
    SLICE_X14Y83         FDRE                                         r  ps2/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.846     2.331    ps2/clk
    SLICE_X14Y83         FDRE                                         r  ps2/left_reg/C
                         clock pessimism             -0.445     1.886    
    SLICE_X14Y83         FDRE (Hold_fdre_C_D)         0.087     1.973    ps2/left_reg
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X13Y89   create_map/map_reg[166]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X7Y89    create_map/map_reg[195]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y91    create_map/map_reg[219]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X7Y93    create_map/map_reg[231]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X8Y94    create_map/map_reg[236]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y93    create_map/map_reg[239]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X9Y94    create_map/map_reg[243]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X3Y93    create_map/map_reg[248]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y95    create_map/map_reg[249]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X13Y89   create_map/map_reg[166]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X13Y89   create_map/map_reg[166]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X7Y89    create_map/map_reg[195]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X7Y89    create_map/map_reg[195]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y91    create_map/map_reg[219]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y91    create_map/map_reg[219]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X7Y93    create_map/map_reg[231]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X7Y93    create_map/map_reg[231]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X8Y94    create_map/map_reg[236]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X8Y94    create_map/map_reg[236]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y89   counter_inst/clk_div_10ms/clk_10ms_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y89   counter_inst/clk_div_10ms/clk_10ms_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y94   counter_inst/clk_div_10ms/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y94   counter_inst/clk_div_10ms/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y94   counter_inst/clk_div_10ms/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y94   counter_inst/clk_div_10ms/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y94   counter_inst/clk_div_10ms/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y94   counter_inst/clk_div_10ms/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y94   counter_inst/clk_div_10ms/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X47Y94   counter_inst/clk_div_10ms/cnt_reg[13]/C



