<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCMCCodeEmitter.cpp source code [llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>PowerPC</a>/<a href='./'>MCTargetDesc</a>/<a href='PPCMCCodeEmitter.cpp.html'>PPCMCCodeEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCMCCodeEmitter.cpp - Convert PPC code to machine code -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the PPCMCCodeEmitter class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="PPCFixupKinds.h.html">"MCTargetDesc/PPCFixupKinds.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="PPCMCCodeEmitter.h.html">"PPCMCCodeEmitter.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/Support/Endian.h.html">"llvm/Support/Endian.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/Support/EndianStream.h.html">"llvm/Support/EndianStream.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="28">28</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mccodeemitter"</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><a class="macro" href="../../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic MCNumEmitted = {&quot;mccodeemitter&quot;, &quot;MCNumEmitted&quot;, &quot;Number of MC instructions emitted&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MCNumEmitted" title='MCNumEmitted' data-ref="MCNumEmitted" data-ref-filename="MCNumEmitted">MCNumEmitted</dfn>, <q>"Number of MC instructions emitted"</q>);</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter" data-ref-filename="llvm..MCCodeEmitter">MCCodeEmitter</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm22createPPCMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createPPCMCCodeEmitter' data-ref="_ZN4llvm22createPPCMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" data-ref-filename="_ZN4llvm22createPPCMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createPPCMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col1 decl" id="1MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="1MCII" data-ref-filename="1MCII">MCII</dfn>,</td></tr>
<tr><th id="37">37</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col2 decl" id="2MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="2MRI" data-ref-filename="2MRI">MRI</dfn>,</td></tr>
<tr><th id="38">38</th><td>                                            <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col3 decl" id="3Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="3Ctx" data-ref-filename="3Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="39">39</th><td>  <b>return</b> <b>new</b> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a><a class="ref fn" href="PPCMCCodeEmitter.h.html#_ZN4llvm16PPCMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextE" title='llvm::PPCMCCodeEmitter::PPCMCCodeEmitter' data-ref="_ZN4llvm16PPCMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextE" data-ref-filename="_ZN4llvm16PPCMCCodeEmitterC1ERKNS_11MCInstrInfoERNS_9MCContextE">(</a><a class="local col1 ref" href="#1MCII" title='MCII' data-ref="1MCII" data-ref-filename="1MCII">MCII</a>, <a class="local col3 ref" href="#3Ctx" title='Ctx' data-ref="3Ctx" data-ref-filename="3Ctx">Ctx</a>);</td></tr>
<tr><th id="40">40</th><td>}</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::</td></tr>
<tr><th id="43">43</th><td><dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter19getDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getDirectBrEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter19getDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter19getDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getDirectBrEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5OpNo" title='OpNo' data-type='unsigned int' data-ref="5OpNo" data-ref-filename="5OpNo">OpNo</dfn>,</td></tr>
<tr><th id="44">44</th><td>                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="6Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="6Fixups" data-ref-filename="6Fixups">Fixups</dfn>,</td></tr>
<tr><th id="45">45</th><td>                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="7STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="7STI" data-ref-filename="7STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="46">46</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="8MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="8MO" data-ref-filename="8MO">MO</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#5OpNo" title='OpNo' data-ref="5OpNo" data-ref-filename="5OpNo">OpNo</a>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO" data-ref-filename="8MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() || <a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO" data-ref-filename="8MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="49">49</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>, <a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO" data-ref-filename="8MO">MO</a>, <span class='refarg'><a class="local col6 ref" href="#6Fixups" title='Fixups' data-ref="6Fixups" data-ref-filename="6Fixups">Fixups</a></span>, <a class="local col7 ref" href="#7STI" title='STI' data-ref="7STI" data-ref-filename="7STI">STI</a>);</td></tr>
<tr><th id="50">50</th><td>  <i>// Add a fixup for the branch target.</i></td></tr>
<tr><th id="51">51</th><td>  <a class="local col6 ref" href="#6Fixups" title='Fixups' data-ref="6Fixups" data-ref-filename="6Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO" data-ref-filename="8MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="52">52</th><td>                                   ((<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BL8_NOTOC" title='llvm::PPC::BL8_NOTOC' data-ref="llvm::PPC::BL8_NOTOC" data-ref-filename="llvm..PPC..BL8_NOTOC">BL8_NOTOC</a> ||</td></tr>
<tr><th id="53">53</th><td>                                     <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BL8_NOTOC_TLS" title='llvm::PPC::BL8_NOTOC_TLS' data-ref="llvm::PPC::BL8_NOTOC_TLS" data-ref-filename="llvm..PPC..BL8_NOTOC_TLS">BL8_NOTOC_TLS</a>)</td></tr>
<tr><th id="54">54</th><td>                                        ? (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_br24_notoc" title='llvm::PPC::fixup_ppc_br24_notoc' data-ref="llvm::PPC::fixup_ppc_br24_notoc" data-ref-filename="llvm..PPC..fixup_ppc_br24_notoc">fixup_ppc_br24_notoc</a></td></tr>
<tr><th id="55">55</th><td>                                        : (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_br24" title='llvm::PPC::fixup_ppc_br24' data-ref="llvm::PPC::fixup_ppc_br24" data-ref-filename="llvm..PPC..fixup_ppc_br24">fixup_ppc_br24</a>)));</td></tr>
<tr><th id="56">56</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="57">57</th><td>}</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter17getCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getCondBrEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getCondBrEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="9MI" data-ref-filename="9MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10OpNo" title='OpNo' data-type='unsigned int' data-ref="10OpNo" data-ref-filename="10OpNo">OpNo</dfn>,</td></tr>
<tr><th id="60">60</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="11Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="11Fixups" data-ref-filename="11Fixups">Fixups</dfn>,</td></tr>
<tr><th id="61">61</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="12STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="12STI" data-ref-filename="12STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="62">62</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="13MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="13MO" data-ref-filename="13MO">MO</dfn> = <a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#10OpNo" title='OpNo' data-ref="10OpNo" data-ref-filename="10OpNo">OpNo</a>);</td></tr>
<tr><th id="63">63</th><td>  <b>if</b> (<a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO" data-ref-filename="13MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() || <a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO" data-ref-filename="13MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a>, <a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO" data-ref-filename="13MO">MO</a>, <span class='refarg'><a class="local col1 ref" href="#11Fixups" title='Fixups' data-ref="11Fixups" data-ref-filename="11Fixups">Fixups</a></span>, <a class="local col2 ref" href="#12STI" title='STI' data-ref="12STI" data-ref-filename="12STI">STI</a>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i>// Add a fixup for the branch target.</i></td></tr>
<tr><th id="66">66</th><td>  <a class="local col1 ref" href="#11Fixups" title='Fixups' data-ref="11Fixups" data-ref-filename="11Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO" data-ref-filename="13MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="67">67</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_brcond14" title='llvm::PPC::fixup_ppc_brcond14' data-ref="llvm::PPC::fixup_ppc_brcond14" data-ref-filename="llvm..PPC..fixup_ppc_brcond14">fixup_ppc_brcond14</a>));</td></tr>
<tr><th id="68">68</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="69">69</th><td>}</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::</td></tr>
<tr><th id="72">72</th><td><dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter22getAbsDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getAbsDirectBrEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter22getAbsDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter22getAbsDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getAbsDirectBrEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="14MI" data-ref-filename="14MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15OpNo" title='OpNo' data-type='unsigned int' data-ref="15OpNo" data-ref-filename="15OpNo">OpNo</dfn>,</td></tr>
<tr><th id="73">73</th><td>                       <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="16Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="16Fixups" data-ref-filename="16Fixups">Fixups</dfn>,</td></tr>
<tr><th id="74">74</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="17STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="17STI" data-ref-filename="17STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="75">75</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="18MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="18MO" data-ref-filename="18MO">MO</dfn> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#15OpNo" title='OpNo' data-ref="15OpNo" data-ref-filename="15OpNo">OpNo</a>);</td></tr>
<tr><th id="76">76</th><td>  <b>if</b> (<a class="local col8 ref" href="#18MO" title='MO' data-ref="18MO" data-ref-filename="18MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() || <a class="local col8 ref" href="#18MO" title='MO' data-ref="18MO" data-ref-filename="18MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>, <a class="local col8 ref" href="#18MO" title='MO' data-ref="18MO" data-ref-filename="18MO">MO</a>, <span class='refarg'><a class="local col6 ref" href="#16Fixups" title='Fixups' data-ref="16Fixups" data-ref-filename="16Fixups">Fixups</a></span>, <a class="local col7 ref" href="#17STI" title='STI' data-ref="17STI" data-ref-filename="17STI">STI</a>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i>// Add a fixup for the branch target.</i></td></tr>
<tr><th id="79">79</th><td>  <a class="local col6 ref" href="#16Fixups" title='Fixups' data-ref="16Fixups" data-ref-filename="16Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col8 ref" href="#18MO" title='MO' data-ref="18MO" data-ref-filename="18MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="80">80</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_br24abs" title='llvm::PPC::fixup_ppc_br24abs' data-ref="llvm::PPC::fixup_ppc_br24abs" data-ref-filename="llvm..PPC..fixup_ppc_br24abs">fixup_ppc_br24abs</a>));</td></tr>
<tr><th id="81">81</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="82">82</th><td>}</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::</td></tr>
<tr><th id="85">85</th><td><dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter20getAbsCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getAbsCondBrEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter20getAbsCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter20getAbsCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getAbsCondBrEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="19MI" data-ref-filename="19MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20OpNo" title='OpNo' data-type='unsigned int' data-ref="20OpNo" data-ref-filename="20OpNo">OpNo</dfn>,</td></tr>
<tr><th id="86">86</th><td>                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="21Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="21Fixups" data-ref-filename="21Fixups">Fixups</dfn>,</td></tr>
<tr><th id="87">87</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="22STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="22STI" data-ref-filename="22STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="88">88</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="23MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="23MO" data-ref-filename="23MO">MO</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20OpNo" title='OpNo' data-ref="20OpNo" data-ref-filename="20OpNo">OpNo</a>);</td></tr>
<tr><th id="89">89</th><td>  <b>if</b> (<a class="local col3 ref" href="#23MO" title='MO' data-ref="23MO" data-ref-filename="23MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() || <a class="local col3 ref" href="#23MO" title='MO' data-ref="23MO" data-ref-filename="23MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>, <a class="local col3 ref" href="#23MO" title='MO' data-ref="23MO" data-ref-filename="23MO">MO</a>, <span class='refarg'><a class="local col1 ref" href="#21Fixups" title='Fixups' data-ref="21Fixups" data-ref-filename="21Fixups">Fixups</a></span>, <a class="local col2 ref" href="#22STI" title='STI' data-ref="22STI" data-ref-filename="22STI">STI</a>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i>// Add a fixup for the branch target.</i></td></tr>
<tr><th id="92">92</th><td>  <a class="local col1 ref" href="#21Fixups" title='Fixups' data-ref="21Fixups" data-ref-filename="21Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col3 ref" href="#23MO" title='MO' data-ref="23MO" data-ref-filename="23MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="93">93</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_brcond14abs" title='llvm::PPC::fixup_ppc_brcond14abs' data-ref="llvm::PPC::fixup_ppc_brcond14abs" data-ref-filename="llvm..PPC..fixup_ppc_brcond14abs">fixup_ppc_brcond14abs</a>));</td></tr>
<tr><th id="94">94</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="95">95</th><td>}</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><em>unsigned</em></td></tr>
<tr><th id="98">98</th><td><a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter19getVSRpEvenEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getVSRpEvenEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter19getVSRpEvenEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter19getVSRpEvenEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getVSRpEvenEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="24MI" data-ref-filename="24MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25OpNo" title='OpNo' data-type='unsigned int' data-ref="25OpNo" data-ref-filename="25OpNo">OpNo</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                      <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="26Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="26Fixups" data-ref-filename="26Fixups">Fixups</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="27STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="27STI" data-ref-filename="27STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="101">101</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo).isReg() &amp;&amp; <q>"Operand should be a register"</q>);</td></tr>
<tr><th id="102">102</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28RegBits" title='RegBits' data-type='unsigned int' data-ref="28RegBits" data-ref-filename="28RegBits">RegBits</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI" data-ref-filename="24MI">MI</a>, <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI" data-ref-filename="24MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25OpNo" title='OpNo' data-ref="25OpNo" data-ref-filename="25OpNo">OpNo</a>), <span class='refarg'><a class="local col6 ref" href="#26Fixups" title='Fixups' data-ref="26Fixups" data-ref-filename="26Fixups">Fixups</a></span>, <a class="local col7 ref" href="#27STI" title='STI' data-ref="27STI" data-ref-filename="27STI">STI</a>)</td></tr>
<tr><th id="103">103</th><td>                     &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <a class="local col8 ref" href="#28RegBits" title='RegBits' data-ref="28RegBits" data-ref-filename="28RegBits">RegBits</a>;</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter16getImm16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getImm16Encoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter16getImm16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter16getImm16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getImm16Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="29MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="29MI" data-ref-filename="29MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="30OpNo" title='OpNo' data-type='unsigned int' data-ref="30OpNo" data-ref-filename="30OpNo">OpNo</dfn>,</td></tr>
<tr><th id="108">108</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="31Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="31Fixups" data-ref-filename="31Fixups">Fixups</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="32STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="32STI" data-ref-filename="32STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="33MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="33MO" data-ref-filename="33MO">MO</dfn> = <a class="local col9 ref" href="#29MI" title='MI' data-ref="29MI" data-ref-filename="29MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#30OpNo" title='OpNo' data-ref="30OpNo" data-ref-filename="30OpNo">OpNo</a>);</td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<a class="local col3 ref" href="#33MO" title='MO' data-ref="33MO" data-ref-filename="33MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>() || <a class="local col3 ref" href="#33MO" title='MO' data-ref="33MO" data-ref-filename="33MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col9 ref" href="#29MI" title='MI' data-ref="29MI" data-ref-filename="29MI">MI</a>, <a class="local col3 ref" href="#33MO" title='MO' data-ref="33MO" data-ref-filename="33MO">MO</a>, <span class='refarg'><a class="local col1 ref" href="#31Fixups" title='Fixups' data-ref="31Fixups" data-ref-filename="31Fixups">Fixups</a></span>, <a class="local col2 ref" href="#32STI" title='STI' data-ref="32STI" data-ref-filename="32STI">STI</a>);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <i>// Add a fixup for the immediate field.</i></td></tr>
<tr><th id="114">114</th><td>  <a class="local col1 ref" href="#31Fixups" title='Fixups' data-ref="31Fixups" data-ref-filename="31Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::IsLittleEndian" title='llvm::PPCMCCodeEmitter::IsLittleEndian' data-ref="llvm::PPCMCCodeEmitter::IsLittleEndian" data-ref-filename="llvm..PPCMCCodeEmitter..IsLittleEndian">IsLittleEndian</a>? <var>0</var> : <var>2</var>, <a class="local col3 ref" href="#33MO" title='MO' data-ref="33MO" data-ref-filename="33MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="115">115</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_half16" title='llvm::PPC::fixup_ppc_half16' data-ref="llvm::PPC::fixup_ppc_half16" data-ref-filename="llvm..PPC..fixup_ppc_half16">fixup_ppc_half16</a>));</td></tr>
<tr><th id="116">116</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter16getImm34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoENS_11MCFixupKindE" title='llvm::PPCMCCodeEmitter::getImm34Encoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter16getImm34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoENS_11MCFixupKindE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter16getImm34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoENS_11MCFixupKindE">getImm34Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="34MI" data-ref-filename="34MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35OpNo" title='OpNo' data-type='unsigned int' data-ref="35OpNo" data-ref-filename="35OpNo">OpNo</dfn>,</td></tr>
<tr><th id="120">120</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="36Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="36Fixups" data-ref-filename="36Fixups">Fixups</dfn>,</td></tr>
<tr><th id="121">121</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="37STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="37STI" data-ref-filename="37STI">STI</dfn>,</td></tr>
<tr><th id="122">122</th><td>                                            <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a> <dfn class="local col8 decl" id="38Fixup" title='Fixup' data-type='llvm::MCFixupKind' data-ref="38Fixup" data-ref-filename="38Fixup">Fixup</dfn>) <em>const</em> {</td></tr>
<tr><th id="123">123</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="39MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="39MO" data-ref-filename="39MO">MO</dfn> = <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI" data-ref-filename="34MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#35OpNo" title='OpNo' data-ref="35OpNo" data-ref-filename="35OpNo">OpNo</a>);</td></tr>
<tr><th id="124">124</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MO.isReg() &amp;&amp; <q>"Not expecting a register for this operand."</q>);</td></tr>
<tr><th id="125">125</th><td>  <b>if</b> (<a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO" data-ref-filename="39MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="126">126</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI" data-ref-filename="34MI">MI</a>, <a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO" data-ref-filename="39MO">MO</a>, <span class='refarg'><a class="local col6 ref" href="#36Fixups" title='Fixups' data-ref="36Fixups" data-ref-filename="36Fixups">Fixups</a></span>, <a class="local col7 ref" href="#37STI" title='STI' data-ref="37STI" data-ref-filename="37STI">STI</a>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i>// Add a fixup for the immediate field.</i></td></tr>
<tr><th id="129">129</th><td>  <a class="local col6 ref" href="#36Fixups" title='Fixups' data-ref="36Fixups" data-ref-filename="36Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO" data-ref-filename="39MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="local col8 ref" href="#38Fixup" title='Fixup' data-ref="38Fixup" data-ref-filename="38Fixup">Fixup</a>));</td></tr>
<tr><th id="130">130</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a></td></tr>
<tr><th id="134">134</th><td><a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter23getImm34EncodingNoPCRelERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getImm34EncodingNoPCRel' data-ref="_ZNK4llvm16PPCMCCodeEmitter23getImm34EncodingNoPCRelERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter23getImm34EncodingNoPCRelERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getImm34EncodingNoPCRel</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="40MI" data-ref-filename="40MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41OpNo" title='OpNo' data-type='unsigned int' data-ref="41OpNo" data-ref-filename="41OpNo">OpNo</dfn>,</td></tr>
<tr><th id="135">135</th><td>                                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="42Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="42Fixups" data-ref-filename="42Fixups">Fixups</dfn>,</td></tr>
<tr><th id="136">136</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="43STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="43STI" data-ref-filename="43STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="137">137</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter16getImm34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoENS_11MCFixupKindE" title='llvm::PPCMCCodeEmitter::getImm34Encoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter16getImm34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoENS_11MCFixupKindE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter16getImm34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoENS_11MCFixupKindE">getImm34Encoding</a>(<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>, <a class="local col1 ref" href="#41OpNo" title='OpNo' data-ref="41OpNo" data-ref-filename="41OpNo">OpNo</a>, <span class='refarg'><a class="local col2 ref" href="#42Fixups" title='Fixups' data-ref="42Fixups" data-ref-filename="42Fixups">Fixups</a></span>, <a class="local col3 ref" href="#43STI" title='STI' data-ref="43STI" data-ref-filename="43STI">STI</a>,</td></tr>
<tr><th id="138">138</th><td>                          (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_imm34" title='llvm::PPC::fixup_ppc_imm34' data-ref="llvm::PPC::fixup_ppc_imm34" data-ref-filename="llvm..PPC..fixup_ppc_imm34">fixup_ppc_imm34</a>);</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a></td></tr>
<tr><th id="142">142</th><td><a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter21getImm34EncodingPCRelERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getImm34EncodingPCRel' data-ref="_ZNK4llvm16PPCMCCodeEmitter21getImm34EncodingPCRelERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter21getImm34EncodingPCRelERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getImm34EncodingPCRel</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="44MI" data-ref-filename="44MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45OpNo" title='OpNo' data-type='unsigned int' data-ref="45OpNo" data-ref-filename="45OpNo">OpNo</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                        <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="46Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="46Fixups" data-ref-filename="46Fixups">Fixups</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="47STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="47STI" data-ref-filename="47STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="145">145</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter16getImm34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoENS_11MCFixupKindE" title='llvm::PPCMCCodeEmitter::getImm34Encoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter16getImm34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoENS_11MCFixupKindE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter16getImm34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoENS_11MCFixupKindE">getImm34Encoding</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>, <a class="local col5 ref" href="#45OpNo" title='OpNo' data-ref="45OpNo" data-ref-filename="45OpNo">OpNo</a>, <span class='refarg'><a class="local col6 ref" href="#46Fixups" title='Fixups' data-ref="46Fixups" data-ref-filename="46Fixups">Fixups</a></span>, <a class="local col7 ref" href="#47STI" title='STI' data-ref="47STI" data-ref-filename="47STI">STI</a>,</td></tr>
<tr><th id="146">146</th><td>                          (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_pcrel34" title='llvm::PPC::fixup_ppc_pcrel34' data-ref="llvm::PPC::fixup_ppc_pcrel34" data-ref-filename="llvm..PPC..fixup_ppc_pcrel34">fixup_ppc_pcrel34</a>);</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter16getMemRIEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMemRIEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter16getMemRIEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter16getMemRIEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemRIEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="48MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="48MI" data-ref-filename="48MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="49OpNo" title='OpNo' data-type='unsigned int' data-ref="49OpNo" data-ref-filename="49OpNo">OpNo</dfn>,</td></tr>
<tr><th id="150">150</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="50Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="50Fixups" data-ref-filename="50Fixups">Fixups</dfn>,</td></tr>
<tr><th id="151">151</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="51STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="51STI" data-ref-filename="51STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="152">152</th><td>  <i>// Encode (imm, reg) as a memri, which has the low 16-bits as the</i></td></tr>
<tr><th id="153">153</th><td><i>  // displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="154">154</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo+<var>1</var>).isReg());</td></tr>
<tr><th id="155">155</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52RegBits" title='RegBits' data-type='unsigned int' data-ref="52RegBits" data-ref-filename="52RegBits">RegBits</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI" data-ref-filename="48MI">MI</a>, <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI" data-ref-filename="48MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49OpNo" title='OpNo' data-ref="49OpNo" data-ref-filename="49OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col0 ref" href="#50Fixups" title='Fixups' data-ref="50Fixups" data-ref-filename="50Fixups">Fixups</a></span>, <a class="local col1 ref" href="#51STI" title='STI' data-ref="51STI" data-ref-filename="51STI">STI</a>) &lt;&lt; <var>16</var>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="53MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="53MO" data-ref-filename="53MO">MO</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI" data-ref-filename="48MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49OpNo" title='OpNo' data-ref="49OpNo" data-ref-filename="49OpNo">OpNo</a>);</td></tr>
<tr><th id="158">158</th><td>  <b>if</b> (<a class="local col3 ref" href="#53MO" title='MO' data-ref="53MO" data-ref-filename="53MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> (<a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI" data-ref-filename="48MI">MI</a>, <a class="local col3 ref" href="#53MO" title='MO' data-ref="53MO" data-ref-filename="53MO">MO</a>, <span class='refarg'><a class="local col0 ref" href="#50Fixups" title='Fixups' data-ref="50Fixups" data-ref-filename="50Fixups">Fixups</a></span>, <a class="local col1 ref" href="#51STI" title='STI' data-ref="51STI" data-ref-filename="51STI">STI</a>) &amp; <var>0xFFFF</var>) | <a class="local col2 ref" href="#52RegBits" title='RegBits' data-ref="52RegBits" data-ref-filename="52RegBits">RegBits</a>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i>// Add a fixup for the displacement field.</i></td></tr>
<tr><th id="162">162</th><td>  <a class="local col0 ref" href="#50Fixups" title='Fixups' data-ref="50Fixups" data-ref-filename="50Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::IsLittleEndian" title='llvm::PPCMCCodeEmitter::IsLittleEndian' data-ref="llvm::PPCMCCodeEmitter::IsLittleEndian" data-ref-filename="llvm..PPCMCCodeEmitter..IsLittleEndian">IsLittleEndian</a>? <var>0</var> : <var>2</var>, <a class="local col3 ref" href="#53MO" title='MO' data-ref="53MO" data-ref-filename="53MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="163">163</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_half16" title='llvm::PPC::fixup_ppc_half16' data-ref="llvm::PPC::fixup_ppc_half16" data-ref-filename="llvm..PPC..fixup_ppc_half16">fixup_ppc_half16</a>));</td></tr>
<tr><th id="164">164</th><td>  <b>return</b> <a class="local col2 ref" href="#52RegBits" title='RegBits' data-ref="52RegBits" data-ref-filename="52RegBits">RegBits</a>;</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter17getMemRIXEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMemRIXEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMemRIXEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMemRIXEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemRIXEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="54MI" data-ref-filename="54MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="55OpNo" title='OpNo' data-type='unsigned int' data-ref="55OpNo" data-ref-filename="55OpNo">OpNo</dfn>,</td></tr>
<tr><th id="168">168</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="56Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="56Fixups" data-ref-filename="56Fixups">Fixups</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="57STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="57STI" data-ref-filename="57STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="170">170</th><td>  <i>// Encode (imm, reg) as a memrix, which has the low 14-bits as the</i></td></tr>
<tr><th id="171">171</th><td><i>  // displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="172">172</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo+<var>1</var>).isReg());</td></tr>
<tr><th id="173">173</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="58RegBits" title='RegBits' data-type='unsigned int' data-ref="58RegBits" data-ref-filename="58RegBits">RegBits</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>, <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpNo" title='OpNo' data-ref="55OpNo" data-ref-filename="55OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col6 ref" href="#56Fixups" title='Fixups' data-ref="56Fixups" data-ref-filename="56Fixups">Fixups</a></span>, <a class="local col7 ref" href="#57STI" title='STI' data-ref="57STI" data-ref-filename="57STI">STI</a>) &lt;&lt; <var>14</var>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="59MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="59MO" data-ref-filename="59MO">MO</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpNo" title='OpNo' data-ref="55OpNo" data-ref-filename="55OpNo">OpNo</a>);</td></tr>
<tr><th id="176">176</th><td>  <b>if</b> (<a class="local col9 ref" href="#59MO" title='MO' data-ref="59MO" data-ref-filename="59MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="177">177</th><td>    <b>return</b> ((<a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>, <a class="local col9 ref" href="#59MO" title='MO' data-ref="59MO" data-ref-filename="59MO">MO</a>, <span class='refarg'><a class="local col6 ref" href="#56Fixups" title='Fixups' data-ref="56Fixups" data-ref-filename="56Fixups">Fixups</a></span>, <a class="local col7 ref" href="#57STI" title='STI' data-ref="57STI" data-ref-filename="57STI">STI</a>) &gt;&gt; <var>2</var>) &amp; <var>0x3FFF</var>) | <a class="local col8 ref" href="#58RegBits" title='RegBits' data-ref="58RegBits" data-ref-filename="58RegBits">RegBits</a>;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <i>// Add a fixup for the displacement field.</i></td></tr>
<tr><th id="180">180</th><td>  <a class="local col6 ref" href="#56Fixups" title='Fixups' data-ref="56Fixups" data-ref-filename="56Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::IsLittleEndian" title='llvm::PPCMCCodeEmitter::IsLittleEndian' data-ref="llvm::PPCMCCodeEmitter::IsLittleEndian" data-ref-filename="llvm..PPCMCCodeEmitter..IsLittleEndian">IsLittleEndian</a>? <var>0</var> : <var>2</var>, <a class="local col9 ref" href="#59MO" title='MO' data-ref="59MO" data-ref-filename="59MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="181">181</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_half16ds" title='llvm::PPC::fixup_ppc_half16ds' data-ref="llvm::PPC::fixup_ppc_half16ds" data-ref-filename="llvm..PPC..fixup_ppc_half16ds">fixup_ppc_half16ds</a>));</td></tr>
<tr><th id="182">182</th><td>  <b>return</b> <a class="local col8 ref" href="#58RegBits" title='RegBits' data-ref="58RegBits" data-ref-filename="58RegBits">RegBits</a>;</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter19getMemRIX16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMemRIX16Encoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter19getMemRIX16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter19getMemRIX16EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemRIX16Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="60MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="60MI" data-ref-filename="60MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="61OpNo" title='OpNo' data-type='unsigned int' data-ref="61OpNo" data-ref-filename="61OpNo">OpNo</dfn>,</td></tr>
<tr><th id="186">186</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="62Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="62Fixups" data-ref-filename="62Fixups">Fixups</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="63STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="63STI" data-ref-filename="63STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="188">188</th><td>  <i>// Encode (imm, reg) as a memrix16, which has the low 12-bits as the</i></td></tr>
<tr><th id="189">189</th><td><i>  // displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="190">190</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo+<var>1</var>).isReg());</td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64RegBits" title='RegBits' data-type='unsigned int' data-ref="64RegBits" data-ref-filename="64RegBits">RegBits</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI" data-ref-filename="60MI">MI</a>, <a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI" data-ref-filename="60MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#61OpNo" title='OpNo' data-ref="61OpNo" data-ref-filename="61OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col2 ref" href="#62Fixups" title='Fixups' data-ref="62Fixups" data-ref-filename="62Fixups">Fixups</a></span>, <a class="local col3 ref" href="#63STI" title='STI' data-ref="63STI" data-ref-filename="63STI">STI</a>) &lt;&lt; <var>12</var>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="65MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="65MO" data-ref-filename="65MO">MO</dfn> = <a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI" data-ref-filename="60MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#61OpNo" title='OpNo' data-ref="61OpNo" data-ref-filename="61OpNo">OpNo</a>);</td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (<a class="local col5 ref" href="#65MO" title='MO' data-ref="65MO" data-ref-filename="65MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv" data-ref-filename="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="195">195</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(MO.getImm() % <var>16</var>) &amp;&amp;</td></tr>
<tr><th id="196">196</th><td>           <q>"Expecting an immediate that is a multiple of 16"</q>);</td></tr>
<tr><th id="197">197</th><td>    <b>return</b> ((<a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI" data-ref-filename="60MI">MI</a>, <a class="local col5 ref" href="#65MO" title='MO' data-ref="65MO" data-ref-filename="65MO">MO</a>, <span class='refarg'><a class="local col2 ref" href="#62Fixups" title='Fixups' data-ref="62Fixups" data-ref-filename="62Fixups">Fixups</a></span>, <a class="local col3 ref" href="#63STI" title='STI' data-ref="63STI" data-ref-filename="63STI">STI</a>) &gt;&gt; <var>4</var>) &amp; <var>0xFFF</var>) | <a class="local col4 ref" href="#64RegBits" title='RegBits' data-ref="64RegBits" data-ref-filename="64RegBits">RegBits</a>;</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i>// Otherwise add a fixup for the displacement field.</i></td></tr>
<tr><th id="201">201</th><td>  <a class="local col2 ref" href="#62Fixups" title='Fixups' data-ref="62Fixups" data-ref-filename="62Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::IsLittleEndian" title='llvm::PPCMCCodeEmitter::IsLittleEndian' data-ref="llvm::PPCMCCodeEmitter::IsLittleEndian" data-ref-filename="llvm..PPCMCCodeEmitter..IsLittleEndian">IsLittleEndian</a>? <var>0</var> : <var>2</var>, <a class="local col5 ref" href="#65MO" title='MO' data-ref="65MO" data-ref-filename="65MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="202">202</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_half16ds" title='llvm::PPC::fixup_ppc_half16ds' data-ref="llvm::PPC::fixup_ppc_half16ds" data-ref-filename="llvm..PPC..fixup_ppc_half16ds">fixup_ppc_half16ds</a>));</td></tr>
<tr><th id="203">203</th><td>  <b>return</b> <a class="local col4 ref" href="#64RegBits" title='RegBits' data-ref="64RegBits" data-ref-filename="64RegBits">RegBits</a>;</td></tr>
<tr><th id="204">204</th><td>}</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a></td></tr>
<tr><th id="207">207</th><td><a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter23getMemRI34PCRelEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMemRI34PCRelEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter23getMemRI34PCRelEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter23getMemRI34PCRelEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemRI34PCRelEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="66MI" data-ref-filename="66MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="67OpNo" title='OpNo' data-type='unsigned int' data-ref="67OpNo" data-ref-filename="67OpNo">OpNo</dfn>,</td></tr>
<tr><th id="208">208</th><td>                                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="68Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="68Fixups" data-ref-filename="68Fixups">Fixups</dfn>,</td></tr>
<tr><th id="209">209</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="69STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="69STI" data-ref-filename="69STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="210">210</th><td>  <i>// Encode the PCRelative version of memri34: imm34(r0).</i></td></tr>
<tr><th id="211">211</th><td><i>  // In the PC relative version the register for the address must be zero.</i></td></tr>
<tr><th id="212">212</th><td><i>  // The 34 bit immediate can fall into one of three cases:</i></td></tr>
<tr><th id="213">213</th><td><i>  // 1) It is a relocation to be filled in by the linker represented as:</i></td></tr>
<tr><th id="214">214</th><td><i>  //    (MCExpr::SymbolRef)</i></td></tr>
<tr><th id="215">215</th><td><i>  // 2) It is a relocation + SignedOffset represented as:</i></td></tr>
<tr><th id="216">216</th><td><i>  //    (MCExpr::Binary(MCExpr::SymbolRef + MCExpr::Constant))</i></td></tr>
<tr><th id="217">217</th><td><i>  // 3) It is a known value at compile time.</i></td></tr>
<tr><th id="218">218</th><td><i></i></td></tr>
<tr><th id="219">219</th><td><i>  // Make sure that the register is a zero as expected.</i></td></tr>
<tr><th id="220">220</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo + <var>1</var>).isImm() &amp;&amp; <q>"Expecting an immediate."</q>);</td></tr>
<tr><th id="221">221</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="70RegBits" title='RegBits' data-type='uint64_t' data-ref="70RegBits" data-ref-filename="70RegBits">RegBits</dfn> =</td></tr>
<tr><th id="222">222</th><td>    <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>, <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#67OpNo" title='OpNo' data-ref="67OpNo" data-ref-filename="67OpNo">OpNo</a> + <var>1</var>), <span class='refarg'><a class="local col8 ref" href="#68Fixups" title='Fixups' data-ref="68Fixups" data-ref-filename="68Fixups">Fixups</a></span>, <a class="local col9 ref" href="#69STI" title='STI' data-ref="69STI" data-ref-filename="69STI">STI</a>) &lt;&lt; <var>34</var>;</td></tr>
<tr><th id="223">223</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegBits == <var>0</var> &amp;&amp; <q>"Operand must be 0."</q>);</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i>// If this is not a MCExpr then we are in case 3) and we are dealing with</i></td></tr>
<tr><th id="226">226</th><td><i>  // a value known at compile time, not a relocation.</i></td></tr>
<tr><th id="227">227</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="71MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="71MO" data-ref-filename="71MO">MO</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#67OpNo" title='OpNo' data-ref="67OpNo" data-ref-filename="67OpNo">OpNo</a>);</td></tr>
<tr><th id="228">228</th><td>  <b>if</b> (!<a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO" data-ref-filename="71MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv" data-ref-filename="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="229">229</th><td>    <b>return</b> ((<a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>, <a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO" data-ref-filename="71MO">MO</a>, <span class='refarg'><a class="local col8 ref" href="#68Fixups" title='Fixups' data-ref="68Fixups" data-ref-filename="68Fixups">Fixups</a></span>, <a class="local col9 ref" href="#69STI" title='STI' data-ref="69STI" data-ref-filename="69STI">STI</a>)) &amp; <var>0x3FFFFFFFFUL</var>) | <a class="local col0 ref" href="#70RegBits" title='RegBits' data-ref="70RegBits" data-ref-filename="70RegBits">RegBits</a>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <i>// At this point in the function it is known that MO is of type MCExpr.</i></td></tr>
<tr><th id="232">232</th><td><i>  // Therefore we are dealing with either case 1) a symbol ref or</i></td></tr>
<tr><th id="233">233</th><td><i>  // case 2) a symbol ref plus a constant.</i></td></tr>
<tr><th id="234">234</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col2 decl" id="72Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="72Expr" data-ref-filename="72Expr">Expr</dfn> = <a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO" data-ref-filename="71MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="235">235</th><td>  <b>switch</b> (<a class="local col2 ref" href="#72Expr" title='Expr' data-ref="72Expr" data-ref-filename="72Expr">Expr</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv" data-ref-filename="_ZNK4llvm6MCExpr7getKindEv">getKind</a>()) {</td></tr>
<tr><th id="236">236</th><td>  <b>default</b>:</td></tr>
<tr><th id="237">237</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported MCExpr for getMemRI34PCRelEncoding."</q>);</td></tr>
<tr><th id="238">238</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::SymbolRef" title='llvm::MCExpr::SymbolRef' data-ref="llvm::MCExpr::SymbolRef" data-ref-filename="llvm..MCExpr..SymbolRef">SymbolRef</a>: {</td></tr>
<tr><th id="239">239</th><td>    <i>// Relocation alone.</i></td></tr>
<tr><th id="240">240</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col3 decl" id="73SRE" title='SRE' data-type='const llvm::MCSymbolRefExpr *' data-ref="73SRE" data-ref-filename="73SRE">SRE</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>&gt;(<a class="local col2 ref" href="#72Expr" title='Expr' data-ref="72Expr" data-ref-filename="72Expr">Expr</a>);</td></tr>
<tr><th id="241">241</th><td>    (<em>void</em>)<a class="local col3 ref" href="#73SRE" title='SRE' data-ref="73SRE" data-ref-filename="73SRE">SRE</a>;</td></tr>
<tr><th id="242">242</th><td>    <i>// Currently these are the only valid PCRelative Relocations.</i></td></tr>
<tr><th id="243">243</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SRE-&gt;getKind() == MCSymbolRefExpr::VK_PCREL ||</td></tr>
<tr><th id="244">244</th><td>            SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_GOT_PCREL ||</td></tr>
<tr><th id="245">245</th><td>            SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_GOT_TLSGD_PCREL ||</td></tr>
<tr><th id="246">246</th><td>            SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_GOT_TLSLD_PCREL ||</td></tr>
<tr><th id="247">247</th><td>            SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_GOT_TPREL_PCREL) &amp;&amp;</td></tr>
<tr><th id="248">248</th><td>           <q>"VariantKind must be VK_PCREL or VK_PPC_GOT_PCREL or "</q></td></tr>
<tr><th id="249">249</th><td>           <q>"VK_PPC_GOT_TLSGD_PCREL or VK_PPC_GOT_TLSLD_PCREL or "</q></td></tr>
<tr><th id="250">250</th><td>           <q>"VK_PPC_GOT_TPREL_PCREL."</q>);</td></tr>
<tr><th id="251">251</th><td>    <i>// Generate the fixup for the relocation.</i></td></tr>
<tr><th id="252">252</th><td>    <a class="local col8 ref" href="#68Fixups" title='Fixups' data-ref="68Fixups" data-ref-filename="68Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(</td></tr>
<tr><th id="253">253</th><td>        <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col2 ref" href="#72Expr" title='Expr' data-ref="72Expr" data-ref-filename="72Expr">Expr</a>,</td></tr>
<tr><th id="254">254</th><td>                        <b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>&gt;(<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_pcrel34" title='llvm::PPC::fixup_ppc_pcrel34' data-ref="llvm::PPC::fixup_ppc_pcrel34" data-ref-filename="llvm..PPC..fixup_ppc_pcrel34">fixup_ppc_pcrel34</a>)));</td></tr>
<tr><th id="255">255</th><td>    <i>// Put zero in the location of the immediate. The linker will fill in the</i></td></tr>
<tr><th id="256">256</th><td><i>    // correct value based on the relocation.</i></td></tr>
<tr><th id="257">257</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::Binary" title='llvm::MCExpr::Binary' data-ref="llvm::MCExpr::Binary" data-ref-filename="llvm..MCExpr..Binary">Binary</a>: {</td></tr>
<tr><th id="260">260</th><td>    <i>// Relocation plus some offset.</i></td></tr>
<tr><th id="261">261</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr" data-ref-filename="llvm..MCBinaryExpr">MCBinaryExpr</a> *<dfn class="local col4 decl" id="74BE" title='BE' data-type='const llvm::MCBinaryExpr *' data-ref="74BE" data-ref-filename="74BE">BE</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr" data-ref-filename="llvm..MCBinaryExpr">MCBinaryExpr</a>&gt;(<a class="local col2 ref" href="#72Expr" title='Expr' data-ref="72Expr" data-ref-filename="72Expr">Expr</a>);</td></tr>
<tr><th id="262">262</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(BE-&gt;getOpcode() == MCBinaryExpr::Add &amp;&amp;</td></tr>
<tr><th id="263">263</th><td>           <q>"Binary expression opcode must be an add."</q>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col5 decl" id="75LHS" title='LHS' data-type='const llvm::MCExpr *' data-ref="75LHS" data-ref-filename="75LHS">LHS</dfn> = <a class="local col4 ref" href="#74BE" title='BE' data-ref="74BE" data-ref-filename="74BE">BE</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr6getLHSEv" title='llvm::MCBinaryExpr::getLHS' data-ref="_ZNK4llvm12MCBinaryExpr6getLHSEv" data-ref-filename="_ZNK4llvm12MCBinaryExpr6getLHSEv">getLHS</a>();</td></tr>
<tr><th id="266">266</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col6 decl" id="76RHS" title='RHS' data-type='const llvm::MCExpr *' data-ref="76RHS" data-ref-filename="76RHS">RHS</dfn> = <a class="local col4 ref" href="#74BE" title='BE' data-ref="74BE" data-ref-filename="74BE">BE</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr6getRHSEv" title='llvm::MCBinaryExpr::getRHS' data-ref="_ZNK4llvm12MCBinaryExpr6getRHSEv" data-ref-filename="_ZNK4llvm12MCBinaryExpr6getRHSEv">getRHS</a>();</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <i>// Need to check in both directions. Reloc+Offset and Offset+Reloc.</i></td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (<a class="local col5 ref" href="#75LHS" title='LHS' data-ref="75LHS" data-ref-filename="75LHS">LHS</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv" data-ref-filename="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() != <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::SymbolRef" title='llvm::MCExpr::SymbolRef' data-ref="llvm::MCExpr::SymbolRef" data-ref-filename="llvm..MCExpr..SymbolRef">SymbolRef</a>)</td></tr>
<tr><th id="270">270</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col5 ref" href="#75LHS" title='LHS' data-ref="75LHS" data-ref-filename="75LHS">LHS</a></span>, <span class='refarg'><a class="local col6 ref" href="#76RHS" title='RHS' data-ref="76RHS" data-ref-filename="76RHS">RHS</a></span>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>    <b>if</b> (<a class="local col5 ref" href="#75LHS" title='LHS' data-ref="75LHS" data-ref-filename="75LHS">LHS</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv" data-ref-filename="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() != <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::SymbolRef" title='llvm::MCExpr::SymbolRef' data-ref="llvm::MCExpr::SymbolRef" data-ref-filename="llvm..MCExpr..SymbolRef">SymbolRef</a> ||</td></tr>
<tr><th id="273">273</th><td>        <a class="local col6 ref" href="#76RHS" title='RHS' data-ref="76RHS" data-ref-filename="76RHS">RHS</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv" data-ref-filename="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() != <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::Constant" title='llvm::MCExpr::Constant' data-ref="llvm::MCExpr::Constant" data-ref-filename="llvm..MCExpr..Constant">Constant</a>)</td></tr>
<tr><th id="274">274</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Expecting to have one constant and one relocation."</q>);</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col7 decl" id="77SRE" title='SRE' data-type='const llvm::MCSymbolRefExpr *' data-ref="77SRE" data-ref-filename="77SRE">SRE</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>&gt;(<a class="local col5 ref" href="#75LHS" title='LHS' data-ref="75LHS" data-ref-filename="75LHS">LHS</a>);</td></tr>
<tr><th id="277">277</th><td>    (<em>void</em>)<a class="local col7 ref" href="#77SRE" title='SRE' data-ref="77SRE" data-ref-filename="77SRE">SRE</a>;</td></tr>
<tr><th id="278">278</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isInt&lt;<var>34</var>&gt;(cast&lt;MCConstantExpr&gt;(RHS)-&gt;getValue()) &amp;&amp;</td></tr>
<tr><th id="279">279</th><td>           <q>"Value must fit in 34 bits."</q>);</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>    <i>// Currently these are the only valid PCRelative Relocations.</i></td></tr>
<tr><th id="282">282</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SRE-&gt;getKind() == MCSymbolRefExpr::VK_PCREL ||</td></tr>
<tr><th id="283">283</th><td>            SRE-&gt;getKind() == MCSymbolRefExpr::VK_PPC_GOT_PCREL) &amp;&amp;</td></tr>
<tr><th id="284">284</th><td>           <q>"VariantKind must be VK_PCREL or VK_PPC_GOT_PCREL"</q>);</td></tr>
<tr><th id="285">285</th><td>    <i>// Generate the fixup for the relocation.</i></td></tr>
<tr><th id="286">286</th><td>    <a class="local col8 ref" href="#68Fixups" title='Fixups' data-ref="68Fixups" data-ref-filename="68Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(</td></tr>
<tr><th id="287">287</th><td>        <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col2 ref" href="#72Expr" title='Expr' data-ref="72Expr" data-ref-filename="72Expr">Expr</a>,</td></tr>
<tr><th id="288">288</th><td>                        <b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>&gt;(<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_pcrel34" title='llvm::PPC::fixup_ppc_pcrel34' data-ref="llvm::PPC::fixup_ppc_pcrel34" data-ref-filename="llvm..PPC..fixup_ppc_pcrel34">fixup_ppc_pcrel34</a>)));</td></tr>
<tr><th id="289">289</th><td>    <i>// Put zero in the location of the immediate. The linker will fill in the</i></td></tr>
<tr><th id="290">290</th><td><i>    // correct value based on the relocation.</i></td></tr>
<tr><th id="291">291</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="292">292</th><td>    }</td></tr>
<tr><th id="293">293</th><td>  }</td></tr>
<tr><th id="294">294</th><td>}</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a></td></tr>
<tr><th id="297">297</th><td><a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter18getMemRI34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMemRI34Encoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getMemRI34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter18getMemRI34EncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMemRI34Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="78MI" data-ref-filename="78MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="79OpNo" title='OpNo' data-type='unsigned int' data-ref="79OpNo" data-ref-filename="79OpNo">OpNo</dfn>,</td></tr>
<tr><th id="298">298</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="80Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="80Fixups" data-ref-filename="80Fixups">Fixups</dfn>,</td></tr>
<tr><th id="299">299</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="81STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="81STI" data-ref-filename="81STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="300">300</th><td>  <i>// Encode (imm, reg) as a memri34, which has the low 34-bits as the</i></td></tr>
<tr><th id="301">301</th><td><i>  // displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="302">302</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo + <var>1</var>).isReg() &amp;&amp; <q>"Expecting a register."</q>);</td></tr>
<tr><th id="303">303</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="82RegBits" title='RegBits' data-type='uint64_t' data-ref="82RegBits" data-ref-filename="82RegBits">RegBits</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>, <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#79OpNo" title='OpNo' data-ref="79OpNo" data-ref-filename="79OpNo">OpNo</a> + <var>1</var>), <span class='refarg'><a class="local col0 ref" href="#80Fixups" title='Fixups' data-ref="80Fixups" data-ref-filename="80Fixups">Fixups</a></span>, <a class="local col1 ref" href="#81STI" title='STI' data-ref="81STI" data-ref-filename="81STI">STI</a>)</td></tr>
<tr><th id="304">304</th><td>                     &lt;&lt; <var>34</var>;</td></tr>
<tr><th id="305">305</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="83MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="83MO" data-ref-filename="83MO">MO</dfn> = <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#79OpNo" title='OpNo' data-ref="79OpNo" data-ref-filename="79OpNo">OpNo</a>);</td></tr>
<tr><th id="306">306</th><td>  <b>return</b> ((<a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>, <a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>, <span class='refarg'><a class="local col0 ref" href="#80Fixups" title='Fixups' data-ref="80Fixups" data-ref-filename="80Fixups">Fixups</a></span>, <a class="local col1 ref" href="#81STI" title='STI' data-ref="81STI" data-ref-filename="81STI">STI</a>)) &amp; <var>0x3FFFFFFFFUL</var>) | <a class="local col2 ref" href="#82RegBits" title='RegBits' data-ref="82RegBits" data-ref-filename="82RegBits">RegBits</a>;</td></tr>
<tr><th id="307">307</th><td>}</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter18getSPE8DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getSPE8DisEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getSPE8DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter18getSPE8DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSPE8DisEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="84MI" data-ref-filename="84MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="85OpNo" title='OpNo' data-type='unsigned int' data-ref="85OpNo" data-ref-filename="85OpNo">OpNo</dfn>,</td></tr>
<tr><th id="310">310</th><td>                                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="86Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="86Fixups" data-ref-filename="86Fixups">Fixups</dfn>,</td></tr>
<tr><th id="311">311</th><td>                                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="87STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="87STI" data-ref-filename="87STI">STI</dfn>)</td></tr>
<tr><th id="312">312</th><td>                                              <em>const</em> {</td></tr>
<tr><th id="313">313</th><td>  <i>// Encode (imm, reg) as a spe8dis, which has the low 5-bits of (imm / 8)</i></td></tr>
<tr><th id="314">314</th><td><i>  // as the displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="315">315</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo+<var>1</var>).isReg());</td></tr>
<tr><th id="316">316</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="88RegBits" title='RegBits' data-type='uint32_t' data-ref="88RegBits" data-ref-filename="88RegBits">RegBits</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI" data-ref-filename="84MI">MI</a>, <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI" data-ref-filename="84MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#85OpNo" title='OpNo' data-ref="85OpNo" data-ref-filename="85OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col6 ref" href="#86Fixups" title='Fixups' data-ref="86Fixups" data-ref-filename="86Fixups">Fixups</a></span>, <a class="local col7 ref" href="#87STI" title='STI' data-ref="87STI" data-ref-filename="87STI">STI</a>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="89MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="89MO" data-ref-filename="89MO">MO</dfn> = <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI" data-ref-filename="84MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#85OpNo" title='OpNo' data-ref="85OpNo" data-ref-filename="85OpNo">OpNo</a>);</td></tr>
<tr><th id="319">319</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isImm());</td></tr>
<tr><th id="320">320</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="90Imm" title='Imm' data-type='uint32_t' data-ref="90Imm" data-ref-filename="90Imm">Imm</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI" data-ref-filename="84MI">MI</a>, <a class="local col9 ref" href="#89MO" title='MO' data-ref="89MO" data-ref-filename="89MO">MO</a>, <span class='refarg'><a class="local col6 ref" href="#86Fixups" title='Fixups' data-ref="86Fixups" data-ref-filename="86Fixups">Fixups</a></span>, <a class="local col7 ref" href="#87STI" title='STI' data-ref="87STI" data-ref-filename="87STI">STI</a>) &gt;&gt; <var>3</var>;</td></tr>
<tr><th id="321">321</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11reverseBitsET_" title='llvm::reverseBits' data-ref="_ZN4llvm11reverseBitsET_" data-ref-filename="_ZN4llvm11reverseBitsET_">reverseBits</a>(<a class="local col0 ref" href="#90Imm" title='Imm' data-ref="90Imm" data-ref-filename="90Imm">Imm</a> | <a class="local col8 ref" href="#88RegBits" title='RegBits' data-ref="88RegBits" data-ref-filename="88RegBits">RegBits</a>) &gt;&gt; <var>22</var>;</td></tr>
<tr><th id="322">322</th><td>}</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter18getSPE4DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getSPE4DisEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getSPE4DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter18getSPE4DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSPE4DisEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="91MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="91MI" data-ref-filename="91MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="92OpNo" title='OpNo' data-type='unsigned int' data-ref="92OpNo" data-ref-filename="92OpNo">OpNo</dfn>,</td></tr>
<tr><th id="325">325</th><td>                                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="93Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="93Fixups" data-ref-filename="93Fixups">Fixups</dfn>,</td></tr>
<tr><th id="326">326</th><td>                                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="94STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="94STI" data-ref-filename="94STI">STI</dfn>)</td></tr>
<tr><th id="327">327</th><td>                                              <em>const</em> {</td></tr>
<tr><th id="328">328</th><td>  <i>// Encode (imm, reg) as a spe4dis, which has the low 5-bits of (imm / 4)</i></td></tr>
<tr><th id="329">329</th><td><i>  // as the displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="330">330</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo+<var>1</var>).isReg());</td></tr>
<tr><th id="331">331</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="95RegBits" title='RegBits' data-type='uint32_t' data-ref="95RegBits" data-ref-filename="95RegBits">RegBits</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>, <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpNo" title='OpNo' data-ref="92OpNo" data-ref-filename="92OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col3 ref" href="#93Fixups" title='Fixups' data-ref="93Fixups" data-ref-filename="93Fixups">Fixups</a></span>, <a class="local col4 ref" href="#94STI" title='STI' data-ref="94STI" data-ref-filename="94STI">STI</a>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="96MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="96MO" data-ref-filename="96MO">MO</dfn> = <a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpNo" title='OpNo' data-ref="92OpNo" data-ref-filename="92OpNo">OpNo</a>);</td></tr>
<tr><th id="334">334</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isImm());</td></tr>
<tr><th id="335">335</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="97Imm" title='Imm' data-type='uint32_t' data-ref="97Imm" data-ref-filename="97Imm">Imm</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col1 ref" href="#91MI" title='MI' data-ref="91MI" data-ref-filename="91MI">MI</a>, <a class="local col6 ref" href="#96MO" title='MO' data-ref="96MO" data-ref-filename="96MO">MO</a>, <span class='refarg'><a class="local col3 ref" href="#93Fixups" title='Fixups' data-ref="93Fixups" data-ref-filename="93Fixups">Fixups</a></span>, <a class="local col4 ref" href="#94STI" title='STI' data-ref="94STI" data-ref-filename="94STI">STI</a>) &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="336">336</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11reverseBitsET_" title='llvm::reverseBits' data-ref="_ZN4llvm11reverseBitsET_" data-ref-filename="_ZN4llvm11reverseBitsET_">reverseBits</a>(<a class="local col7 ref" href="#97Imm" title='Imm' data-ref="97Imm" data-ref-filename="97Imm">Imm</a> | <a class="local col5 ref" href="#95RegBits" title='RegBits' data-ref="95RegBits" data-ref-filename="95RegBits">RegBits</a>) &gt;&gt; <var>22</var>;</td></tr>
<tr><th id="337">337</th><td>}</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter18getSPE2DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getSPE2DisEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getSPE2DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter18getSPE2DisEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getSPE2DisEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="98MI" data-ref-filename="98MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99OpNo" title='OpNo' data-type='unsigned int' data-ref="99OpNo" data-ref-filename="99OpNo">OpNo</dfn>,</td></tr>
<tr><th id="340">340</th><td>                                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="100Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="100Fixups" data-ref-filename="100Fixups">Fixups</dfn>,</td></tr>
<tr><th id="341">341</th><td>                                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="101STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="101STI" data-ref-filename="101STI">STI</dfn>)</td></tr>
<tr><th id="342">342</th><td>                                              <em>const</em> {</td></tr>
<tr><th id="343">343</th><td>  <i>// Encode (imm, reg) as a spe2dis, which has the low 5-bits of (imm / 2)</i></td></tr>
<tr><th id="344">344</th><td><i>  // as the displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="345">345</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo+<var>1</var>).isReg());</td></tr>
<tr><th id="346">346</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="102RegBits" title='RegBits' data-type='uint32_t' data-ref="102RegBits" data-ref-filename="102RegBits">RegBits</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>, <a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99OpNo" title='OpNo' data-ref="99OpNo" data-ref-filename="99OpNo">OpNo</a>+<var>1</var>), <span class='refarg'><a class="local col0 ref" href="#100Fixups" title='Fixups' data-ref="100Fixups" data-ref-filename="100Fixups">Fixups</a></span>, <a class="local col1 ref" href="#101STI" title='STI' data-ref="101STI" data-ref-filename="101STI">STI</a>) &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="103MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="103MO" data-ref-filename="103MO">MO</dfn> = <a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99OpNo" title='OpNo' data-ref="99OpNo" data-ref-filename="99OpNo">OpNo</a>);</td></tr>
<tr><th id="349">349</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isImm());</td></tr>
<tr><th id="350">350</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="104Imm" title='Imm' data-type='uint32_t' data-ref="104Imm" data-ref-filename="104Imm">Imm</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>, <a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO" data-ref-filename="103MO">MO</a>, <span class='refarg'><a class="local col0 ref" href="#100Fixups" title='Fixups' data-ref="100Fixups" data-ref-filename="100Fixups">Fixups</a></span>, <a class="local col1 ref" href="#101STI" title='STI' data-ref="101STI" data-ref-filename="101STI">STI</a>) &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="351">351</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11reverseBitsET_" title='llvm::reverseBits' data-ref="_ZN4llvm11reverseBitsET_" data-ref-filename="_ZN4llvm11reverseBitsET_">reverseBits</a>(<a class="local col4 ref" href="#104Imm" title='Imm' data-ref="104Imm" data-ref-filename="104Imm">Imm</a> | <a class="local col2 ref" href="#102RegBits" title='RegBits' data-ref="102RegBits" data-ref-filename="102RegBits">RegBits</a>) &gt;&gt; <var>22</var>;</td></tr>
<tr><th id="352">352</th><td>}</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter17getTLSRegEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getTLSRegEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getTLSRegEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getTLSRegEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getTLSRegEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="105MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="105MI" data-ref-filename="105MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="106OpNo" title='OpNo' data-type='unsigned int' data-ref="106OpNo" data-ref-filename="106OpNo">OpNo</dfn>,</td></tr>
<tr><th id="355">355</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="107Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="107Fixups" data-ref-filename="107Fixups">Fixups</dfn>,</td></tr>
<tr><th id="356">356</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="108STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="108STI" data-ref-filename="108STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="357">357</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="109MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="109MO" data-ref-filename="109MO">MO</dfn> = <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#106OpNo" title='OpNo' data-ref="106OpNo" data-ref-filename="106OpNo">OpNo</a>);</td></tr>
<tr><th id="358">358</th><td>  <b>if</b> (<a class="local col9 ref" href="#109MO" title='MO' data-ref="109MO" data-ref-filename="109MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) <b>return</b> <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI" data-ref-filename="105MI">MI</a>, <a class="local col9 ref" href="#109MO" title='MO' data-ref="109MO" data-ref-filename="109MO">MO</a>, <span class='refarg'><a class="local col7 ref" href="#107Fixups" title='Fixups' data-ref="107Fixups" data-ref-filename="107Fixups">Fixups</a></span>, <a class="local col8 ref" href="#108STI" title='STI' data-ref="108STI" data-ref-filename="108STI">STI</a>);</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i>// Add a fixup for the TLS register, which simply provides a relocation</i></td></tr>
<tr><th id="361">361</th><td><i>  // hint to the linker that this statement is part of a relocation sequence.</i></td></tr>
<tr><th id="362">362</th><td><i>  // Return the thread-pointer register's encoding. Add a one byte displacement</i></td></tr>
<tr><th id="363">363</th><td><i>  // if using PC relative memops.</i></td></tr>
<tr><th id="364">364</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr" data-ref-filename="llvm..MCExpr">MCExpr</a> *<dfn class="local col0 decl" id="110Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="110Expr" data-ref-filename="110Expr">Expr</dfn> = <a class="local col9 ref" href="#109MO" title='MO' data-ref="109MO" data-ref-filename="109MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="365">365</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col1 decl" id="111SRE" title='SRE' data-type='const llvm::MCSymbolRefExpr *' data-ref="111SRE" data-ref-filename="111SRE">SRE</dfn> = <a class="ref fn" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>&gt;(<a class="local col0 ref" href="#110Expr" title='Expr' data-ref="110Expr" data-ref-filename="110Expr">Expr</a>);</td></tr>
<tr><th id="366">366</th><td>  <em>bool</em> <dfn class="local col2 decl" id="112IsPCRel" title='IsPCRel' data-type='bool' data-ref="112IsPCRel" data-ref-filename="112IsPCRel">IsPCRel</dfn> = <a class="local col1 ref" href="#111SRE" title='SRE' data-ref="111SRE" data-ref-filename="111SRE">SRE</a>-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm15MCSymbolRefExpr7getKindEv" title='llvm::MCSymbolRefExpr::getKind' data-ref="_ZNK4llvm15MCSymbolRefExpr7getKindEv" data-ref-filename="_ZNK4llvm15MCSymbolRefExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr" data-ref-filename="llvm..MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VK_PPC_TLS_PCREL" title='llvm::MCSymbolRefExpr::VK_PPC_TLS_PCREL' data-ref="llvm::MCSymbolRefExpr::VK_PPC_TLS_PCREL" data-ref-filename="llvm..MCSymbolRefExpr..VK_PPC_TLS_PCREL">VK_PPC_TLS_PCREL</a>;</td></tr>
<tr><th id="367">367</th><td>  <a class="local col7 ref" href="#107Fixups" title='Fixups' data-ref="107Fixups" data-ref-filename="107Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="local col2 ref" href="#112IsPCRel" title='IsPCRel' data-ref="112IsPCRel" data-ref-filename="112IsPCRel">IsPCRel</a> ? <var>1</var> : <var>0</var>, <a class="local col0 ref" href="#110Expr" title='Expr' data-ref="110Expr" data-ref-filename="110Expr">Expr</a>,</td></tr>
<tr><th id="368">368</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_nofixup" title='llvm::PPC::fixup_ppc_nofixup' data-ref="llvm::PPC::fixup_ppc_nofixup" data-ref-filename="llvm..PPC..fixup_ppc_nofixup">fixup_ppc_nofixup</a>));</td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col3 decl" id="113TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="113TT" data-ref-filename="113TT">TT</dfn> = <a class="local col8 ref" href="#108STI" title='STI' data-ref="108STI" data-ref-filename="108STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>();</td></tr>
<tr><th id="370">370</th><td>  <em>bool</em> <dfn class="local col4 decl" id="114isPPC64" title='isPPC64' data-type='bool' data-ref="114isPPC64" data-ref-filename="114isPPC64">isPPC64</dfn> = <a class="local col3 ref" href="#113TT" title='TT' data-ref="113TT" data-ref-filename="113TT">TT</a>.<a class="ref fn" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7isPPC64Ev" title='llvm::Triple::isPPC64' data-ref="_ZNK4llvm6Triple7isPPC64Ev" data-ref-filename="_ZNK4llvm6Triple7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="371">371</th><td>  <b>return</b> <a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::CTX" title='llvm::PPCMCCodeEmitter::CTX' data-ref="llvm::PPCMCCodeEmitter::CTX" data-ref-filename="llvm..PPCMCCodeEmitter..CTX">CTX</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv" data-ref-filename="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col4 ref" href="#114isPPC64" title='isPPC64' data-ref="114isPPC64" data-ref-filename="114isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X13" title='llvm::PPC::X13' data-ref="llvm::PPC::X13" data-ref-filename="llvm..PPC..X13">X13</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R2" title='llvm::PPC::R2' data-ref="llvm::PPC::R2" data-ref-filename="llvm..PPC..R2">R2</a>);</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter18getTLSCallEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getTLSCallEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getTLSCallEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter18getTLSCallEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getTLSCallEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="115MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="115MI" data-ref-filename="115MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="116OpNo" title='OpNo' data-type='unsigned int' data-ref="116OpNo" data-ref-filename="116OpNo">OpNo</dfn>,</td></tr>
<tr><th id="375">375</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="117Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="117Fixups" data-ref-filename="117Fixups">Fixups</dfn>,</td></tr>
<tr><th id="376">376</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="118STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="118STI" data-ref-filename="118STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="377">377</th><td>  <i>// For special TLS calls, we need two fixups; one for the branch target</i></td></tr>
<tr><th id="378">378</th><td><i>  // (__tls_get_addr), which we create via getDirectBrEncoding as usual,</i></td></tr>
<tr><th id="379">379</th><td><i>  // and one for the TLSGD or TLSLD symbol, which is emitted here.</i></td></tr>
<tr><th id="380">380</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="119MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="119MO" data-ref-filename="119MO">MO</dfn> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#116OpNo" title='OpNo' data-ref="116OpNo" data-ref-filename="116OpNo">OpNo</a>+<var>1</var>);</td></tr>
<tr><th id="381">381</th><td>  <a class="local col7 ref" href="#117Fixups" title='Fixups' data-ref="117Fixups" data-ref-filename="117Fixups">Fixups</a>.<a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" data-ref-filename="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col9 ref" href="#119MO" title='MO' data-ref="119MO" data-ref-filename="119MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv" data-ref-filename="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(),</td></tr>
<tr><th id="382">382</th><td>                                   (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind" data-ref-filename="llvm..MCFixupKind">MCFixupKind</a>)<span class="namespace">PPC::</span><a class="enum" href="PPCFixupKinds.h.html#llvm::PPC::fixup_ppc_nofixup" title='llvm::PPC::fixup_ppc_nofixup' data-ref="llvm::PPC::fixup_ppc_nofixup" data-ref-filename="llvm..PPC..fixup_ppc_nofixup">fixup_ppc_nofixup</a>));</td></tr>
<tr><th id="383">383</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter19getDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getDirectBrEncoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter19getDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter19getDirectBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getDirectBrEncoding</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>, <a class="local col6 ref" href="#116OpNo" title='OpNo' data-ref="116OpNo" data-ref-filename="116OpNo">OpNo</a>, <span class='refarg'><a class="local col7 ref" href="#117Fixups" title='Fixups' data-ref="117Fixups" data-ref-filename="117Fixups">Fixups</a></span>, <a class="local col8 ref" href="#118STI" title='STI' data-ref="118STI" data-ref-filename="118STI">STI</a>);</td></tr>
<tr><th id="384">384</th><td>}</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::</td></tr>
<tr><th id="387">387</th><td><dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter19get_crbitm_encodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::get_crbitm_encoding' data-ref="_ZNK4llvm16PPCMCCodeEmitter19get_crbitm_encodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter19get_crbitm_encodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">get_crbitm_encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="120MI" data-ref-filename="120MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="121OpNo" title='OpNo' data-type='unsigned int' data-ref="121OpNo" data-ref-filename="121OpNo">OpNo</dfn>,</td></tr>
<tr><th id="388">388</th><td>                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="122Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="122Fixups" data-ref-filename="122Fixups">Fixups</dfn>,</td></tr>
<tr><th id="389">389</th><td>                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="123STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="123STI" data-ref-filename="123STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="390">390</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="124MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="124MO" data-ref-filename="124MO">MO</dfn> = <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI" data-ref-filename="120MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#121OpNo" title='OpNo' data-ref="121OpNo" data-ref-filename="121OpNo">OpNo</a>);</td></tr>
<tr><th id="391">391</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MI.getOpcode() == PPC::MTOCRF || MI.getOpcode() == PPC::MTOCRF8 ||</td></tr>
<tr><th id="392">392</th><td>          MI.getOpcode() == PPC::MFOCRF || MI.getOpcode() == PPC::MFOCRF8) &amp;&amp;</td></tr>
<tr><th id="393">393</th><td>         (MO.getReg() &gt;= PPC::CR0 &amp;&amp; MO.getReg() &lt;= PPC::CR7));</td></tr>
<tr><th id="394">394</th><td>  <b>return</b> <var>0x80</var> &gt;&gt; <a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::CTX" title='llvm::PPCMCCodeEmitter::CTX' data-ref="llvm::PPCMCCodeEmitter::CTX" data-ref-filename="llvm..PPCMCCodeEmitter..CTX">CTX</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv" data-ref-filename="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col4 ref" href="#124MO" title='MO' data-ref="124MO" data-ref-filename="124MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="395">395</th><td>}</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><i  data-doc="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">// Get the index for this operand in this instruction. This is needed for</i></td></tr>
<tr><th id="398">398</th><td><i  data-doc="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">// computing the register number in PPCInstrInfo::getRegNumForOperand() for</i></td></tr>
<tr><th id="399">399</th><td><i  data-doc="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">// any instructions that use a different numbering scheme for registers in</i></td></tr>
<tr><th id="400">400</th><td><i  data-doc="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">// different operands.</i></td></tr>
<tr><th id="401">401</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE" title='getOpIdxForMO' data-type='unsigned int getOpIdxForMO(const llvm::MCInst &amp; MI, const llvm::MCOperand &amp; MO)' data-ref="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">getOpIdxForMO</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="125MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="125MI" data-ref-filename="125MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="126MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="126MO" data-ref-filename="126MO">MO</dfn>) {</td></tr>
<tr><th id="402">402</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="127i" title='i' data-type='unsigned int' data-ref="127i" data-ref-filename="127i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#127i" title='i' data-ref="127i" data-ref-filename="127i">i</a> &lt; <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#127i" title='i' data-ref="127i" data-ref-filename="127i">i</a>++) {</td></tr>
<tr><th id="403">403</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="128Op" title='Op' data-type='const llvm::MCOperand &amp;' data-ref="128Op" data-ref-filename="128Op">Op</dfn> = <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj" data-ref-filename="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#127i" title='i' data-ref="127i" data-ref-filename="127i">i</a>);</td></tr>
<tr><th id="404">404</th><td>    <b>if</b> (&amp;<a class="local col8 ref" href="#128Op" title='Op' data-ref="128Op" data-ref-filename="128Op">Op</a> == &amp;<a class="local col6 ref" href="#126MO" title='MO' data-ref="126MO" data-ref-filename="126MO">MO</a>)</td></tr>
<tr><th id="405">405</th><td>      <b>return</b> <a class="local col7 ref" href="#127i" title='i' data-ref="127i" data-ref-filename="127i">i</a>;</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"This operand is not part of this instruction"</q>);</td></tr>
<tr><th id="408">408</th><td>  <b>return</b> ~<var>0U</var>; <i>// Silence any warnings about no return.</i></td></tr>
<tr><th id="409">409</th><td>}</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::</td></tr>
<tr><th id="412">412</th><td><dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getMachineOpValue' data-ref="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getMachineOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="129MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="129MI" data-ref-filename="129MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="130MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="130MO" data-ref-filename="130MO">MO</dfn>,</td></tr>
<tr><th id="413">413</th><td>                  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="131Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="131Fixups" data-ref-filename="131Fixups">Fixups</dfn>,</td></tr>
<tr><th id="414">414</th><td>                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="132STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="132STI" data-ref-filename="132STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="415">415</th><td>  <b>if</b> (<a class="local col0 ref" href="#130MO" title='MO' data-ref="130MO" data-ref-filename="130MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv" data-ref-filename="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="416">416</th><td>    <i>// MTOCRF/MFOCRF should go through get_crbitm_encoding for the CR operand.</i></td></tr>
<tr><th id="417">417</th><td><i>    // The GPR operand should come through here though.</i></td></tr>
<tr><th id="418">418</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MI.getOpcode() != PPC::MTOCRF &amp;&amp; MI.getOpcode() != PPC::MTOCRF8 &amp;&amp;</td></tr>
<tr><th id="419">419</th><td>            MI.getOpcode() != PPC::MFOCRF &amp;&amp; MI.getOpcode() != PPC::MFOCRF8) ||</td></tr>
<tr><th id="420">420</th><td>           MO.getReg() &lt; PPC::CR0 || MO.getReg() &gt; PPC::CR7);</td></tr>
<tr><th id="421">421</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="133OpNo" title='OpNo' data-type='unsigned int' data-ref="133OpNo" data-ref-filename="133OpNo">OpNo</dfn> = <a class="tu ref fn" href="#_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE" title='getOpIdxForMO' data-use='c' data-ref="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE" data-ref-filename="_ZL13getOpIdxForMORKN4llvm6MCInstERKNS_9MCOperandE">getOpIdxForMO</a>(<a class="local col9 ref" href="#129MI" title='MI' data-ref="129MI" data-ref-filename="129MI">MI</a>, <a class="local col0 ref" href="#130MO" title='MO' data-ref="130MO" data-ref-filename="130MO">MO</a>);</td></tr>
<tr><th id="422">422</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="134Reg" title='Reg' data-type='unsigned int' data-ref="134Reg" data-ref-filename="134Reg">Reg</dfn> =</td></tr>
<tr><th id="423">423</th><td>      <a class="type" href="../PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<a class="ref fn" href="../PPCInstrInfo.h.html#_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj" title='llvm::PPCInstrInfo::getRegNumForOperand' data-ref="_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj" data-ref-filename="_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj">getRegNumForOperand</a>(<a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::MCII" title='llvm::PPCMCCodeEmitter::MCII' data-ref="llvm::PPCMCCodeEmitter::MCII" data-ref-filename="llvm..PPCMCCodeEmitter..MCII">MCII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#129MI" title='MI' data-ref="129MI" data-ref-filename="129MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()),</td></tr>
<tr><th id="424">424</th><td>                                        <a class="local col0 ref" href="#130MO" title='MO' data-ref="130MO" data-ref-filename="130MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv" data-ref-filename="_ZNK4llvm9MCOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#133OpNo" title='OpNo' data-ref="133OpNo" data-ref-filename="133OpNo">OpNo</a>);</td></tr>
<tr><th id="425">425</th><td>    <b>return</b> <a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::CTX" title='llvm::PPCMCCodeEmitter::CTX' data-ref="llvm::PPCMCCodeEmitter::CTX" data-ref-filename="llvm..PPCMCCodeEmitter..CTX">CTX</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv" data-ref-filename="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col4 ref" href="#134Reg" title='Reg' data-ref="134Reg" data-ref-filename="134Reg">Reg</a>);</td></tr>
<tr><th id="426">426</th><td>  }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isImm() &amp;&amp;</td></tr>
<tr><th id="429">429</th><td>         <q>"Relocation required in an instruction that we cannot encode!"</q>);</td></tr>
<tr><th id="430">430</th><td>  <b>return</b> <a class="local col0 ref" href="#130MO" title='MO' data-ref="130MO" data-ref-filename="130MO">MO</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv" data-ref-filename="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="431">431</th><td>}</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><em>void</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::encodeInstruction' data-ref="_ZNK4llvm16PPCMCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeInstruction</dfn>(</td></tr>
<tr><th id="434">434</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="135MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="135MI" data-ref-filename="135MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="136OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="136OS" data-ref-filename="136OS">OS</dfn>, <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup" data-ref-filename="llvm..MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="137Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="137Fixups" data-ref-filename="137Fixups">Fixups</dfn>,</td></tr>
<tr><th id="435">435</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="138STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="138STI" data-ref-filename="138STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="436">436</th><td>  <a class="member fn" href="../../../../../build/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.html#_ZNK4llvm16PPCMCCodeEmitter27verifyInstructionPredicatesERKNS_6MCInstERKNS_13FeatureBitsetE" title='llvm::PPCMCCodeEmitter::verifyInstructionPredicates' data-ref="_ZNK4llvm16PPCMCCodeEmitter27verifyInstructionPredicatesERKNS_6MCInstERKNS_13FeatureBitsetE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter27verifyInstructionPredicatesERKNS_6MCInstERKNS_13FeatureBitsetE">verifyInstructionPredicates</a>(<a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI" data-ref-filename="135MI">MI</a>,</td></tr>
<tr><th id="437">437</th><td>                              <a class="member fn" href="../../../../../build/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.html#_ZNK4llvm16PPCMCCodeEmitter24computeAvailableFeaturesERKNS_13FeatureBitsetE" title='llvm::PPCMCCodeEmitter::computeAvailableFeatures' data-ref="_ZNK4llvm16PPCMCCodeEmitter24computeAvailableFeaturesERKNS_13FeatureBitsetE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter24computeAvailableFeaturesERKNS_13FeatureBitsetE">computeAvailableFeatures</a>(<a class="local col8 ref" href="#138STI" title='STI' data-ref="138STI" data-ref-filename="138STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()));</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="139Bits" title='Bits' data-type='uint64_t' data-ref="139Bits" data-ref-filename="139Bits">Bits</dfn> = <a class="member fn" href="../../../../../build/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.html#_ZNK4llvm16PPCMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::PPCMCCodeEmitter::getBinaryCodeForInstr' data-ref="_ZNK4llvm16PPCMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI" data-ref-filename="135MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#137Fixups" title='Fixups' data-ref="137Fixups" data-ref-filename="137Fixups">Fixups</a></span>, <a class="local col8 ref" href="#138STI" title='STI' data-ref="138STI" data-ref-filename="138STI">STI</a>);</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <i>// Output the constant in big/little endian byte order.</i></td></tr>
<tr><th id="442">442</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="140Size" title='Size' data-type='unsigned int' data-ref="140Size" data-ref-filename="140Size">Size</dfn> = <a class="member fn" href="#_ZNK4llvm16PPCMCCodeEmitter18getInstSizeInBytesERKNS_6MCInstE" title='llvm::PPCMCCodeEmitter::getInstSizeInBytes' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getInstSizeInBytesERKNS_6MCInstE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter18getInstSizeInBytesERKNS_6MCInstE">getInstSizeInBytes</a>(<a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI" data-ref-filename="135MI">MI</a>);</td></tr>
<tr><th id="443">443</th><td>  <span class="namespace">support::</span><a class="type" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::endianness" title='llvm::support::endianness' data-ref="llvm::support::endianness" data-ref-filename="llvm..support..endianness">endianness</a> <dfn class="local col1 decl" id="141E" title='E' data-type='support::endianness' data-ref="141E" data-ref-filename="141E">E</dfn> = <a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::IsLittleEndian" title='llvm::PPCMCCodeEmitter::IsLittleEndian' data-ref="llvm::PPCMCCodeEmitter::IsLittleEndian" data-ref-filename="llvm..PPCMCCodeEmitter..IsLittleEndian">IsLittleEndian</a> ? <span class="namespace">support::</span><a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::little" title='llvm::support::little' data-ref="llvm::support::little" data-ref-filename="llvm..support..little">little</a> : <span class="namespace">support::</span><a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::big" title='llvm::support::big' data-ref="llvm::support::big" data-ref-filename="llvm..support..big">big</a>;</td></tr>
<tr><th id="444">444</th><td>  <b>switch</b> (<a class="local col0 ref" href="#140Size" title='Size' data-ref="140Size" data-ref-filename="140Size">Size</a>) {</td></tr>
<tr><th id="445">445</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="446">446</th><td>    <b>break</b>;</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="448">448</th><td>    <span class="namespace">support::endian::</span><a class="ref fn" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" data-ref-filename="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#136OS" title='OS' data-ref="136OS" data-ref-filename="136OS">OS</a></span>, <a class="local col9 ref" href="#139Bits" title='Bits' data-ref="139Bits" data-ref-filename="139Bits">Bits</a>, <a class="local col1 ref" href="#141E" title='E' data-ref="141E" data-ref-filename="141E">E</a>);</td></tr>
<tr><th id="449">449</th><td>    <b>break</b>;</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="451">451</th><td>    <i>// If we emit a pair of instructions, the first one is</i></td></tr>
<tr><th id="452">452</th><td><i>    // always in the top 32 bits, even on little-endian.</i></td></tr>
<tr><th id="453">453</th><td>    <span class="namespace">support::endian::</span><a class="ref fn" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" data-ref-filename="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#136OS" title='OS' data-ref="136OS" data-ref-filename="136OS">OS</a></span>, <a class="local col9 ref" href="#139Bits" title='Bits' data-ref="139Bits" data-ref-filename="139Bits">Bits</a> &gt;&gt; <var>32</var>, <a class="local col1 ref" href="#141E" title='E' data-ref="141E" data-ref-filename="141E">E</a>);</td></tr>
<tr><th id="454">454</th><td>    <span class="namespace">support::endian::</span><a class="ref fn" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" data-ref-filename="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="local col6 ref" href="#136OS" title='OS' data-ref="136OS" data-ref-filename="136OS">OS</a></span>, <a class="local col9 ref" href="#139Bits" title='Bits' data-ref="139Bits" data-ref-filename="139Bits">Bits</a>, <a class="local col1 ref" href="#141E" title='E' data-ref="141E" data-ref-filename="141E">E</a>);</td></tr>
<tr><th id="455">455</th><td>    <b>break</b>;</td></tr>
<tr><th id="456">456</th><td>  <b>default</b>:</td></tr>
<tr><th id="457">457</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid instruction size"</q>);</td></tr>
<tr><th id="458">458</th><td>  }</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <a class="ref fn" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#34" title='MCNumEmitted' data-ref="MCNumEmitted" data-ref-filename="MCNumEmitted">MCNumEmitted</a>; <i>// Keep track of the # of mi's emitted.</i></td></tr>
<tr><th id="461">461</th><td>}</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i>// Get the number of bytes used to encode the given MCInst.</i></td></tr>
<tr><th id="464">464</th><td><em>unsigned</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter18getInstSizeInBytesERKNS_6MCInstE" title='llvm::PPCMCCodeEmitter::getInstSizeInBytes' data-ref="_ZNK4llvm16PPCMCCodeEmitter18getInstSizeInBytesERKNS_6MCInstE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter18getInstSizeInBytesERKNS_6MCInstE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="142MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="142MI" data-ref-filename="142MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="465">465</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143Opcode" title='Opcode' data-type='unsigned int' data-ref="143Opcode" data-ref-filename="143Opcode">Opcode</dfn> = <a class="local col2 ref" href="#142MI" title='MI' data-ref="142MI" data-ref-filename="142MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="466">466</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="144Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="144Desc" data-ref-filename="144Desc">Desc</dfn> = <a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::MCII" title='llvm::PPCMCCodeEmitter::MCII' data-ref="llvm::PPCMCCodeEmitter::MCII" data-ref-filename="llvm..PPCMCCodeEmitter..MCII">MCII</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#143Opcode" title='Opcode' data-ref="143Opcode" data-ref-filename="143Opcode">Opcode</a>);</td></tr>
<tr><th id="467">467</th><td>  <b>return</b> <a class="local col4 ref" href="#144Desc" title='Desc' data-ref="144Desc" data-ref-filename="144Desc">Desc</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><em>bool</em> <a class="type" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter" title='llvm::PPCMCCodeEmitter' data-ref="llvm::PPCMCCodeEmitter" data-ref-filename="llvm..PPCMCCodeEmitter">PPCMCCodeEmitter</a>::<dfn class="decl def fn" id="_ZNK4llvm16PPCMCCodeEmitter21isPrefixedInstructionERKNS_6MCInstE" title='llvm::PPCMCCodeEmitter::isPrefixedInstruction' data-ref="_ZNK4llvm16PPCMCCodeEmitter21isPrefixedInstructionERKNS_6MCInstE" data-ref-filename="_ZNK4llvm16PPCMCCodeEmitter21isPrefixedInstructionERKNS_6MCInstE">isPrefixedInstruction</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="145MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="145MI" data-ref-filename="145MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="471">471</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="146Opcode" title='Opcode' data-type='unsigned int' data-ref="146Opcode" data-ref-filename="146Opcode">Opcode</dfn> = <a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI" data-ref-filename="145MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="472">472</th><td>  <em>const</em> <a class="type" href="../PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a> *<dfn class="local col7 decl" id="147InstrInfo" title='InstrInfo' data-type='const llvm::PPCInstrInfo *' data-ref="147InstrInfo" data-ref-filename="147InstrInfo">InstrInfo</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>*&gt;(&amp;<a class="member field" href="PPCMCCodeEmitter.h.html#llvm::PPCMCCodeEmitter::MCII" title='llvm::PPCMCCodeEmitter::MCII' data-ref="llvm::PPCMCCodeEmitter::MCII" data-ref-filename="llvm..PPCMCCodeEmitter..MCII">MCII</a>);</td></tr>
<tr><th id="473">473</th><td>  <b>return</b> <a class="local col7 ref" href="#147InstrInfo" title='InstrInfo' data-ref="147InstrInfo" data-ref-filename="147InstrInfo">InstrInfo</a>-&gt;<a class="ref fn" href="../PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo10isPrefixedEj" title='llvm::PPCInstrInfo::isPrefixed' data-ref="_ZNK4llvm12PPCInstrInfo10isPrefixedEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo10isPrefixedEj">isPrefixed</a>(<a class="local col6 ref" href="#146Opcode" title='Opcode' data-ref="146Opcode" data-ref-filename="146Opcode">Opcode</a>);</td></tr>
<tr><th id="474">474</th><td>}</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/ENABLE_INSTR_PREDICATE_VERIFIER" data-ref="_M/ENABLE_INSTR_PREDICATE_VERIFIER">ENABLE_INSTR_PREDICATE_VERIFIER</dfn></u></td></tr>
<tr><th id="477">477</th><td><u>#include <a href="../../../../../build/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.html">"PPCGenMCCodeEmitter.inc"</a></u></td></tr>
<tr><th id="478">478</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>