#include <dt-bindings/clock/jz4780-cgu.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "ingenic,jz4780";

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "ingenic,xburst";
			reg = <0>;
		};

		cpu1: cpu@1 {
			compatible = "ingenic,xburst";
			reg = <1>;
			clocks = <&cgu JZ4780_CLK_CORE1>;
		};
	};

	cpuintc: interrupt-controller {
		#address-cells = <0>;
		#interrupt-cells = <1>;
		interrupt-controller;
		compatible = "mti,cpu-interrupt-controller";
	};

	intc: interrupt-controller@10001000 {
		compatible = "ingenic,jz4780-intc";
		reg = <0x10001000 0x50>;

		interrupt-controller;
		#interrupt-cells = <1>;

		interrupt-parent = <&cpuintc>;
		interrupts = <2>;
	};

	ext: ext {
		compatible = "fixed-clock";
		#clock-cells = <0>;
	};

	rtc: rtc {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <32768>;
	};

	cgu: jz4780-cgu@10000000 {
		compatible = "ingenic,jz4780-cgu";
		reg = <0x10000000 0x100>;

		clocks = <&ext>, <&rtc>;
		clock-names = "ext", "rtc";

		#clock-cells = <1>;
	};

	pinctrl@0x10010000 {
		compatible = "ingenic,jz4780-pinctrl";
		reg = <0x10010000 0x600>;

		gpa: gpa {
			gpio-controller;
			#gpio-cells = <2>;

			interrupt-controller;
			#interrupt-cells = <2>;

			interrupt-parent = <&intc>;
			interrupts = <17>;

			ingenic,pull-ups = <0x3fffffff>;
		};

		gpb: gpb {
			gpio-controller;
			#gpio-cells = <2>;

			interrupt-controller;
			#interrupt-cells = <2>;

			interrupt-parent = <&intc>;
			interrupts = <16>;

			ingenic,pull-downs = <0x000f0c03>;
			ingenic,pull-ups   = <0xfff0030c>;
		};

		gpc: gpc {
			gpio-controller;
			#gpio-cells = <2>;

			interrupt-controller;
			#interrupt-cells = <2>;

			interrupt-parent = <&intc>;
			interrupts = <15>;

			ingenic,pull-ups = <0xffffffff>;
		};

		gpd: gpd {
			gpio-controller;
			#gpio-cells = <2>;

			interrupt-controller;
			#interrupt-cells = <2>;

			interrupt-parent = <&intc>;
			interrupts = <14>;

			ingenic,pull-downs = <0x0000b000>;
			ingenic,pull-ups   = <0xffff4fff>;
		};

		gpe: gpe {
			gpio-controller;
			#gpio-cells = <2>;

			interrupt-controller;
			#interrupt-cells = <2>;

			interrupt-parent = <&intc>;
			interrupts = <13>;

			ingenic,pull-downs = <0x00000483>;
			ingenic,pull-ups   = <0xfffffb7c>;
		};

		gpf: gpf {
			gpio-controller;
			#gpio-cells = <2>;

			interrupt-controller;
			#interrupt-cells = <2>;

			interrupt-parent = <&intc>;
			interrupts = <12>;

			ingenic,pull-downs = <0x00580ff0>;
			ingenic,pull-ups   = <0xffa7f00f>;
		};

		pincfg_nobias: nobias {
			bias-disable;
		};

		pincfg_pull_up: pull_up {
			bias-pull-up;
		};

		pincfg_pull_down: pull_down {
			bias-pull-down;
		};

		pinfunc_uart0: uart0 {
			pins_uart0_data: uart0-data {
				ingenic,pins = <&gpf  0 0 &pincfg_pull_up  /* rxd */
						&gpf  3 0 &pincfg_nobias>; /* txd */
			};

			pins_uart0_dataplusflow: uart0-dataplusflow {
				ingenic,pins = <&gpf  0 0 &pincfg_pull_up  /* rxd */
						&gpf  1 0 &pincfg_nobias   /* cts */
						&gpf  2 0 &pincfg_nobias   /* rts */
						&gpf  3 0 &pincfg_nobias>; /* txd */
			};
		};

		pinfunc_uart2: uart2 {
			pins_uart2_data: uart2-data {
				ingenic,pins = <&gpd  6 1 &pincfg_nobias  /* rxd */
						&gpd  7 1 &pincfg_nobias>; /* txd */
			};

			pins_uart2_dataplusflow: uart2-dataplusflow {
				ingenic,pins = <&gpd  6 1 &pincfg_nobias  /* rxd */
						&gpd  5 1 &pincfg_nobias   /* cts */
						&gpd  4 1 &pincfg_nobias   /* rts */
						&gpd  7 1 &pincfg_nobias>; /* txd */
			};
		};

		pinfunc_uart3: uart3 {
			pins_uart3_data: uart3-data {
				ingenic,pins = <&gpd 12 0 &pincfg_pull_down /* rxd */
						&gpe  5 1 &pincfg_nobias>;  /* txd */
			};

			pins_uart3_dataplusflow: uart3-dataplusflow {
				ingenic,pins = <&gpd 12 0 &pincfg_pull_down /* rxd */
						&gpe  5 1 &pincfg_nobias    /* txd */
						&gpe  8 0 &pincfg_nobias    /* cts */
						&gpe  9 0 &pincfg_nobias>;  /* rts */
			};
		};

		pinfunc_uart4: uart4 {
			pins_uart4_data: uart4-data {
				ingenic,pins = <&gpc 20 2 &pincfg_pull_up   /* rxd */
						&gpc 10 2 &pincfg_nobias>;  /* txd */
			};
		};

		pinfunc_msc0: msc0 {
			pins_msc0_pa: msc0-pa {
				ingenic,pins = <&gpa  4 1 &pincfg_nobias   /* d4 */
						&gpa  5 1 &pincfg_nobias   /* d5 */
						&gpa  6 1 &pincfg_nobias   /* d6 */
						&gpa  7 1 &pincfg_nobias   /* d7 */
						&gpa 18 1 &pincfg_nobias   /* clk */
						&gpa 19 1 &pincfg_nobias   /* cmd */
						&gpa 20 1 &pincfg_nobias   /* d0 */
						&gpa 21 1 &pincfg_nobias   /* d1 */
						&gpa 22 1 &pincfg_nobias   /* d2 */
						&gpa 23 1 &pincfg_nobias   /* d3 */
						&gpa 24 1 &pincfg_nobias>; /* rst */
			};

			pins_msc0_pe: msc0-pe {
				ingenic,pins = <&gpe 20 0 &pincfg_nobias   /* d0 */
						&gpe 21 0 &pincfg_nobias   /* d1 */
						&gpe 22 0 &pincfg_nobias   /* d2 */
						&gpe 23 0 &pincfg_nobias   /* d3 */
						&gpe 28 0 &pincfg_nobias   /* clk */
						&gpe 29 0 &pincfg_nobias>; /* cmd */
			};
		};

		pinfunc_msc1: msc1 {
			pins_msc1_pd: msc1-pd {
				ingenic,pins = <&gpd 20 0 &pincfg_nobias   /* d0 */
						&gpd 21 0 &pincfg_nobias   /* d1 */
						&gpd 22 0 &pincfg_nobias   /* d2 */
						&gpd 23 0 &pincfg_nobias   /* d3 */
						&gpd 24 0 &pincfg_nobias   /* clk */
						&gpd 25 0 &pincfg_nobias>; /* cmd */
			};

			pins_msc1_pe: msc1-pe {
				ingenic,pins = <&gpe 20 1 &pincfg_nobias   /* d0 */
						&gpe 21 1 &pincfg_nobias   /* d1 */
						&gpe 22 1 &pincfg_nobias   /* d2 */
						&gpe 23 1 &pincfg_nobias   /* d3 */
						&gpe 28 1 &pincfg_nobias   /* clk */
						&gpe 29 1 &pincfg_nobias>; /* cmd */
			};
		};

		pinfunc_nemc: nemc {
			pins_nemc_data: nemc-data {
				ingenic,pins = <&gpa 0 0 &pincfg_nobias    /* sd0 */
						&gpa 1 0 &pincfg_nobias    /* sd1 */
						&gpa 2 0 &pincfg_nobias    /* sd2 */
						&gpa 3 0 &pincfg_nobias    /* sd3 */
						&gpa 4 0 &pincfg_nobias    /* sd4 */
						&gpa 5 0 &pincfg_nobias    /* sd5 */
						&gpa 6 0 &pincfg_nobias    /* sd6 */
						&gpa 7 0 &pincfg_nobias>;  /* sd7 */
			};

			pins_nemc_cle_ale: nemc-cle-ale {
				ingenic,pins = <&gpb 0 0 &pincfg_nobias    /* sa0_cl */
						&gpb 1 0 &pincfg_nobias>;  /* sa1_al */
			};

			pins_nemc_addr: nemc-addr {
				ingenic,pins = <&gpb 0 0 &pincfg_nobias    /* sa0_cl */
						&gpb 1 0 &pincfg_nobias    /* sa1_al */
						&gpb 2 0 &pincfg_nobias    /* sa2 */
						&gpb 3 0 &pincfg_nobias    /* sa3 */
						&gpb 4 0 &pincfg_nobias    /* sa4 */
						&gpb 5 0 &pincfg_nobias>;  /* sa5 */
			};

			pins_nemc_rd_we: nemc-rd-we {
				ingenic,pins = <&gpa 16 0 &pincfg_nobias   /* rd */
						&gpa 17 0 &pincfg_nobias>; /* we */
			};

			pins_nemc_frd_fwe: nemc-frd-fwe {
				ingenic,pins = <&gpa 18 0 &pincfg_nobias   /* rd */
						&gpa 19 0 &pincfg_nobias>; /* we */
			};

			pins_nemc_cs1: nemc-cs1 {
				ingenic,pins = <&gpa 21 0 &pincfg_nobias>; /* cs1 */
			};

			pins_nemc_cs6: nemc-cs6 {
				ingenic,pins = <&gpa 26 0 &pincfg_nobias>; /* cs6 */
			};
		};

		pinfunc_i2c0: i2c0 {
			pins_i2c0_data: i2c0-data{
				ingenic,pins = <&gpd  30 0 &pincfg_nobias  /* sda */
						&gpd  31 0 &pincfg_nobias>; /* sck */
			};
		};

		pinfunc_i2c1: i2c1 {
			pins_i2c1_data: i2c1-data{
				ingenic,pins = <&gpe  30 0 &pincfg_nobias  /* sda */
						&gpe  31 0 &pincfg_nobias>; /* sck */
			};
		};

		pinfunc_i2c2: i2c2 {
			pins_i2c2_data: i2c2-data{
				ingenic,pins = <&gpf  16 2 &pincfg_nobias  /* sda */
						&gpf  17 2 &pincfg_nobias>; /* sck */
			};
		};

		pinfunc_i2c3: i2c3 {
			pins_i2c3_data: i2c3-data{
				ingenic,pins = <&gpd  10 1 &pincfg_nobias  /* sda */
						&gpd  11 1 &pincfg_nobias>; /* sck */
			};
		};

		pinfunc_i2c4: i2c4 {
			pins_i2c4_data: i2c4-data-pe{
				ingenic,pins = <&gpe  12 1 &pincfg_nobias  /* sda */
						&gpe  13 1 &pincfg_nobias>; /* sck */
			};

			pins_i2c4_data_pf: i2c4-data-pf{
				ingenic,pins = <&gpf 25 1 &pincfg_nobias /* hdmi_sda */
						&gpf 24 1 &pincfg_nobias>; /* hdmi_sck */
			};
		};
	};

	uart0: serial@10030000 {
		compatible = "ingenic,jz4780-uart";
		reg = <0x10030000 0x100>;

		interrupt-parent = <&intc>;
		interrupts = <51>;

		clocks = <&ext>, <&cgu JZ4780_CLK_UART0>;
		clock-names = "baud", "module";

		status = "disabled";
	};

	uart1: serial@10031000 {
		compatible = "ingenic,jz4780-uart";
		reg = <0x10031000 0x100>;

		interrupt-parent = <&intc>;
		interrupts = <50>;

		clocks = <&ext>, <&cgu JZ4780_CLK_UART1>;
		clock-names = "baud", "module";

		status = "disabled";
	};

	uart2: serial@10032000 {
		compatible = "ingenic,jz4780-uart";
		reg = <0x10032000 0x100>;

		interrupt-parent = <&intc>;
		interrupts = <49>;

		clocks = <&ext>, <&cgu JZ4780_CLK_UART2>;
		clock-names = "baud", "module";

		status = "disabled";
	};

	uart3: serial@10033000 {
		compatible = "ingenic,jz4780-uart";
		reg = <0x10033000 0x100>;

		interrupt-parent = <&intc>;
		interrupts = <48>;

		clocks = <&ext>, <&cgu JZ4780_CLK_UART3>;
		clock-names = "baud", "module";

		status = "disabled";
	};

	uart4: serial@10034000 {
		compatible = "ingenic,jz4780-uart";
		reg = <0x10034000 0x100>;

		interrupt-parent = <&intc>;
		interrupts = <34>;

		clocks = <&ext>, <&cgu JZ4780_CLK_UART4>;
		clock-names = "baud", "module";

		status = "disabled";
	};

	nemc: nemc@13410000 {
		compatible = "ingenic,jz4780-nemc";
		reg = <0x13410000 0x10000>;
		#address-cells = <2>;
		#size-cells = <1>;
		ranges = <1 0 0x1b000000 0x1000000
			  2 0 0x1a000000 0x1000000
			  3 0 0x19000000 0x1000000
			  4 0 0x18000000 0x1000000
			  5 0 0x17000000 0x1000000
			  6 0 0x16000000 0x1000000>;

		clocks = <&cgu JZ4780_CLK_NEMC>;

		status = "disabled";
	};

	bch: bch@134d0000 {
		compatible = "ingenic,jz4780-bch";
		reg = <0x134d0000 0x10000>;

		clocks = <&cgu JZ4780_CLK_BCH>;

		status = "disabled";
	};
};
