Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\m10brd_r07\max10\wasca_10m08scv4g_with_spi_20190409\wasca.qsys --block-symbol-file --output-directory=D:\m10brd_r07\max10\wasca_10m08scv4g_with_spi_20190409\wasca --family="MAX 10" --part=10M08SCE144C8G
Progress: Loading wasca_10m08scv4g_with_spi_20190409/wasca.qsys
Progress: Reading input file
Progress: Adding abus_slave_0 [abus_slave 1.0]
Progress: Parameterizing module abus_slave_0
Progress: Adding altpll_0 [altpll 15.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 15.1]
Progress: Parameterizing module clk_1
Progress: Adding external_sdram_controller [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module external_sdram_controller
Progress: Adding leds [altera_avalon_pio 15.1]
Progress: Parameterizing module leds
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 15.1.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 15.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding spi_stm32 [altera_avalon_spi 15.1]
Progress: Parameterizing module spi_stm32
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding uart_0 [altera_avalon_uart 15.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\m10brd_r07\max10\wasca_10m08scv4g_with_spi_20190409\wasca.qsys --synthesis=VERILOG --output-directory=D:\m10brd_r07\max10\wasca_10m08scv4g_with_spi_20190409\wasca\synthesis --family="MAX 10" --part=10M08SCE144C8G
Progress: Loading wasca_10m08scv4g_with_spi_20190409/wasca.qsys
Progress: Reading input file
Progress: Adding abus_slave_0 [abus_slave 1.0]
Progress: Parameterizing module abus_slave_0
Progress: Adding altpll_0 [altpll 15.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 15.1]
Progress: Parameterizing module clk_1
Progress: Adding external_sdram_controller [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module external_sdram_controller
Progress: Adding leds [altera_avalon_pio 15.1]
Progress: Parameterizing module leds
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 15.1.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 15.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding spi_stm32 [altera_avalon_spi 15.1]
Progress: Parameterizing module spi_stm32
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Adding uart_0 [altera_avalon_uart 15.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: wasca: Generating wasca "wasca" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux_001.sink6
Warning: wasca: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: wasca: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: abus_slave_0: "wasca" instantiated abus_slave "abus_slave_0"
Info: altpll_0: "wasca" instantiated altpll "altpll_0"
Info: external_sdram_controller: Starting RTL generation for module 'wasca_external_sdram_controller'
Info: external_sdram_controller:   Generation command is [exec D:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.1/quartus/bin64/perl/lib -I D:/altera/15.1/quartus/sopc_builder/bin/europa -I D:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.1/quartus/sopc_builder/bin -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=wasca_external_sdram_controller --dir=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0004_external_sdram_controller_gen/ --quartus_dir=D:/altera/15.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0004_external_sdram_controller_gen//wasca_external_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: external_sdram_controller: Done RTL generation for module 'wasca_external_sdram_controller'
Info: external_sdram_controller: "wasca" instantiated altera_avalon_new_sdram_controller "external_sdram_controller"
Info: leds: Starting RTL generation for module 'wasca_leds'
Info: leds:   Generation command is [exec D:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.1/quartus/bin64/perl/lib -I D:/altera/15.1/quartus/sopc_builder/bin/europa -I D:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.1/quartus/sopc_builder/bin -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=wasca_leds --dir=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0005_leds_gen/ --quartus_dir=D:/altera/15.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0005_leds_gen//wasca_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'wasca_leds'
Info: leds: "wasca" instantiated altera_avalon_pio "leds"
Info: nios2_gen2_0: "wasca" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "wasca" instantiated altera_onchip_flash "onchip_flash_0"
Info: onchip_memory2_0: Starting RTL generation for module 'wasca_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.1/quartus/bin64/perl/lib -I D:/altera/15.1/quartus/sopc_builder/bin/europa -I D:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.1/quartus/sopc_builder/bin -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=wasca_onchip_memory2_0 --dir=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0007_onchip_memory2_0_gen/ --quartus_dir=D:/altera/15.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0007_onchip_memory2_0_gen//wasca_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'wasca_onchip_memory2_0'
Info: onchip_memory2_0: "wasca" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: performance_counter_0: Starting RTL generation for module 'wasca_performance_counter_0'
Info: performance_counter_0:   Generation command is [exec D:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.1/quartus/bin64/perl/lib -I D:/altera/15.1/quartus/sopc_builder/bin/europa -I D:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.1/quartus/sopc_builder/bin -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=wasca_performance_counter_0 --dir=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0008_performance_counter_0_gen/ --quartus_dir=D:/altera/15.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0008_performance_counter_0_gen//wasca_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter_0: Done RTL generation for module 'wasca_performance_counter_0'
Info: performance_counter_0: "wasca" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: spi_stm32: Starting RTL generation for module 'wasca_spi_stm32'
Info: spi_stm32:   Generation command is [exec D:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.1/quartus/bin64/perl/lib -I D:/altera/15.1/quartus/sopc_builder/bin/europa -I D:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.1/quartus/sopc_builder/bin -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=wasca_spi_stm32 --dir=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0009_spi_stm32_gen/ --quartus_dir=D:/altera/15.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0009_spi_stm32_gen//wasca_spi_stm32_component_configuration.pl  --do_build_sim=0  ]
Info: spi_stm32: Done RTL generation for module 'wasca_spi_stm32'
Info: spi_stm32: "wasca" instantiated altera_avalon_spi "spi_stm32"
Info: switches: Starting RTL generation for module 'wasca_switches'
Info: switches:   Generation command is [exec D:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.1/quartus/bin64/perl/lib -I D:/altera/15.1/quartus/sopc_builder/bin/europa -I D:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.1/quartus/sopc_builder/bin -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=wasca_switches --dir=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0010_switches_gen/ --quartus_dir=D:/altera/15.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0010_switches_gen//wasca_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'wasca_switches'
Info: switches: "wasca" instantiated altera_avalon_pio "switches"
Info: uart_0: Starting RTL generation for module 'wasca_uart_0'
Info: uart_0:   Generation command is [exec D:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.1/quartus/bin64/perl/lib -I D:/altera/15.1/quartus/sopc_builder/bin/europa -I D:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.1/quartus/sopc_builder/bin -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=wasca_uart_0 --dir=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0011_uart_0_gen/ --quartus_dir=D:/altera/15.1/quartus --verilog --config=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0011_uart_0_gen//wasca_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'wasca_uart_0'
Info: uart_0: "wasca" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "wasca" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "wasca" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "wasca" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'wasca_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/altera/15.1/quartus/bin64//eperlcmd.exe -I D:/altera/15.1/quartus/bin64//perl/lib -I D:/altera/15.1/quartus/sopc_builder/bin/europa -I D:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.1/quartus/sopc_builder/bin -I D:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=wasca_nios2_gen2_0_cpu --dir=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0014_cpu_gen/ --quartus_bindir=D:/altera/15.1/quartus/bin64/ --verilog --config=C:/Users/user/AppData/Local/Temp/alt7994_5342050786856529302.dir/0014_cpu_gen//wasca_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.04.09 08:56:45 (*) Starting Nios II generation
Info: cpu: # 2019.04.09 08:56:45 (*)   Checking for plaintext license.
Info: cpu: # 2019.04.09 08:56:46 (*)   Couldn't query license setup in Quartus directory D:/altera/15.1/quartus/bin64/
Info: cpu: # 2019.04.09 08:56:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.04.09 08:56:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.04.09 08:56:46 (*)   Plaintext license not found.
Info: cpu: # 2019.04.09 08:56:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.04.09 08:56:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.04.09 08:56:46 (*)   Creating all objects for CPU
Info: cpu: # 2019.04.09 08:56:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.04.09 08:56:49 (*)   Creating plain-text RTL
Info: cpu: # 2019.04.09 08:56:52 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'wasca_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: abus_slave_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "abus_slave_0_avalon_master_translator"
Info: external_sdram_controller_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "external_sdram_controller_s1_translator"
Info: abus_slave_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "abus_slave_0_avalon_master_agent"
Info: external_sdram_controller_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "external_sdram_controller_s1_agent"
Info: external_sdram_controller_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "external_sdram_controller_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: external_sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "external_sdram_controller_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/m10brd_r07/max10/wasca_10m08scv4g_with_spi_20190409/wasca/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/m10brd_r07/max10/wasca_10m08scv4g_with_spi_20190409/wasca/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file D:/m10brd_r07/max10/wasca_10m08scv4g_with_spi_20190409/wasca/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/m10brd_r07/max10/wasca_10m08scv4g_with_spi_20190409/wasca/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/m10brd_r07/max10/wasca_10m08scv4g_with_spi_20190409/wasca/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/m10brd_r07/max10/wasca_10m08scv4g_with_spi_20190409/wasca/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter"
Info: Reusing file D:/m10brd_r07/max10/wasca_10m08scv4g_with_spi_20190409/wasca/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/m10brd_r07/max10/wasca_10m08scv4g_with_spi_20190409/wasca/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/m10brd_r07/max10/wasca_10m08scv4g_with_spi_20190409/wasca/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: wasca: Done "wasca" with 49 modules, 78 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
