<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3801" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3801{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3801{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3801{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3801{left:70px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t5_3801{left:70px;bottom:877px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t6_3801{left:70px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3801{left:70px;bottom:342px;letter-spacing:0.13px;}
#t8_3801{left:156px;bottom:342px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t9_3801{left:70px;bottom:317px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ta_3801{left:70px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3801{left:70px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3801{left:70px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_3801{left:70px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3801{left:70px;bottom:226px;letter-spacing:-0.16px;word-spacing:-0.82px;}
#tf_3801{left:70px;bottom:209px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#tg_3801{left:70px;bottom:184px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#th_3801{left:70px;bottom:168px;letter-spacing:-0.17px;word-spacing:-1.24px;}
#ti_3801{left:70px;bottom:151px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_3801{left:70px;bottom:134px;letter-spacing:-0.22px;word-spacing:-0.43px;}
#tk_3801{left:296px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#tl_3801{left:391px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.04px;}
#tm_3801{left:77px;bottom:1063px;letter-spacing:-0.11px;}
#tn_3801{left:301px;bottom:1063px;letter-spacing:-0.12px;}
#to_3801{left:77px;bottom:1039px;letter-spacing:-0.14px;}
#tp_3801{left:301px;bottom:1039px;letter-spacing:-0.12px;}
#tq_3801{left:77px;bottom:1014px;letter-spacing:-0.14px;}
#tr_3801{left:301px;bottom:1014px;letter-spacing:-0.11px;}
#ts_3801{left:301px;bottom:993px;letter-spacing:-0.12px;word-spacing:-0.12px;}
#tt_3801{left:301px;bottom:972px;letter-spacing:-0.11px;}
#tu_3801{left:301px;bottom:950px;letter-spacing:-0.12px;}
#tv_3801{left:301px;bottom:929px;letter-spacing:-0.12px;}
#tw_3801{left:174px;bottom:395px;letter-spacing:0.12px;word-spacing:0.03px;}
#tx_3801{left:276px;bottom:395px;letter-spacing:0.13px;word-spacing:0.01px;}
#ty_3801{left:661px;bottom:814px;}
#tz_3801{left:743px;bottom:814px;}
#t10_3801{left:757px;bottom:814px;}
#t11_3801{left:292px;bottom:814px;letter-spacing:0.46px;}
#t12_3801{left:309px;bottom:814px;letter-spacing:0.48px;word-spacing:-0.2px;}
#t13_3801{left:157px;bottom:574px;letter-spacing:0.11px;word-spacing:-0.74px;}
#t14_3801{left:157px;bottom:524px;letter-spacing:0.13px;word-spacing:-0.75px;}
#t15_3801{left:157px;bottom:500px;letter-spacing:0.13px;word-spacing:-0.75px;}
#t16_3801{left:157px;bottom:596px;letter-spacing:0.11px;word-spacing:-0.74px;}
#t17_3801{left:412px;bottom:814px;}
#t18_3801{left:481px;bottom:814px;letter-spacing:0.46px;}
#t19_3801{left:497px;bottom:814px;letter-spacing:0.49px;}
#t1a_3801{left:241px;bottom:434px;letter-spacing:0.01px;}
#t1b_3801{left:375px;bottom:435px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1c_3801{left:159px;bottom:664px;letter-spacing:0.09px;word-spacing:0.21px;}
#t1d_3801{left:159px;bottom:686px;letter-spacing:0.08px;word-spacing:0.21px;}
#t1e_3801{left:686px;bottom:771px;}
#t1f_3801{left:701px;bottom:771px;}
#t1g_3801{left:715px;bottom:771px;}
#t1h_3801{left:427px;bottom:773px;}
#t1i_3801{left:442px;bottom:773px;}
#t1j_3801{left:456px;bottom:773px;}
#t1k_3801{left:157px;bottom:546px;letter-spacing:0.09px;word-spacing:0.21px;}
#t1l_3801{left:157px;bottom:617px;letter-spacing:0.17px;word-spacing:-1.7px;}

.s1_3801{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3801{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3801{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3801{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3801{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_3801{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3801{font-size:9px;font-family:Arial_b5v;color:#000;}
.s8_3801{font-size:12px;font-family:Arial_b5v;color:#000;}
.s9_3801{font-size:12px;font-family:Arial_b6v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3801" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: Arial_b6v;
	src: url("fonts/Arial_b6v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3801Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3801" style="-webkit-user-select: none;"><object width="935" height="1210" data="3801/3801.svg" type="image/svg+xml" id="pdf3801" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3801" class="t s1_3801">Vol. 3B </span><span id="t2_3801" class="t s1_3801">20-93 </span>
<span id="t3_3801" class="t s2_3801">PERFORMANCE MONITORING </span>
<span id="t4_3801" class="t s3_3801">When PEBS_OUTPUT is set to 01B, the DS Management Area is not used and need not be configured. Instead, the </span>
<span id="t5_3801" class="t s3_3801">output mechanism is configured through IA32_RTIT_CTL and other Intel PT MSRs, while counter reload values are </span>
<span id="t6_3801" class="t s3_3801">configured in the MSR_RELOAD_PMCx MSRs. Details on configuring Intel PT can be found in Section 33.2.7. </span>
<span id="t7_3801" class="t s4_3801">20.5.5.2.2 </span><span id="t8_3801" class="t s4_3801">PEBS Record Format in Intel® Processor Trace </span>
<span id="t9_3801" class="t s3_3801">The format of the PEBS record changes when output to Intel PT, as the PEBS state is packetized. Each PEBS </span>
<span id="ta_3801" class="t s3_3801">grouping is emitted as a Block Begin (BBP) and following Block Item (BIP) packets. A PEBS grouping ends when </span>
<span id="tb_3801" class="t s3_3801">either a new PEBS grouping begins (indicated by a BBP packet) or a Block End (BEP) packet is encountered. See </span>
<span id="tc_3801" class="t s3_3801">Section 33.4.1.1 for details of these Intel PT packets. </span>
<span id="td_3801" class="t s3_3801">Because the packet headers describe the state held in the packet payload, PEBS state ordering is not fixed. PEBS </span>
<span id="te_3801" class="t s3_3801">state groupings may be emitted in any order, and the PEBS state elements within those groupings may be emitted </span>
<span id="tf_3801" class="t s3_3801">in any order. Further, there is no packet that provides indication of “Record Format” or “Record Size”. </span>
<span id="tg_3801" class="t s3_3801">If Intel PT tracing is not enabled (IA32_RTIT_STATUS.TriggerEn=0), any PEBS records triggered will be dropped. </span>
<span id="th_3801" class="t s3_3801">PEBS packets do not depend on ContextEn or FilterEn in IA32_RTIT_STATUS, any filtering of PEBS must be enabled </span>
<span id="ti_3801" class="t s3_3801">from within the PerfMon configuration. Counter reload will occur in all scenarios where PEBS is triggered, regard- </span>
<span id="tj_3801" class="t s3_3801">less of TriggerEn. </span>
<span id="tk_3801" class="t s4_3801">Table 20-73. </span><span id="tl_3801" class="t s4_3801">New Fields in IA32_PEBS_ENABLE </span>
<span id="tm_3801" class="t s5_3801">Field </span><span id="tn_3801" class="t s5_3801">Description </span>
<span id="to_3801" class="t s6_3801">PMI_AFTER_EACH_RECORD[60] </span><span id="tp_3801" class="t s6_3801">Pend a PerfMon Interrupt (PMI) after each PEBS event. </span>
<span id="tq_3801" class="t s6_3801">PEBS_OUTPUT[62:61] </span><span id="tr_3801" class="t s6_3801">Specifies PEBS output destination. Encodings: </span>
<span id="ts_3801" class="t s6_3801">00B: DS Save Area. Matches legacy PEBS behavior, output location defined by IA32_DS_AREA. </span>
<span id="tt_3801" class="t s6_3801">01B: Intel PT trace output. </span>
<span id="tu_3801" class="t s6_3801">10B: Reserved. </span>
<span id="tv_3801" class="t s6_3801">11B: Reserved. </span>
<span id="tw_3801" class="t s4_3801">Figure 20-42. </span><span id="tx_3801" class="t s4_3801">IA32_PEBS_ENABLE MSR with PEBS Output to Intel® Processor Trace </span>
<span id="ty_3801" class="t s7_3801">m </span><span id="tz_3801" class="t s7_3801">1 </span><span id="t10_3801" class="t s7_3801">0 </span><span id="t11_3801" class="t s7_3801">63 </span><span id="t12_3801" class="t s7_3801">62 61 60 </span>
<span id="t13_3801" class="t s7_3801">PEBS_EN_FIXED0 (R/W) </span>
<span id="t14_3801" class="t s7_3801">PEBS_EN_PMC1 (R/W) </span>
<span id="t15_3801" class="t s7_3801">PEBS_EN_PMC0 (R/W) </span>
<span id="t16_3801" class="t s7_3801">PEBS_EN_FIXED1 (R/W) </span>
<span id="t17_3801" class="t s7_3801">n </span><span id="t18_3801" class="t s7_3801">32 </span><span id="t19_3801" class="t s7_3801">31 </span>
<span id="t1a_3801" class="t s8_3801">Reserved </span><span id="t1b_3801" class="t s8_3801">RESET Value – 00000000 _00000000 H </span>
<span id="t1c_3801" class="t s7_3801">PMI_AFTER_EACH_RECORD (R/W) </span>
<span id="t1d_3801" class="t s7_3801">PEBS_OUTPUT (R/W) </span>
<span id="t1e_3801" class="t s9_3801">● </span><span id="t1f_3801" class="t s9_3801">● </span><span id="t1g_3801" class="t s9_3801">● </span>
<span id="t1h_3801" class="t s9_3801">● </span><span id="t1i_3801" class="t s9_3801">● </span><span id="t1j_3801" class="t s9_3801">● </span>
<span id="t1k_3801" class="t s7_3801">PEBS_EN_PMCm (R/W) </span>
<span id="t1l_3801" class="t s7_3801">PEBS_EN_FIXEDn (R/W) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
