0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Raynara Lima/Documents/Capitulo 2/ulateste/ulateste.sim/sim_1/synth/timing/s_ula_time_synth.v,1492568552,verilog,,,,glbl;ulateste,,,,,,,,
C:/Users/Raynara Lima/Documents/Capitulo 2/ulateste/ulateste.srcs/sim_1/new/s_ula.vhd,1492568380,vhdl,,,,s_ula,,,,,,,,
