var veridocModuleInformation= {"moduleName":"sparc_exu_alulogic",
"moduleFile":"Unknown",
"moduleLine":"313",
"moduleBrief":"None",
"children":[
"mux4ds","dp_buffer","dp_buffer","dp_buffer"]
,
"ports":[
{"name":"rs1_data",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rs2_data",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"isand",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"isor",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"isxor",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"pass_rs2_data",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"inv_logic",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_sethi_inst_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"logic_out",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
