{"ETEC412":[{"paperTitle":"ASIC Design","paperCredits":3,"paperUnits":[{"unit":{"unitTitle":"Overview of ASIC","unitDetails":"Types of ASICs, Design flow, CMOS transistors, and CMOS Design rules, Combinational Logic Cell, Sequential logic Cell, Data path logic Cell, Transistors as Resistors, Transistor Parasitic Capacitance, Logic effort, Library Cell design, Library Architecture. Anti fuse, static RAM, EPROM and EEPROM technology, Xilinx LCA, Altera FLEX, Altera MAX"}},{"unit":{"unitTitle":"Logic Synthesis","unitDetails":"Xilinx LCA, Xilinx EPLD, Altera MAX 5000 and 7000, Altera MAX 9000, Design system, Logic Synthesis, Half gate ASIC, Schematic entry, Low level design language, PLA tools, EDIF, CFI design representation. Verilog and logic synthesis, VHDL and logic synthesis, Performance-Driven Synthesis"}},{"unit":{"unitTitle":"System Partition","unitDetails":"System Partition: FPGA partitioning, partitioning method, floor planning, placement, physical design flow global routing, detailed routing, special routing, circuit extraction, DRC."}},{"unit":{"unitTitle":"Simulation and Testing","unitDetails":"Simulation, Types of Simulation, Cell Models, Delay Models, Switch-Level Simulation, Transistor- Level Simulation, The Importance of Test, Boundary-Scan Test, Faults, Fault Simulation, Automatic Test-Pattern Generation, Scan Test, Built-in Self-test, Physical Design Automation of FPGAs, VHDL, Verilog, Implementation of Simple circuits using VHDL and Verilog"}}]}]}