Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:19:39 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_31 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  R_31/CK (DFF_X2)                                      0.0000     0.0000 r
  R_31/QN (DFF_X2)                                      0.4855     0.4855 r
  U591/Z (CLKBUF_X3)                                    0.2071     0.6926 r
  U1199/ZN (XNOR2_X2)                                   0.3078     1.0004 r
  U1201/ZN (XNOR2_X2)                                   0.3126     1.3129 r
  U1202/ZN (XNOR2_X2)                                   0.2944     1.6073 r
  U500/ZN (NAND3_X1)                                    0.1540     1.7613 f
  U735/ZN (NAND3_X2)                                    0.1322     1.8935 r
  U731/ZN (NAND2_X2)                                    0.0666     1.9601 f
  U541/ZN (INV_X2)                                      0.0719     2.0320 r
  U1209/ZN (AOI21_X2)                                   0.0589     2.0909 f
  dut_sram_write_data_reg[9]/D (DFF_X2)                 0.0000     2.0909 f
  data arrival time                                                2.0909

  clock clk (rise edge)                                 2.4600     2.4600
  clock network delay (ideal)                           0.0000     2.4600
  clock uncertainty                                    -0.0500     2.4100
  dut_sram_write_data_reg[9]/CK (DFF_X2)                0.0000     2.4100 r
  library setup time                                   -0.3190     2.0910
  data required time                                               2.0910
  --------------------------------------------------------------------------
  data required time                                               2.0910
  data arrival time                                               -2.0909
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0001


1
