Execute       source -notrace -encoding utf-8 /Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/dog/school/fpgaece450/p2/filter/filter/hls opened at Sat Sep 27 19:03:37 EDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/dog/school/fpgaece450/p2/filter/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/dog/school/fpgaece450/p2/filter/hls_config.cfg
Execute       apply_ini /home/dog/school/fpgaece450/p2/filter/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=filter.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=filter.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(8)
Execute         add_files /home/dog/school/fpgaece450/p2/filter/filter.cpp 
INFO: [HLS 200-10] Adding design file '/home/dog/school/fpgaece450/p2/filter/filter.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=tb.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(9)
Execute         add_files -tb /home/dog/school/fpgaece450/p2/filter/tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/dog/school/fpgaece450/p2/filter/tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=fir_filter' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=fir_filter' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(10)
Execute         set_top fir_filter 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7a35tcpg236-1' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(1)
Execute         set_part xc7a35tcpg236-1 
Execute           create_platform xc7a35tcpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command           create_platform done; 0.41 sec.
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.51 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(7)
Execute         create_clock -period 10ns 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=all' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=all' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(11)
Execute         config_cosim -trace_level=all 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 0.52 sec.
Execute       write_component -config /home/dog/school/fpgaece450/p2/filter/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/dog/school/fpgaece450/p2/filter/filter/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/dog/school/fpgaece450/p2/filter/filter/vitis-comp.json
Command     open_solution done; 0.55 sec.
Command   open_component done; 0.55 sec.
Execute   apply_ini /home/dog/school/fpgaece450/p2/filter/filter/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector filter.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /Xilinx/2025.1/Vitis/common/technology/autopilot -I /Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.cpp.xilinx-performance-pragma-detector.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.63 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.76 seconds; current allocated memory: 272.781 MB.
Execute       set_directive_top fir_filter -name=fir_filter 
INFO: [HLS 200-10] Analyzing design file 'filter.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling filter.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang filter.cpp -foptimization-record-file=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /Xilinx/2025.1/Vitis/common/technology/autopilot -I /Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp -hls-platform-db-name=/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.cpp.clang.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp -hls-platform-db-name=/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/clang.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp  -target fpga  -directive=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/.systemc_flag -fix-errors /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp  -target fpga  -directive=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/all.directive.json -fix-errors /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command       clang_tidy done; 0.54 sec.
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /Xilinx/2025.1/Vitis/common/technology/autopilot -I /Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.bc -hls-platform-db-name=/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp.clang.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.12 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.44 seconds; current allocated memory: 274.750 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.g.bc"  
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.g.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.0.bc > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.32 sec.
Execute       run_link_or_opt -opt -out /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fir_filter -reflow-float-conversion 
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fir_filter -reflow-float-conversion -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.49 sec.
Execute       run_link_or_opt -out /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fir_filter 
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fir_filter -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fir_filter -mllvm -hls-db-dir -mllvm /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 168 Compile/Link (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 56 Unroll/Inline (step 1) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 56 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 48 Unroll/Inline (step 2) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 43 Unroll/Inline (step 3) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 43 Unroll/Inline (step 4) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 43 Array/Struct (step 1) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 43 Array/Struct (step 2) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 43 Array/Struct (step 3) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 43 Array/Struct (step 4) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 44 Array/Struct (step 5) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 44 Performance (step 1) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 65 Performance (step 2) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 98 Performance (step 3) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 98 Performance (step 4) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 102 HW Transforms (step 1) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 127 HW Transforms (step 2) (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_13_1> at filter.cpp:13:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_18_2> at filter.cpp:18:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_3' is marked as complete unroll implied by the pipeline pragma (filter.cpp:21:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_4' is marked as complete unroll implied by the pipeline pragma (filter.cpp:28:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_3' (filter.cpp:21:26) in function 'fir_filter' completely with a factor of 15 (filter.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_4' (filter.cpp:28:26) in function 'fir_filter' completely with a factor of 16 (filter.cpp:10:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'shift_reg' due to pipeline pragma (filter.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'shift_reg': Complete partitioning on dimension 1. (filter.cpp:8:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.92 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.97 seconds; current allocated memory: 276.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.422 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fir_filter -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.0.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 276.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.1.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.2.prechk.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 276.543 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.g.1.bc to /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.o.1.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.o.1.tmp.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'fir_filter' (filter.cpp:10:19)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.098 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.o.2.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.o.3.bc -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 308.027 MB.
INFO-FLOW: Finish building internal data model.
Command     elaborate done; 9.52 sec.
Execute     ap_eval exec zip -j /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fir_filter' ...
Execute       ap_set_top_model fir_filter 
Execute       get_model_list fir_filter -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fir_filter 
Execute       preproc_iomode -model fir_filter_Pipeline_VITIS_LOOP_18_2 
Execute       preproc_iomode -model fir_filter_Pipeline_VITIS_LOOP_13_1 
Execute       get_model_list fir_filter -filter all-wo-channel 
INFO-FLOW: Model list for configure: fir_filter_Pipeline_VITIS_LOOP_13_1 fir_filter_Pipeline_VITIS_LOOP_18_2 fir_filter
INFO-FLOW: Configuring Module : fir_filter_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model fir_filter_Pipeline_VITIS_LOOP_13_1 
Execute       apply_spec_resource_limit fir_filter_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Configuring Module : fir_filter_Pipeline_VITIS_LOOP_18_2 ...
Execute       set_default_model fir_filter_Pipeline_VITIS_LOOP_18_2 
Execute       apply_spec_resource_limit fir_filter_Pipeline_VITIS_LOOP_18_2 
INFO-FLOW: Configuring Module : fir_filter ...
Execute       set_default_model fir_filter 
Execute       apply_spec_resource_limit fir_filter 
INFO-FLOW: Model list for preprocess: fir_filter_Pipeline_VITIS_LOOP_13_1 fir_filter_Pipeline_VITIS_LOOP_18_2 fir_filter
INFO-FLOW: Preprocessing Module: fir_filter_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model fir_filter_Pipeline_VITIS_LOOP_13_1 
Execute       cdfg_preprocess -model fir_filter_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess fir_filter_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Preprocessing Module: fir_filter_Pipeline_VITIS_LOOP_18_2 ...
Execute       set_default_model fir_filter_Pipeline_VITIS_LOOP_18_2 
Execute       cdfg_preprocess -model fir_filter_Pipeline_VITIS_LOOP_18_2 
Execute       rtl_gen_preprocess fir_filter_Pipeline_VITIS_LOOP_18_2 
INFO-FLOW: Preprocessing Module: fir_filter ...
Execute       set_default_model fir_filter 
Execute       cdfg_preprocess -model fir_filter 
Execute       rtl_gen_preprocess fir_filter 
INFO-FLOW: Model list for synthesis: fir_filter_Pipeline_VITIS_LOOP_13_1 fir_filter_Pipeline_VITIS_LOOP_18_2 fir_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_filter_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir_filter_Pipeline_VITIS_LOOP_13_1 
Execute       schedule -model fir_filter_Pipeline_VITIS_LOOP_13_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 309.023 MB.
Execute       syn_report -verbosereport -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1.sched.adb -f 
INFO-FLOW: Finish scheduling fir_filter_Pipeline_VITIS_LOOP_13_1.
Execute       set_default_model fir_filter_Pipeline_VITIS_LOOP_13_1 
Execute       bind -model fir_filter_Pipeline_VITIS_LOOP_13_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 309.023 MB.
Execute       syn_report -verbosereport -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1.bind.adb -f 
INFO-FLOW: Finish binding fir_filter_Pipeline_VITIS_LOOP_13_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_filter_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir_filter_Pipeline_VITIS_LOOP_18_2 
Execute       schedule -model fir_filter_Pipeline_VITIS_LOOP_18_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 309.395 MB.
Execute       syn_report -verbosereport -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2.sched.adb -f 
INFO-FLOW: Finish scheduling fir_filter_Pipeline_VITIS_LOOP_18_2.
Execute       set_default_model fir_filter_Pipeline_VITIS_LOOP_18_2 
Execute       bind -model fir_filter_Pipeline_VITIS_LOOP_18_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 309.395 MB.
Execute       syn_report -verbosereport -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2.bind.adb -f 
INFO-FLOW: Finish binding fir_filter_Pipeline_VITIS_LOOP_18_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir_filter 
Execute       schedule -model fir_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 309.395 MB.
Execute       syn_report -verbosereport -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.sched.adb -f 
INFO-FLOW: Finish scheduling fir_filter.
Execute       set_default_model fir_filter 
Execute       bind -model fir_filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 309.395 MB.
Execute       syn_report -verbosereport -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.bind.adb -f 
INFO-FLOW: Finish binding fir_filter.
Execute       get_model_list fir_filter -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fir_filter_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess fir_filter_Pipeline_VITIS_LOOP_18_2 
Execute       rtl_gen_preprocess fir_filter 
INFO-FLOW: Model list for RTL generation: fir_filter_Pipeline_VITIS_LOOP_13_1 fir_filter_Pipeline_VITIS_LOOP_18_2 fir_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_filter_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir_filter_Pipeline_VITIS_LOOP_13_1 -top_prefix fir_filter_ -sub_prefix fir_filter_ -mg_file /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_filter_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 309.395 MB.
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir_filter_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vhdl -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/vhdl/fir_filter_fir_filter_Pipeline_VITIS_LOOP_13_1 
Execute       gen_rtl fir_filter_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vlog -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/verilog/fir_filter_fir_filter_Pipeline_VITIS_LOOP_13_1 
Execute       syn_report -csynth -model fir_filter_Pipeline_VITIS_LOOP_13_1 -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/fir_filter_Pipeline_VITIS_LOOP_13_1_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model fir_filter_Pipeline_VITIS_LOOP_13_1 -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/fir_filter_Pipeline_VITIS_LOOP_13_1_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model fir_filter_Pipeline_VITIS_LOOP_13_1 -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model fir_filter_Pipeline_VITIS_LOOP_13_1 -f -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1.adb 
Execute       db_write -model fir_filter_Pipeline_VITIS_LOOP_13_1 -bindview -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir_filter_Pipeline_VITIS_LOOP_13_1 -p /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_filter_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir_filter_Pipeline_VITIS_LOOP_18_2 -top_prefix fir_filter_ -sub_prefix fir_filter_ -mg_file /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_filter_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_3s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_filter_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 309.719 MB.
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir_filter_Pipeline_VITIS_LOOP_18_2 -style xilinx -f -lang vhdl -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/vhdl/fir_filter_fir_filter_Pipeline_VITIS_LOOP_18_2 
Execute       gen_rtl fir_filter_Pipeline_VITIS_LOOP_18_2 -style xilinx -f -lang vlog -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/verilog/fir_filter_fir_filter_Pipeline_VITIS_LOOP_18_2 
Execute       syn_report -csynth -model fir_filter_Pipeline_VITIS_LOOP_18_2 -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/fir_filter_Pipeline_VITIS_LOOP_18_2_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model fir_filter_Pipeline_VITIS_LOOP_18_2 -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/fir_filter_Pipeline_VITIS_LOOP_18_2_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model fir_filter_Pipeline_VITIS_LOOP_18_2 -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model fir_filter_Pipeline_VITIS_LOOP_18_2 -f -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2.adb 
Execute       db_write -model fir_filter_Pipeline_VITIS_LOOP_18_2 -bindview -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir_filter_Pipeline_VITIS_LOOP_18_2 -p /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir_filter -top_prefix  -sub_prefix fir_filter_ -mg_file /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_filter/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_filter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_14' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_filter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 312.559 MB.
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir_filter -istop -style xilinx -f -lang vhdl -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/vhdl/fir_filter 
Execute       gen_rtl fir_filter -istop -style xilinx -f -lang vlog -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/verilog/fir_filter 
Execute       syn_report -csynth -model fir_filter -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/fir_filter_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model fir_filter -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/fir_filter_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model fir_filter -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model fir_filter -f -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.adb 
Execute       db_write -model fir_filter -bindview -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir_filter -p /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter 
Execute       export_constraint_db -f -tool general -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.constraint.tcl 
Execute       syn_report -designview -model fir_filter -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.design.xml 
Execute       syn_report -csynthDesign -model fir_filter -o /home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth.rpt -MHOut /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -wcfg -model fir_filter -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fir_filter -o /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.protoinst 
Execute       sc_get_clocks fir_filter 
Execute       sc_get_portdomain fir_filter 
INFO-FLOW: Model list for RTL component generation: fir_filter_Pipeline_VITIS_LOOP_13_1 fir_filter_Pipeline_VITIS_LOOP_18_2 fir_filter
INFO-FLOW: Handling components in module [fir_filter_Pipeline_VITIS_LOOP_13_1] ... 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO-FLOW: Found component fir_filter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fir_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fir_filter_Pipeline_VITIS_LOOP_18_2] ... 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2.compgen.tcl 
INFO-FLOW: Found component fir_filter_mul_32s_3s_32_2_1.
INFO-FLOW: Append model fir_filter_mul_32s_3s_32_2_1
INFO-FLOW: Found component fir_filter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fir_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fir_filter] ... 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.compgen.tcl 
INFO-FLOW: Append model fir_filter_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: Append model fir_filter_Pipeline_VITIS_LOOP_18_2
INFO-FLOW: Append model fir_filter
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fir_filter_flow_control_loop_pipe_sequential_init fir_filter_mul_32s_3s_32_2_1 fir_filter_flow_control_loop_pipe_sequential_init fir_filter_Pipeline_VITIS_LOOP_13_1 fir_filter_Pipeline_VITIS_LOOP_18_2 fir_filter
INFO-FLOW: Generating /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fir_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fir_filter_mul_32s_3s_32_2_1
INFO-FLOW: To file: write model fir_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fir_filter_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: To file: write model fir_filter_Pipeline_VITIS_LOOP_18_2
INFO-FLOW: To file: write model fir_filter
INFO-FLOW: Generating /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl
Execute       source /Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/vhdl' dstVlogDir='/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/vlog' tclDir='/home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db' modelList='fir_filter_flow_control_loop_pipe_sequential_init
fir_filter_mul_32s_3s_32_2_1
fir_filter_flow_control_loop_pipe_sequential_init
fir_filter_Pipeline_VITIS_LOOP_13_1
fir_filter_Pipeline_VITIS_LOOP_18_2
fir_filter
' expOnly='0'
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2.compgen.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 316.398 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fir_filter_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fir_filter
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/dog/school/fpgaece450/p2/filter/filter/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fir_filter_flow_control_loop_pipe_sequential_init
fir_filter_mul_32s_3s_32_2_1
fir_filter_flow_control_loop_pipe_sequential_init
fir_filter_Pipeline_VITIS_LOOP_13_1
fir_filter_Pipeline_VITIS_LOOP_18_2
fir_filter
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.rtl_wrap.cfg.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.compgen.dataonly.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_13_1.tbgen.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter_Pipeline_VITIS_LOOP_18_2.tbgen.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.constraint.tcl 
Execute       sc_get_clocks fir_filter 
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST fir_filter MODULE2INSTS {fir_filter fir_filter fir_filter_Pipeline_VITIS_LOOP_13_1 grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116 fir_filter_Pipeline_VITIS_LOOP_18_2 grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150} INST2MODULE {fir_filter fir_filter grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116 fir_filter_Pipeline_VITIS_LOOP_13_1 grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150 fir_filter_Pipeline_VITIS_LOOP_18_2} INSTDATA {fir_filter {DEPTH 1 CHILDREN {grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116 grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150}} grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116 {DEPTH 2 CHILDREN {}} grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150 {DEPTH 2 CHILDREN {}}} MODULEDATA {fir_filter_Pipeline_VITIS_LOOP_13_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln13_fu_96_p2 SOURCE filter.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_102_p2 SOURCE filter.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} fir_filter_Pipeline_VITIS_LOOP_18_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_478_p2 SOURCE filter.cpp:18 VARIABLE icmp_ln18 LOOP VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_484_p2 SOURCE filter.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_629_p2 SOURCE {} VARIABLE tmp LOOP VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3017_fu_639_p2 SOURCE {} VARIABLE tmp3017 LOOP VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp32_fu_542_p2 SOURCE {} VARIABLE tmp32 LOOP VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_3s_32_2_1_U16 SOURCE {} VARIABLE tmp33 LOOP VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3415_fu_650_p2 SOURCE filter.cpp:18 VARIABLE tmp3415 LOOP VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_664_p2 SOURCE filter.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_18_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} fir_filter {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 318.340 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_filter.
Execute       syn_report -model fir_filter -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
Command     autosyn done; 0.65 sec.
Command   csynth_design done; 10.57 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 /Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/dog/school/fpgaece450/p2/filter/filter/hls opened at Sat Sep 27 19:05:21 EDT 2025
Execute       source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xc7a35t-cpg236-1 
Execute         create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command         create_platform done; 0.37 sec.
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.45 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component /home/dog/school/fpgaece450/p2/filter/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file /home/dog/school/fpgaece450/p2/filter/hls_config.cfg
Execute       apply_ini /home/dog/school/fpgaece450/p2/filter/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=filter.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=filter.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(8)
Execute         add_files /home/dog/school/fpgaece450/p2/filter/filter.cpp 
INFO: [HLS 200-10] Adding design file '/home/dog/school/fpgaece450/p2/filter/filter.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=tb.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb.cpp' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(9)
Execute         add_files -tb /home/dog/school/fpgaece450/p2/filter/tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/dog/school/fpgaece450/p2/filter/tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=fir_filter' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=fir_filter' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(10)
Execute         set_top fir_filter 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7a35tcpg236-1' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(1)
Execute         set_part xc7a35tcpg236-1 
Execute           create_platform xc7a35tcpg236-1 -board  
Execute           source /Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.16 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(7)
Execute         create_clock -period 10ns 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=all' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=all' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(11)
Execute         config_cosim -trace_level=all 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/dog/school/fpgaece450/p2/filter/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 0.17 sec.
Execute       write_component -config /home/dog/school/fpgaece450/p2/filter/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s /home/dog/school/fpgaece450/p2/filter/filter/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/dog/school/fpgaece450/p2/filter/filter/vitis-comp.json
Command     open_solution done; 0.66 sec.
Command   open_component done; 0.67 sec.
Execute   apply_ini /home/dog/school/fpgaece450/p2/filter/filter/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl
Execute     source /Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source /Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.rtl_wrap.cfg.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/cosimDB.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /Xilinx/2025.1/Vitis/include -I include /home/dog/school/fpgaece450/p2/filter/tb.cpp -o /home/dog/school/fpgaece450/p2/filter/filter/hls/./sim/autowrap/testbench/tb.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/tb.cpp.clang.autosim-tb.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/tb.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/dog/school/fpgaece450/p2/filter/tb.cpp /home/dog/school/fpgaece450/p2/filter/filter/hls/./sim/autowrap/testbench/tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/dog/school/fpgaece450/p2/filter/filter/hls/./sim/autowrap/testbench/tb.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/dog/school/fpgaece450/p2/filter/filter/hls/./sim/autowrap/testbench/tb.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: run_clang exec: /Xilinx/2025.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /Xilinx/2025.1/Vitis/include -I include /home/dog/school/fpgaece450/p2/filter/filter.cpp -o /home/dog/school/fpgaece450/p2/filter/filter/hls/./sim/autowrap/testbench/filter.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 > /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.cpp.clang.autosim-tb.out.log 2> /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/filter.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/dog/school/fpgaece450/p2/filter/filter.cpp /home/dog/school/fpgaece450/p2/filter/filter/hls/./sim/autowrap/testbench/filter.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/dog/school/fpgaece450/p2/filter/filter/hls/./sim/autowrap/testbench/filter.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/dog/school/fpgaece450/p2/filter/filter/hls/./sim/autowrap/testbench/filter.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.1 sec.
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.rtl_wrap.cfg.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.rtl_wrap.cfg.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.rtl_wrap.cfg.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.DependenceCheck.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/fir_filter.tbgen.tcl 
Execute     source /home/dog/school/fpgaece450/p2/filter/filter/hls/.autopilot/db/cosimDB.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 32.74 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 40.16 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
