<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterContext_x86.cpp source code [llvm/lldb/source/Plugins/Process/Utility/RegisterContext_x86.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/lldb/source/Plugins/Process/Utility/RegisterContext_x86.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>lldb</a>/<a href='../../..'>source</a>/<a href='../..'>Plugins</a>/<a href='..'>Process</a>/<a href='./'>Utility</a>/<a href='RegisterContext_x86.cpp.html'>RegisterContext_x86.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RegisterContext_x86.cpp ---------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="RegisterContext_x86.h.html">"RegisterContext_x86.h"</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><b>using</b> <b>namespace</b> <span class="namespace">lldb_private</span>;</td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i>// Convert the 8-bit abridged FPU Tag Word (as found in FXSAVE) to the full</i></td></tr>
<tr><th id="14">14</th><td><i>// 16-bit FPU Tag Word (as found in FSAVE, and used by gdb protocol).  This</i></td></tr>
<tr><th id="15">15</th><td><i>// requires knowing the values of the ST(i) registers and the FPU Status Word.</i></td></tr>
<tr><th id="16">16</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <span class="namespace">lldb_private::</span><dfn class="decl def fn" id="_ZN12lldb_private21AbridgedToFullTagWordEhtN4llvm8ArrayRefINS_6MMSRegEEE" title='lldb_private::AbridgedToFullTagWord' data-ref="_ZN12lldb_private21AbridgedToFullTagWordEhtN4llvm8ArrayRefINS_6MMSRegEEE" data-ref-filename="_ZN12lldb_private21AbridgedToFullTagWordEhtN4llvm8ArrayRefINS_6MMSRegEEE">AbridgedToFullTagWord</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="1abridged_tw" title='abridged_tw' data-type='uint8_t' data-ref="1abridged_tw" data-ref-filename="1abridged_tw">abridged_tw</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="2sw" title='sw' data-type='uint16_t' data-ref="2sw" data-ref-filename="2sw">sw</dfn>,</td></tr>
<tr><th id="17">17</th><td>                                             <span class="namespace">llvm::</span><a class="type" href="../../../../../llvm/include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="RegisterContext_x86.h.html#lldb_private::MMSReg" title='lldb_private::MMSReg' data-ref="lldb_private::MMSReg" data-ref-filename="lldb_private..MMSReg">MMSReg</a>&gt; <dfn class="local col3 decl" id="3st_regs" title='st_regs' data-type='llvm::ArrayRef&lt;MMSReg&gt;' data-ref="3st_regs" data-ref-filename="3st_regs">st_regs</dfn>) {</td></tr>
<tr><th id="18">18</th><td>  <i>// Tag word is using internal FPU register numbering rather than ST(i).</i></td></tr>
<tr><th id="19">19</th><td><i>  // Mapping to ST(i): i = FPU regno - TOP (Status Word, bits 11:13).</i></td></tr>
<tr><th id="20">20</th><td><i>  // Here we start with FPU reg 7 and go down.</i></td></tr>
<tr><th id="21">21</th><td>  <em>int</em> <dfn class="local col4 decl" id="4st" title='st' data-type='int' data-ref="4st" data-ref-filename="4st">st</dfn> = <var>7</var> - ((<a class="local col2 ref" href="#2sw" title='sw' data-ref="2sw" data-ref-filename="2sw">sw</a> &gt;&gt; <var>11</var>) &amp; <var>7</var>);</td></tr>
<tr><th id="22">22</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="5tw" title='tw' data-type='uint16_t' data-ref="5tw" data-ref-filename="5tw">tw</dfn> = <var>0</var>;</td></tr>
<tr><th id="23">23</th><td>  <b>for</b> (<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="6mask" title='mask' data-type='uint8_t' data-ref="6mask" data-ref-filename="6mask">mask</dfn> = <var>0x80</var>; <a class="local col6 ref" href="#6mask" title='mask' data-ref="6mask" data-ref-filename="6mask">mask</a> != <var>0</var>; <a class="local col6 ref" href="#6mask" title='mask' data-ref="6mask" data-ref-filename="6mask">mask</a> &gt;&gt;= <var>1</var>) {</td></tr>
<tr><th id="24">24</th><td>    <a class="local col5 ref" href="#5tw" title='tw' data-ref="5tw" data-ref-filename="5tw">tw</a> &lt;&lt;= <var>2</var>;</td></tr>
<tr><th id="25">25</th><td>    <b>if</b> (<a class="local col1 ref" href="#1abridged_tw" title='abridged_tw' data-ref="1abridged_tw" data-ref-filename="1abridged_tw">abridged_tw</a> &amp; <a class="local col6 ref" href="#6mask" title='mask' data-ref="6mask" data-ref-filename="6mask">mask</a>) {</td></tr>
<tr><th id="26">26</th><td>      <i>// The register is non-empty, so we need to check the value of ST(i).</i></td></tr>
<tr><th id="27">27</th><td>      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="7exp" title='exp' data-type='uint16_t' data-ref="7exp" data-ref-filename="7exp">exp</dfn> =</td></tr>
<tr><th id="28">28</th><td>          <a class="local col3 ref" href="#3st_regs" title='st_regs' data-ref="3st_regs" data-ref-filename="3st_regs">st_regs</a><a class="ref fn" href="../../../../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#4st" title='st' data-ref="4st" data-ref-filename="4st">st</a>]</a>.<a class="ref field" href="RegisterContext_x86.h.html#lldb_private::MMSReg::(anonymous)::comp" title='lldb_private::MMSReg::(anonymous union)::comp' data-ref="lldb_private::MMSReg::(anonymous)::comp" data-ref-filename="lldb_private..MMSReg..(anonymous)..comp">comp</a>.<a class="ref field" href="RegisterContext_x86.h.html#lldb_private::MMSRegComp::sign_exp" title='lldb_private::MMSRegComp::sign_exp' data-ref="lldb_private::MMSRegComp::sign_exp" data-ref-filename="lldb_private..MMSRegComp..sign_exp">sign_exp</a> &amp; <var>0x7fff</var>; <i>// Discard the sign bit.</i></td></tr>
<tr><th id="29">29</th><td>      <b>if</b> (<a class="local col7 ref" href="#7exp" title='exp' data-ref="7exp" data-ref-filename="7exp">exp</a> == <var>0</var>) {</td></tr>
<tr><th id="30">30</th><td>        <b>if</b> (<a class="local col3 ref" href="#3st_regs" title='st_regs' data-ref="3st_regs" data-ref-filename="3st_regs">st_regs</a><a class="ref fn" href="../../../../../llvm/include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#4st" title='st' data-ref="4st" data-ref-filename="4st">st</a>]</a>.<a class="ref field" href="RegisterContext_x86.h.html#lldb_private::MMSReg::(anonymous)::comp" title='lldb_private::MMSReg::(anonymous union)::comp' data-ref="lldb_private::MMSReg::(anonymous)::comp" data-ref-filename="lldb_private..MMSReg..(anonymous)..comp">comp</a>.<a class="ref field" href="RegisterContext_x86.h.html#lldb_private::MMSRegComp::mantissa" title='lldb_private::MMSRegComp::mantissa' data-ref="lldb_private::MMSRegComp::mantissa" data-ref-filename="lldb_private..MMSRegComp..mantissa">mantissa</a> == <var>0</var>)</td></tr>
<tr><th id="31">31</th><td>          <a class="local col5 ref" href="#5tw" title='tw' data-ref="5tw" data-ref-filename="5tw">tw</a> |= <var>1</var>; <i>// Zero</i></td></tr>
<tr><th id="32">32</th><td>        <b>else</b></td></tr>
<tr><th id="33">33</th><td>          <a class="local col5 ref" href="#5tw" title='tw' data-ref="5tw" data-ref-filename="5tw">tw</a> |= <var>2</var>; <i>// Denormal</i></td></tr>
<tr><th id="34">34</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#7exp" title='exp' data-ref="7exp" data-ref-filename="7exp">exp</a> == <var>0x7fff</var>)</td></tr>
<tr><th id="35">35</th><td>        <a class="local col5 ref" href="#5tw" title='tw' data-ref="5tw" data-ref-filename="5tw">tw</a> |= <var>2</var>; <i>// Infinity or NaN</i></td></tr>
<tr><th id="36">36</th><td>      <i>// 0 if normal number</i></td></tr>
<tr><th id="37">37</th><td>    } <b>else</b></td></tr>
<tr><th id="38">38</th><td>      <a class="local col5 ref" href="#5tw" title='tw' data-ref="5tw" data-ref-filename="5tw">tw</a> |= <var>3</var>; <i>// Empty register</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>    <i>// Rotate ST down.</i></td></tr>
<tr><th id="41">41</th><td>    <a class="local col4 ref" href="#4st" title='st' data-ref="4st" data-ref-filename="4st">st</a> = (<a class="local col4 ref" href="#4st" title='st' data-ref="4st" data-ref-filename="4st">st</a> - <var>1</var>) &amp; <var>7</var>;</td></tr>
<tr><th id="42">42</th><td>  }</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <b>return</b> <a class="local col5 ref" href="#5tw" title='tw' data-ref="5tw" data-ref-filename="5tw">tw</a>;</td></tr>
<tr><th id="45">45</th><td>}</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>// Convert the 16-bit FPU Tag Word to the abridged 8-bit value, to be written</i></td></tr>
<tr><th id="48">48</th><td><i>// into FXSAVE.</i></td></tr>
<tr><th id="49">49</th><td><a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <span class="namespace">lldb_private::</span><dfn class="decl def fn" id="_ZN12lldb_private21FullToAbridgedTagWordEt" title='lldb_private::FullToAbridgedTagWord' data-ref="_ZN12lldb_private21FullToAbridgedTagWordEt" data-ref-filename="_ZN12lldb_private21FullToAbridgedTagWordEt">FullToAbridgedTagWord</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="8tw" title='tw' data-type='uint16_t' data-ref="8tw" data-ref-filename="8tw">tw</dfn>) {</td></tr>
<tr><th id="50">50</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="9abridged_tw" title='abridged_tw' data-type='uint8_t' data-ref="9abridged_tw" data-ref-filename="9abridged_tw">abridged_tw</dfn> = <var>0</var>;</td></tr>
<tr><th id="51">51</th><td>  <b>for</b> (<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="10mask" title='mask' data-type='uint16_t' data-ref="10mask" data-ref-filename="10mask">mask</dfn> = <var>0xc000</var>; <a class="local col0 ref" href="#10mask" title='mask' data-ref="10mask" data-ref-filename="10mask">mask</a> != <var>0</var>; <a class="local col0 ref" href="#10mask" title='mask' data-ref="10mask" data-ref-filename="10mask">mask</a> &gt;&gt;= <var>2</var>) {</td></tr>
<tr><th id="52">52</th><td>    <a class="local col9 ref" href="#9abridged_tw" title='abridged_tw' data-ref="9abridged_tw" data-ref-filename="9abridged_tw">abridged_tw</a> &lt;&lt;= <var>1</var>;</td></tr>
<tr><th id="53">53</th><td>    <i>// full TW uses 11 for empty registers, aTW uses 0</i></td></tr>
<tr><th id="54">54</th><td>    <b>if</b> ((<a class="local col8 ref" href="#8tw" title='tw' data-ref="8tw" data-ref-filename="8tw">tw</a> &amp; <a class="local col0 ref" href="#10mask" title='mask' data-ref="10mask" data-ref-filename="10mask">mask</a>) != <a class="local col0 ref" href="#10mask" title='mask' data-ref="10mask" data-ref-filename="10mask">mask</a>)</td></tr>
<tr><th id="55">55</th><td>      <a class="local col9 ref" href="#9abridged_tw" title='abridged_tw' data-ref="9abridged_tw" data-ref-filename="9abridged_tw">abridged_tw</a> |= <var>1</var>;</td></tr>
<tr><th id="56">56</th><td>  }</td></tr>
<tr><th id="57">57</th><td>  <b>return</b> <a class="local col9 ref" href="#9abridged_tw" title='abridged_tw' data-ref="9abridged_tw" data-ref-filename="9abridged_tw">abridged_tw</a>;</td></tr>
<tr><th id="58">58</th><td>}</td></tr>
<tr><th id="59">59</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>