# SystemVerilog Learning Repo

This repo contains sorces for **SystemVerilog** learning for verification.      
There are session notes, labs, assignments, and more....        

---     

## Folder Structure

|   File/Dir    |       Contents                |
|---------------|-------------------------------|
|   Assignments/| contants all assignments folders  |
|   LABs/       | S1, S2, -> S7   labs        |
|   Session_Notes/  | contans a file for each session summarizing session contents  |
|   README.md   | Reed Me mark down file        |

---