// Seed: 279989245
module module_0 (
    input  tri1  id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  tri   id_4,
    output tri0  id_5,
    output tri   id_6,
    output uwire id_7,
    input  tri0  id_8,
    input  tri   id_9,
    input  tri   id_10,
    input  wire  id_11,
    output uwire id_12,
    output wor   id_13
    , id_17,
    output wor   id_14,
    output tri   id_15
);
  wire id_18;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  tri   id_5
);
  logic [7:0] id_7;
  assign id_7[1] = 1;
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_0, id_0, id_1, id_1, id_3, id_0, id_0, id_0, id_5, id_3, id_3, id_3, id_3
  );
endmodule
