[{"DBLP title": "Reliability-Aware Multi-Vth Domain Digital Design Assessment.", "DBLP authors": ["Theodor Hillebrand", "Ludwig Karsthof", "Steffen Paul", "Dagmar Peters-Drolshagen"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00007", "OA papers": [{"PaperId": "https://openalex.org/W2847591210", "PaperTitle": "Reliability-Aware Multi-Vth Domain Digital Design Assessment", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 4.0}, "Authors": ["Theodor Hillebrand", "Ludwig Karsthof", "Steffen Paul", "Dagmar Peters-Drolshagen"]}]}, {"DBLP title": "Heap Queue: A Novel Efficient Hardware Architecture of MIN/MAX Queues for Real-Time Systems.", "DBLP authors": ["Luk\u00e1s Koh\u00fatka", "Viera Stopjakov\u00e1"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00008", "OA papers": [{"PaperId": "https://openalex.org/W2848766944", "PaperTitle": "Heap Queue: A Novel Efficient Hardware Architecture of MIN/MAX Queues for Real-Time Systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Slovak University of Technology in Bratislava": 2.0}, "Authors": ["Lukas Kohutka", "Viera Stopjakova"]}]}, {"DBLP title": "Flip-Flop SEUs Mitigation through Partial Hardening of Internal Latch and Adjustment of Clock Duty Cycle.", "DBLP authors": ["Yuanqing Li", "Anselm Breitenreiter", "Marko S. Andjelkovic", "Oliver Schrape", "Milos Krstic"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00009", "OA papers": [{"PaperId": "https://openalex.org/W2825435108", "PaperTitle": "Flip-Flop SEUs Mitigation through Partial Hardening of Internal Latch and Adjustment of Clock Duty Cycle", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Innovations for High Performance Microelectronics": 5.0}, "Authors": ["Yuanqing Li", "Anselm Breitenreiter", "Marko Andjelkovic", "Oliver Schrape", "Milos Krstic"]}]}, {"DBLP title": "Nonlinear Binary Codes and Their Utilization for Test.", "DBLP authors": ["Ondreg Novak"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00010", "OA papers": [{"PaperId": "https://openalex.org/W2857051447", "PaperTitle": "Nonlinear Binary Codes and Their Utilization for Test", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Liberec": 1.0}, "Authors": ["Ondreg Novak"]}]}, {"DBLP title": "Replication-Based Deterministic Testing of 2-Dimensional Arrays with Highly Interrelated Cells.", "DBLP authors": ["Siavoosh Payandeh Azad", "Adeboye Stephen Oyeniran", "Raimund Ubar"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00011", "OA papers": [{"PaperId": "https://openalex.org/W2837498078", "PaperTitle": "Replication-Based Deterministic Testing of 2-Dimensional Arrays with Highly Interrelated Cells", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tallinn University of Technology": 3.0}, "Authors": ["Siavoosh Payandeh Azad", "Adeboye Stephen Oyeniran", "Raimund Ubar"]}]}, {"DBLP title": "Contribution to Automated Generating of System Power-Management Specification.", "DBLP authors": ["Dominik Macko"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00012", "OA papers": [{"PaperId": "https://openalex.org/W2881078800", "PaperTitle": "Contribution to Automated Generating of System Power-Management Specification", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak University of Technology in Bratislava": 1.0}, "Authors": ["Dominik Macko"]}]}, {"DBLP title": "A Rare Event Based Yield Estimation Methodology for Analog Circuits.", "DBLP authors": ["Izel Cagin Odabasi", "Mustafa Berke Yelten", "Engin Afacan", "I. Faik Baskaya", "Ali Emre Pusane", "G\u00fcnhan D\u00fcndar"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00013", "OA papers": [{"PaperId": "https://openalex.org/W2873308031", "PaperTitle": "A Rare Event Based Yield Estimation Methodology for Analog Circuits", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Istanbul Technical University": 2.0, "University of Kocaeli": 1.0, "Bo\u011fazi\u00e7i University": 3.0}, "Authors": ["Irem Ezgi Odabasi", "Mustafa Berke Yelten", "Engin Afacan", "Faik Baskaya", "Ali Emre Pusane", "Gunhan Dundar"]}]}, {"DBLP title": "A Novel TFET 8T-SRAM Cell with Improved Noise Margin and Stability.", "DBLP authors": ["Seyed Hamid Fani", "Ali Peiravi", "Hooman Farkhani", "Farshad Moradi"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00014", "OA papers": [{"PaperId": "https://openalex.org/W2881004142", "PaperTitle": "A Novel TFET 8T-SRAM Cell with Improved Noise Margin and Stability", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ferdowsi University of Mashhad": 2.0, "Aarhus University": 2.0}, "Authors": ["Seyed Reza Fani", "Ali Peiravi", "Hooman Farkhani", "Farshad Moradi"]}]}, {"DBLP title": "Two-Stage Bulk-Driven Variable Gain Amplifier for Low-Voltage Applications.", "DBLP authors": ["Daniel Arbet", "Martin Kov\u00e1c", "Luk\u00e1s Nagy", "Viera Stopjakov\u00e1", "Michal Sovcik"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00015", "OA papers": [{"PaperId": "https://openalex.org/W2863751843", "PaperTitle": "Two-Stage Bulk-Driven Variable Gain Amplifier for Low-Voltage Applications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Slovak University of Technology in Bratislava": 5.0}, "Authors": ["Daniel Arbet", "Martin Kovac", "Lukas Nagy", "Viera Stopjakova", "Michal Sovcik"]}]}, {"DBLP title": "Design and Performance Analysis of Ultra-Low Voltage Rail-to-Rail Comparator in 130 nm CMOS Technology.", "DBLP authors": ["Luk\u00e1s Nagy", "Daniel Arbet", "Martin Kov\u00e1c", "Miroslav Potocn\u00fd", "Viera Stopjakov\u00e1"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00016", "OA papers": [{"PaperId": "https://openalex.org/W2852337501", "PaperTitle": "Design and Performance Analysis of Ultra-Low Voltage Rail-to-Rail Comparator in 130 nm CMOS Technology", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Slovak University of Technology in Bratislava": 5.0}, "Authors": ["Lukas Nagy", "Daniel Arbet", "Martin Kovac", "Miroslav Potocny", "Viera Stopjakova"]}]}, {"DBLP title": "Superpixel Accelerator for Computer Vision Applications on Arria 10 SoC.", "DBLP authors": ["Amila Akagic", "Emir Buza", "Razija Turcinhodzic", "Hana Haseljic", "Hiroyuki Noda", "Hideharu Amano"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00-12", "OA papers": [{"PaperId": "https://openalex.org/W2833186756", "PaperTitle": "Superpixel Accelerator for Computer Vision Applications on Arria 10 SoC", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Sarajevo": 4.0, "Keio University": 2.0}, "Authors": ["Amila Akagic", "Emir Buza", "Razija Turcinhodzic", "Hana Haseljic", "Noda Hiroyuki", "Hideharu Amano"]}]}, {"DBLP title": "Heuristic for Page-Based Incremental Reprogramming of Wireless Sensor Nodes.", "DBLP authors": ["Kai Lehniger", "Stefan Weidling", "Mario Sch\u00f6lzel"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00-11", "OA papers": [{"PaperId": "https://openalex.org/W2838266658", "PaperTitle": "Heuristic for Page-Based Incremental Reprogramming of Wireless Sensor Nodes", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Innovations for High Performance Microelectronics": 2.0, "University of Potsdam": 1.0}, "Authors": ["Kai Lehniger", "Stefan Weidling", "Mario Scholzel"]}]}, {"DBLP title": "QoSinNoC: Analysis of QoS-Aware NoC Architectures for Mixed-Criticality Applications.", "DBLP authors": ["Serhiy Avramenko", "Siavoosh Payandeh Azad", "Stefano Esposito", "Behrad Niazmand", "Massimo Violante", "Jaan Raik", "Maksim Jenihhin"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00-10", "OA papers": [{"PaperId": "https://openalex.org/W2869107697", "PaperTitle": "QoSinNoC: Analysis of QoS-Aware NoC Architectures for Mixed-Criticality Applications", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Turin": 3.0, "Tallinn University of Technology": 4.0}, "Authors": ["Serhiy Avramenko", "Siavoosh Payandeh Azad", "Stefano Esposito", "Behrad Niazmand", "Massimo Violante", "Jaan Raik", "Maksim Jenihhin"]}]}, {"DBLP title": "Tuning Stochastic Space Compaction to Faster-than-at-Speed Test.", "DBLP authors": ["Alexander Sprenger", "Sybille Hellebrand"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00020", "OA papers": [{"PaperId": "https://openalex.org/W2831054899", "PaperTitle": "Tuning Stochastic Space Compaction to Faster-than-at-Speed Test", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Paderborn University": 2.0}, "Authors": ["Alexander Sprenger", "Sybille Hellebrand"]}]}, {"DBLP title": "Constraint-Based Pattern Retargeting for Reducing Localized Power Activity During Testing.", "DBLP authors": ["Harshad Dhotre", "Stephan Eggersgl\u00fc\u00df", "Rolf Drechsler", "Mehdi Dehbashi", "Ulrike Pfannkuchen"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00021", "OA papers": [{"PaperId": "https://openalex.org/W2825209101", "PaperTitle": "Constraint-Based Pattern Retargeting for Reducing Localized Power Activity During Testing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bremen": 2.0, "[Mentor Graphics Dev. GmbH, Hamburg, Germany]": 1.0, "Infineon Technologies (Germany)": 2.0}, "Authors": ["Harshad Dhotre", "Stephan Eggersgluss", "Rolf Drechsler", "Mehdi Dehbashi", "Ulrike Pfannkuchen"]}]}, {"DBLP title": "On the Comparison of Different ATPG Approaches for Approximate Integrated Circuits.", "DBLP authors": ["Marcello Traiola", "Arnaud Virazel", "Patrick Girard", "Mario Barbareschi", "Alberto Bosio"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00022", "OA papers": [{"PaperId": "https://openalex.org/W2822591263", "PaperTitle": "On the Comparison of Different ATPG Approaches for Approximate Integrated Circuits", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"TEST": 4.0, "Dipartimento di Ingegneria Elettrica e delle Tecnologie dell'Informazione [Napoli]": 1.0}, "Authors": ["Marcello Traiola", "Arnaud Virazel", "Patrick Girard", "Mario Barbareschi", "Alberto Bosio"]}]}, {"DBLP title": "An Integrated Phase Shifting Frequency Synthesizer for Active Electronically Scanned Arrays.", "DBLP authors": ["Giulio D'Amato", "Giovanni Piccinni", "Gianfranco Avitabile", "Giuseppe Coviello", "Claudio Talarico"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00023", "OA papers": [{"PaperId": "https://openalex.org/W2818657150", "PaperTitle": "An Integrated Phase Shifting Frequency Synthesizer for Active Electronically Scanned Arrays", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Bari": 4.0, "Gonzaga University": 1.0}, "Authors": ["G. D'Amato", "Giovanni Piccinni", "Gianfranco Avitabile", "Giuseppe Coviello", "Claudio Talarico"]}]}, {"DBLP title": "Modeling and Accelerated Mixed-Signal Simulation of a Control System.", "DBLP authors": ["Sara Divanbeigi", "Felix Winkler", "Martin Bergen", "Markus Olbrich"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00024", "OA papers": [{"PaperId": "https://openalex.org/W2876590830", "PaperTitle": "Modeling and Accelerated Mixed-Signal Simulation of a Control System", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Leibniz University Hannover": 4.0}, "Authors": ["Sara Divanbeigi", "Felix Winkler", "Martin Bergen", "Markus Olbrich"]}]}, {"DBLP title": "Natural Language Based Power Domain Partitioning.", "DBLP authors": ["David Lemma", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00025", "OA papers": [{"PaperId": "https://openalex.org/W2879088593", "PaperTitle": "Natural Language Based Power Domain Partitioning", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["David Lemma", "Daniel Gro\u00dfe", "Rolf Drechsler"]}]}, {"DBLP title": "Synthesis of Finite State Machines on Memristor Crossbars.", "DBLP authors": ["Umberto Ferrandino", "Marcello Traiola", "Mario Barbareschi", "Antonino Mazzeo", "Petr Fiser", "Alberto Bosio"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.000-3", "OA papers": [{"PaperId": "https://openalex.org/W2882546831", "PaperTitle": "Synthesis of Finite State Machines on Memristor Crossbars", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Naples Federico II": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "Czech Technical University in Prague": 1.0}, "Authors": ["Umberto Ferrandino", "Marcello Traiola", "Mario Barbareschi", "Antonino Mazzeo", "Petr Fiser", "Alberto Bosio"]}]}, {"DBLP title": "2.4 GHz LC-VCO with Improved Robustness against PVT Using FD-SOI Body Biasing Technique.", "DBLP authors": ["Szymon Reszewicz", "Krzysztof Siwiec", "Witold A. Pleskacz"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00027", "OA papers": [{"PaperId": "https://openalex.org/W2840805419", "PaperTitle": "2.4 GHz LC-VCO with Improved Robustness against PVT Using FD-SOI Body Biasing Technique", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["Szymon Reszewicz", "Krzysztof Siwiec", "Witold A. Pleskacz"]}]}, {"DBLP title": "Augmenting All Solution SAT Solving for Circuits with Structural Information.", "DBLP authors": ["Abraham Temesgen Tibebu", "G\u00f6rschwin Fey"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00028", "OA papers": [{"PaperId": "https://openalex.org/W2830979276", "PaperTitle": "Augmenting All Solution SAT Solving for Circuits with Structural Information", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bremen": 1.0, "Hamburg University of Technology": 1.0}, "Authors": ["Abraham Temesgen Tibebu", "Goerschwin Fey"]}]}, {"DBLP title": "Design of Low-Bit Robust Analog-to-Digital Converters for Signals with Gaussian Distribution.", "DBLP authors": ["Milan R. Dincic", "Zoran H. Peric", "Dragan B. Denic", "Zoran Stamenkovic"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00029", "OA papers": [{"PaperId": "https://openalex.org/W2817623549", "PaperTitle": "Design of Low-Bit Robust Analog-to-Digital Converters for Signals with Gaussian Distribution", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Nis": 3.0, "Innovations for High Performance Microelectronics": 1.0}, "Authors": ["Milan R. Dincic", "Frank Lehmkuhl", "Dragan Deni\u0107", "Zoran Stamenkovic"]}]}, {"DBLP title": "An Evolutionary Technique for Reducing the Duration of Reconfigurable Scan Network Test.", "DBLP authors": ["Riccardo Cantoro", "Luigi San Paolo", "Matteo Sonza Reorda", "Giovanni Squillero"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00030", "OA papers": [{"PaperId": "https://openalex.org/W2837827673", "PaperTitle": "An Evolutionary Technique for Reducing the Duration of Reconfigurable Scan Network Test", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Paolo Bernardi", "Luigi San Paolo", "Matteo Sonza Reorda", "Giovanni Squillero"]}]}, {"DBLP title": "Intermittent Resistance Fault Detection at Board Level.", "DBLP authors": ["Hassan Ebrahimi", "Hans G. Kerkhoff"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00031", "OA papers": [{"PaperId": "https://openalex.org/W2862235443", "PaperTitle": "Intermittent Resistance Fault Detection at Board Level", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Hassan Ebrahimi", "Hans G. Kerkhoff"]}]}, {"DBLP title": "Using a Duplex Time-to-Digital Converter for Metastability Characterization of an FPGA.", "DBLP authors": ["Florian Huemer", "Thomas Polzer", "Andreas Steininger"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00032", "OA papers": [{"PaperId": "https://openalex.org/W2845016085", "PaperTitle": "Using a Duplex Time-to-Digital Converter for Metastability Characterization of an FPGA", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Wien": 2.0, "University of Applied Sciences Technikum Wien": 1.0}, "Authors": ["Florian Huemer", "Thomas Polzer", "Andreas Steininger"]}]}, {"DBLP title": "Software-Level TMR Approach for On-Board Data Processing in Space Applications.", "DBLP authors": ["Karl Janson", "Carl Johann Treudler", "Thomas Hollstein", "Jaan Raik", "Maksim Jenihhin", "G\u00f6rschwin Fey"], "year": 2018, "doi": "https://doi.org/10.1109/DDECS.2018.00033", "OA papers": [{"PaperId": "https://openalex.org/W2881753706", "PaperTitle": "Software-Level TMR Approach for On-Board Data Processing in Space Applications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tallinn University of Technology": 4.0, "German Aerospace Center": 1.0}, "Authors": ["Karl Janson", "Carl Johann Treudler", "Thomas Hollstein", "Jaan Raik", "Maksim Jenihhin", "Goerschwin Fey"]}]}]