; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 3
2 input 1 INS
3 sort bitvec 1
4 input 3 LDAcc
5 input 3 LDDR
6 input 3 LDMQ
7 input 3 STAcc
8 input 3 STDR
9 input 3 STMQ
10 input 3 TESTMODE
11 input 3 clock
12 sort bitvec 8
13 input 12 inBUS
14 const 3 0
15 state 3 I679
16 init 3 15 14
17 state 3 I680
18 init 3 17 14
19 or 3 15 17
20 state 3 I681
21 init 3 20 14
22 or 3 19 20
23 not 3 22
24 const 1 000
25 state 1 qINSo
26 init 1 25 24
27 sort bitvec 2
28 slice 27 25 2 1
29 const 27 10
30 eq 3 28 29
31 or 3 23 30
32 not 3 31
33 output 32 prop_neg
34 const 3 1
35 not 3 31
36 and 3 34 35
37 bad 36
38 sort bitvec 32
39 const 38 00000000000000000000000000000000
40 const 12 00000000
41 state 12 DR_q
42 init 12 41 40
43 sort bitvec 24
44 const 43 000000000000000000000000
45 concat 38 44 41
46 slice 3 2 2 2
47 not 3 46
48 slice 3 2 1 1
49 or 3 47 48
50 or 3 15 17
51 or 3 20 50
52 not 3 51
53 and 3 49 52
54 state 12 MQ_q
55 init 12 54 40
56 slice 3 54 0 0
57 or 3 53 56
58 slice 3 2 0 0
59 and 3 58 52
60 not 3 59
61 not 3 60
62 or 3 57 61
63 state 3 qPass2
64 init 3 63 14
65 ite 3 10 63 62
66 ite 38 65 45 39
67 slice 12 66 7 0
68 not 12 67
69 state 3 I683
70 init 3 69 14
71 not 3 69
72 or 3 58 71
73 not 3 17
74 and 3 15 20
75 not 3 74
76 or 3 73 75
77 not 3 76
78 and 3 77 56
79 not 3 69
80 and 3 78 79
81 and 3 48 69
82 or 3 80 81
83 not 3 69
84 or 3 46 83
85 concat 27 82 72
86 concat 1 84 85
87 ite 1 10 25 86
88 slice 3 87 1 1
89 ite 12 88 68 67
90 state 12 Acc_q
91 init 12 90 40
92 concat 38 44 90
93 not 3 46
94 or 3 93 15
95 or 3 94 58
96 or 3 95 20
97 or 3 17 96
98 or 3 97 48
99 state 3 qPass1
100 init 3 99 14
101 ite 3 10 99 98
102 ite 38 101 92 39
103 slice 12 102 7 0
104 and 12 89 103
105 xor 12 89 103
106 slice 3 87 0 0
107 ite 12 106 105 104
108 or 12 103 67
109 not 12 103
110 ite 12 106 109 108
111 ite 12 88 110 107
112 slice 3 105 0 0
113 and 3 112 88
114 not 3 113
115 not 3 114
116 slice 3 104 0 0
117 or 3 115 116
118 slice 3 104 1 1
119 slice 3 105 1 1
120 not 3 116
121 and 3 120 114
122 not 3 121
123 and 3 119 122
124 or 3 118 123
125 slice 3 104 2 2
126 or 3 118 123
127 slice 3 105 2 2
128 and 3 126 127
129 or 3 125 128
130 slice 3 104 3 3
131 slice 3 105 3 3
132 and 3 131 128
133 or 3 130 132
134 and 3 125 131
135 or 3 133 134
136 slice 3 105 4 4
137 and 3 136 132
138 and 3 136 134
139 or 3 137 138
140 slice 3 104 4 4
141 or 3 139 140
142 and 3 130 136
143 or 3 141 142
144 slice 3 104 5 5
145 not 3 144
146 slice 3 105 5 5
147 and 3 146 138
148 not 3 147
149 and 3 145 148
150 and 3 140 146
151 not 3 150
152 and 3 146 131
153 and 3 152 136
154 and 3 153 127
155 and 3 118 154
156 not 3 155
157 and 3 151 156
158 and 3 149 157
159 and 3 146 142
160 not 3 159
161 and 3 123 154
162 not 3 161
163 and 3 160 162
164 and 3 158 163
165 not 3 164
166 slice 3 105 6 6
167 not 3 166
168 not 3 144
169 and 3 168 148
170 and 3 169 156
171 and 3 170 160
172 and 3 151 171
173 and 3 172 162
174 or 3 167 173
175 not 3 174
176 slice 3 104 6 6
177 or 3 175 176
178 slice 3 87 1 1
179 concat 27 117 178
180 concat 1 124 179
181 sort bitvec 4
182 concat 181 129 180
183 sort bitvec 5
184 concat 183 135 182
185 sort bitvec 6
186 concat 185 143 184
187 sort bitvec 7
188 concat 187 165 186
189 concat 12 177 188
190 xor 12 189 105
191 slice 3 87 2 2
192 ite 12 191 190 111
193 uext 12 192 0 ALUout
194 not 3 75
195 slice 3 41 7 7
196 and 3 195 56
197 not 3 196
198 or 3 194 197
199 state 3 I682
200 init 3 199 14
201 and 3 15 199
202 not 3 201
203 and 3 197 202
204 not 3 73
205 or 3 203 204
206 and 3 198 205
207 not 3 199
208 not 3 15
209 and 3 208 20
210 not 3 209
211 not 3 20
212 and 3 17 211
213 not 3 212
214 and 3 210 213
215 or 3 207 214
216 and 3 206 215
217 or 3 195 56
218 and 3 217 77
219 and 3 218 197
220 not 3 219
221 and 3 216 220
222 not 3 221
223 uext 3 222 0 F
224 uext 3 117 0 I235[1]
225 uext 3 124 0 I235[2]
226 uext 3 129 0 I235[3]
227 uext 3 135 0 I235[4]
228 uext 3 143 0 I235[5]
229 uext 3 165 0 I235[6]
230 uext 3 177 0 I235[7]
231 uext 12 190 0 I236
232 uext 12 111 0 I238
233 uext 12 107 0 I240
234 uext 12 110 0 I241
235 uext 12 105 0 I242
236 uext 12 104 0 I243
237 uext 12 89 0 I246
238 uext 12 103 0 I247
239 uext 12 67 0 I248
240 uext 12 108 0 I250
241 uext 3 101 0 I251
242 uext 3 65 0 I252
243 uext 3 156 0 I277
244 uext 3 148 0 I279
245 uext 3 160 0 I281
246 uext 3 151 0 I283
247 uext 3 162 0 I285
248 uext 3 114 0 I287
249 uext 3 138 0 I290
250 uext 3 142 0 I292
251 uext 3 123 0 I294
252 uext 3 171 0 I296
253 uext 3 132 0 I298
254 uext 3 134 0 I300
255 uext 3 173 0 I302
256 uext 3 128 0 I303
257 uext 3 154 0 I306
258 uext 3 163 0 I308
259 uext 3 157 0 I310
260 uext 3 174 0 I311
261 uext 3 137 0 I315
262 uext 3 121 0 I330
263 uext 3 126 0 I337
264 or 3 73 210
265 not 3 264
266 and 3 17 20
267 or 3 208 266
268 not 3 267
269 or 3 265 268
270 uext 3 269 0 I684
271 or 3 17 211
272 and 3 271 213
273 not 3 272
274 uext 3 273 0 I685
275 or 3 58 49
276 not 3 275
277 or 3 276 50
278 and 3 277 211
279 uext 3 278 0 I686
280 and 3 198 215
281 and 3 280 205
282 and 3 281 220
283 not 3 282
284 uext 3 283 0 I687
285 not 3 60
286 or 3 77 285
287 or 3 286 53
288 uext 3 287 0 I688
289 uext 3 208 0 I710
290 uext 3 73 0 I711
291 uext 3 211 0 I712
292 uext 3 268 0 I730
293 uext 3 49 0 I735
294 uext 3 75 0 I737
295 uext 3 60 0 I739
296 uext 3 202 0 I741
297 uext 3 276 0 I744
298 uext 3 50 0 I745
299 uext 3 53 0 I747
300 uext 3 210 0 I749
301 uext 3 213 0 I751
302 uext 3 77 0 I754
303 uext 3 198 0 I755
304 uext 3 205 0 I757
305 uext 3 215 0 I759
306 uext 3 197 0 I761
307 uext 3 52 0 I764
308 uext 3 220 0 I765
309 uext 3 96 0 I768
310 uext 3 264 0 I769
311 uext 3 271 0 I772
312 uext 3 80 0 I783[1]
313 uext 3 81 0 I783[2]
314 uext 3 266 0 I788
315 uext 3 277 0 I791
316 not 3 53
317 and 3 60 316
318 uext 3 317 0 I794
319 uext 3 203 0 I808
320 uext 3 214 0 I811
321 uext 3 217 0 I816
322 uext 3 72 0 INSo[0]
323 uext 3 82 0 INSo[1]
324 uext 3 84 0 INSo[2]
325 or 3 4 317
326 not 3 325
327 uext 3 326 0 LDALUout
328 uext 3 98 0 Pass1
329 uext 3 62 0 Pass2
330 or 3 276 17
331 or 3 330 15
332 or 3 331 20
333 uext 3 332 0 ShiftRight
334 uext 1 87 0 mINSo
335 state 3 qLDALUout
336 init 3 335 14
337 ite 3 10 335 326
338 uext 3 337 0 mLDALUout
339 state 3 qShiftRight
340 init 3 339 14
341 ite 3 10 339 332
342 uext 3 341 0 mShiftRight
343 input 3
344 uext 3 343 0 oLDALUout
345 uext 3 31 0 prop
346 next 3 15 269
347 next 3 17 273
348 next 3 20 278
349 next 1 25 86
350 ite 12 5 13 41
351 next 12 41 350
352 ite 12 6 13 54
353 input 12
354 ite 12 341 353 352
355 input 12
356 slice 187 54 7 1
357 slice 3 192 0 0
358 concat 12 357 356
359 or 12 358 13
360 ite 12 6 359 358
361 ite 12 341 360 355
362 ite 12 341 361 354
363 next 12 54 362
364 next 3 63 62
365 next 3 69 287
366 input 12
367 input 12
368 input 12
369 or 12 40 192
370 ite 12 337 369 40
371 or 3 341 337
372 or 3 371 4
373 ite 12 372 370 368
374 slice 187 192 7 1
375 concat 12 222 374
376 or 12 373 375
377 ite 12 341 376 373
378 ite 12 372 377 367
379 or 12 378 13
380 ite 12 4 379 378
381 ite 12 372 380 366
382 ite 12 372 381 90
383 next 12 90 382
384 next 3 99 98
385 next 3 199 283
386 next 3 335 326
387 next 3 339 332
; end of yosys output
